(define-fun assumption.0 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_3_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.2 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.3 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.4 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.5 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.6 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.7 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.8 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.9 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.10 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.11 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.12 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.13 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.14 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv3 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.15 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.16 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.17 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.18 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.19 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.20 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.21 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= (_ bv2 2) RTL.id_ex_rd))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.22 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.23 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.24 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.25 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.26 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.27 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.28 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.29 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.30 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.31 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.32 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.33 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.34 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (or (or (or (or (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage))) (= RTL.reg_3_w_stage RTL.reg_0_w_stage)) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (or (or (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage))) (not (= RTL.reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.35 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.36 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.37 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.38 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.39 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.40 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.41 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.42 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (or (or (not (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= (_ bv0 2) RTL.id_ex_rd))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage)))) (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (not (= (_ bv1 1) RTL.id_ex_reg_wen))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.43 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.44 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.45 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.46 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.47 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.48 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.49 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.50 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.51 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.52 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.53 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.54 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= (_ bv0 2) RTL.id_ex_rd)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (or (not (= (_ bv0 2) RTL.id_ex_rd)) (not (= RTL.id_ex_rd RTL.reg_2_w_stage))) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.55 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.56 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.reg_2_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.57 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.58 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (or (or (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd) (not (= RTL.id_ex_rd RTL.reg_0_w_stage))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.59 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (= RTL.reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.reg_3_w_stage (_ bv0 2))))) (or (or (or (or (not (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_0_w_stage)) (= RTL.reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage))) (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.60 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.61 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.62 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.63 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.64 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.65 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.66 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.67 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.68 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.69 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.70 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.71 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.72 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= (_ bv0 2) RTL.id_ex_rd)))) (or (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.73 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.74 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.75 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.76 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.77 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.78 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.79 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.80 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.81 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.82 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.83 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.84 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.85 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.86 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.87 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.88 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.89 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.90 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.91 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.92 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.93 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.94 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.95 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.96 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.97 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.98 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.99 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage))) (not (= RTL.reg_1_w_stage RTL.reg_0_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (not (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.100 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (not (= (_ bv3 2) RTL.reg_0_w_stage)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.101 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.102 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.reg_3_w_stage RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.103 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.104 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.105 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.106 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.107 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.108 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.109 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage)) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage)) (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (or (or (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage)) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.110 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.111 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.112 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.113 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.114 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.115 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.116 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.117 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv1 1) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.118 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.119 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.120 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.121 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.122 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.123 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.124 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.125 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.126 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.127 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.128 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.129 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (or (not (= (_ bv0 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.130 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.131 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.132 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.133 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.134 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.135 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.136 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.137 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.138 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv0 2) RTL.id_ex_rd)) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.139 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.140 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.141 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.142 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.143 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.144 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.145 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.146 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.147 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.148 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.149 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.150 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.151 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.152 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.153 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.154 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.155 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.156 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.157 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.158 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.159 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.160 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.161 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.162 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.163 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.164 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.165 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.166 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.167 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.168 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.169 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.170 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.171 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.172 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.173 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.174 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.175 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.176 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2))))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_1_w_stage RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.177 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.178 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.179 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.180 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.181 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.182 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.183 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.184 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.185 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.186 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.187 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.188 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.189 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.190 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.191 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.192 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= RTL.id_ex_rd RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2))))) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.193 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.194 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.195 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.196 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.197 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.198 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.199 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.200 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.201 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.202 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.203 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.204 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.205 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.206 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.207 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.208 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.209 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.210 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.211 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.212 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.213 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (or (or (not (= (_ bv3 2) RTL.reg_0_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.214 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.215 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.216 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.217 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.218 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.219 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.220 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.221 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.222 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.223 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.224 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.225 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.226 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.227 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.228 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.229 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.230 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.231 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.232 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= RTL.id_ex_rd RTL.reg_3_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.233 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.234 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.235 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.236 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.237 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.238 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.239 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.240 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.241 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.242 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.243 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.244 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.245 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.246 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.247 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.248 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.249 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.250 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.251 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.252 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.253 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.254 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.255 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (or (= (_ bv0 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.256 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.257 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.258 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.259 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.260 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.261 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.262 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.263 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.264 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.265 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.266 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.267 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.268 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.269 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.270 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.271 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.272 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.273 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.274 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.275 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.276 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.277 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.278 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.279 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.280 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.281 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.282 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.283 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.284 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.285 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.286 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.287 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.288 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.289 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.290 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.291 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.292 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.293 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.294 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.295 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.296 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.297 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (not (= (_ bv1 1) RTL.id_ex_reg_wen)) (not (= RTL.id_ex_rd RTL.reg_3_w_stage))) (not (= RTL.reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (or (not (= (_ bv1 1) RTL.id_ex_reg_wen)) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.298 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.299 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.300 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.301 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.302 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.303 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.304 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.305 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.306 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.307 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.308 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= (_ bv0 2) RTL.id_ex_rd)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.309 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.310 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.311 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.312 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.313 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.314 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.315 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.316 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.317 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_0_w_stage)))) (or (= (_ bv1 1) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.318 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv1 1) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.319 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.320 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.321 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.322 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.323 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.324 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.325 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.326 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.327 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.328 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.329 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.330 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.331 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.332 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv1 1) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.333 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.334 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.335 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.reg_2_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.336 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.337 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.338 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.339 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.340 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.341 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.342 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.343 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.344 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.345 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.346 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.347 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.348 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_3_w_stage)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv3 2) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.349 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.350 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.351 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.352 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.353 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.354 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.355 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.356 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.357 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.358 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.359 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.360 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.361 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.362 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.363 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_0_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_2_w_stage)) (not (= (_ bv3 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv3 2) RTL.reg_2_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.364 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.365 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.366 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.367 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.368 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.369 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.370 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.371 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.372 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.373 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.374 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.375 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.376 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.377 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.378 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.379 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.380 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.381 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.382 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.383 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.384 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.385 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= RTL.id_ex_rd RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (or (not (= (_ bv3 2) RTL.reg_3_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage))) (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv3 2) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.386 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.387 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.388 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.389 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.390 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.391 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_1_w_stage RTL.reg_0_w_stage)))) (or (not (= RTL.id_ex_rd RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.392 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (or (or (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.reg_2_w_stage (_ bv0 2)))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.reg_3_w_stage (_ bv0 2))))) (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.393 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.394 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.395 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.396 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.397 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))) (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.398 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.399 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.400 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.401 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.402 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.403 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.404 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.405 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.406 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.407 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.408 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.409 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.410 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.411 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.412 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (or (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.413 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.414 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.415 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv1 1) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.416 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.417 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.418 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.419 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.420 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.421 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.422 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.423 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.424 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.425 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.426 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.427 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.428 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.429 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.430 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.431 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.432 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.433 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.434 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.435 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.436 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.437 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.438 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.439 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.440 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.441 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.442 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.443 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.444 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.id_ex_rd RTL.reg_3_w_stage))) (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2))))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.445 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.446 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.447 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.448 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.449 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.450 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.451 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.452 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.453 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.454 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (= (_ bv2 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.455 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.456 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.457 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.458 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.459 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.460 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.461 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.462 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.463 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.464 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.465 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.466 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))) (or (or (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.467 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.468 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.reg_1_w_stage (_ bv0 2))))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage))) (or (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.469 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.470 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.471 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_3_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage)))) (or (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv3 2) RTL.reg_3_w_stage)))) (or (or (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.472 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (= ((_ extract 1 1) RTL.reg_2_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.473 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.474 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.475 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.476 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.477 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.478 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.479 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.480 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.481 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.482 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.483 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.484 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.485 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.486 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.487 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.488 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.489 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.490 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.491 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.492 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.493 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.494 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.495 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.496 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.497 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.498 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.499 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.500 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.501 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.502 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.503 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.504 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd RTL.reg_2_w_stage))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (or (or (= (_ bv1 1) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage))) (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.reg_3_w_stage (_ bv0 2))))) (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd RTL.reg_2_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.505 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.506 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.507 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.508 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.509 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.510 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.511 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.512 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.513 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.reg_3_w_stage RTL.reg_1_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_3_w_stage RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.514 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.515 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.516 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.517 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.518 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.519 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.520 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.521 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.522 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.523 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.524 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.525 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.526 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.527 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.528 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.529 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.530 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.531 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.532 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.533 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.534 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.535 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.536 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.537 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.538 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.539 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.540 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.541 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.542 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.543 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.544 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.545 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.546 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.547 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv3 2) RTL.reg_3_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.548 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.549 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.550 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.551 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.552 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.553 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.554 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.555 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.556 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.557 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.558 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.559 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.560 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.561 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.562 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.563 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.564 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.565 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.566 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.567 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.568 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.569 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.570 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.571 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.572 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.573 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.574 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.575 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and (and (and (and (and true (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (or (or (or (or (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.reg_3_w_stage (_ bv0 2)))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd RTL.reg_3_w_stage))) (not (= RTL.reg_3_w_stage RTL.reg_1_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage)))) (or (or (or (or (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage))) (= RTL.reg_2_w_stage RTL.reg_0_w_stage))) (or (or (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage)) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage)) (= RTL.reg_2_w_stage RTL.reg_0_w_stage)) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_1_w_stage)))) (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.576 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.577 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.578 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.579 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.580 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.581 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.582 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_1_w_stage)) (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2))))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= (_ bv3 2) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.583 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.584 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.585 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.586 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.587 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.588 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv3 2) RTL.id_ex_rd)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv3 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.589 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.590 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.591 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.592 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.593 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.594 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.595 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (or (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.596 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.597 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.598 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.599 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.600 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.601 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.602 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.603 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.604 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.605 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.606 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.607 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.608 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.609 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.610 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.611 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage)) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (or (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd RTL.reg_0_w_stage))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (or (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd RTL.reg_2_w_stage))) (= RTL.reg_2_w_stage RTL.reg_0_w_stage)) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.612 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (or (or (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_1_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage)))) (or (or (or (or (not (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (= RTL.reg_3_w_stage RTL.reg_0_w_stage)) (not (= RTL.reg_1_w_stage RTL.reg_0_w_stage)))) (or (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage)))) (or (or (or (not (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_0_w_stage))) (not (= RTL.reg_3_w_stage RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.613 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd RTL.reg_1_w_stage))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.614 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.615 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.616 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.617 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.618 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.619 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (or (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage)) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_3_w_stage))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_0_w_stage)))) (or (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.reg_3_w_stage (_ bv0 2)))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_3_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage)))) (or (or (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage)) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_0_w_stage))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.620 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.621 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.622 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.623 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.624 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.625 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.626 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.627 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.628 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.629 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.630 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.631 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.632 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.633 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.634 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.635 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_1_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (or (not (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.636 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.637 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.638 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.639 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.640 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.641 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.642 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.643 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.644 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.645 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.646 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.647 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.648 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.649 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.650 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.651 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.652 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.653 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.654 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.655 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.656 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.657 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.658 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.659 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.660 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.661 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.662 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.663 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.664 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.665 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.666 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.667 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.668 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.669 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.670 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.671 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.672 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.673 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.674 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.675 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.676 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.677 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.678 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.679 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.680 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.681 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.682 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.683 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.684 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.685 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.686 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.687 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.688 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.689 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.690 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.691 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.692 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.693 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.694 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.695 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.696 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.697 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.698 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.699 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.700 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.701 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.702 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.703 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.704 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.705 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.706 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.707 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.708 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.709 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.710 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.711 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.712 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.713 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.714 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.715 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.716 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.717 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.718 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.719 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.720 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.721 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.722 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.723 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.724 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.725 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.726 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.727 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.728 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.729 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.730 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.731 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.732 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.733 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.734 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.735 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.736 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.737 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.738 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.739 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.740 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.741 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.742 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.743 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.744 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.745 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.746 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.747 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.748 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.749 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.750 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.751 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.752 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.753 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.reg_3_w_stage RTL.reg_1_w_stage)))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.reg_2_w_stage (_ bv0 2))))) (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.754 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.755 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.756 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.757 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.758 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.759 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.760 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.761 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage))) (or (not (= (_ bv3 2) RTL.reg_2_w_stage)) (not (= (_ bv3 2) RTL.reg_3_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv3 2) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.762 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.763 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.764 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.765 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.766 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.767 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.768 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.769 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.770 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_3_w_stage RTL.reg_0_w_stage)))) (or (or (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen) (not (= RTL.id_ex_rd RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.771 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.772 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.773 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.774 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.775 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.776 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.777 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.778 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.779 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv0 2) RTL.id_ex_rd)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.780 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.781 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.782 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.783 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.784 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.785 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.786 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.787 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.788 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.789 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.790 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.791 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.792 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.793 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.794 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.795 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.796 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.797 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.798 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.799 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.800 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.801 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.802 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.803 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.804 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.805 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.806 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.807 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.808 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.809 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.810 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.811 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.812 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.813 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.814 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.815 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.816 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.817 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.818 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.819 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.820 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.821 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.822 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.823 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.824 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.825 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.826 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.827 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.828 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.829 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.830 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.831 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.832 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.833 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.834 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.835 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.836 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.837 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.838 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.839 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.840 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.841 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.842 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.843 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.844 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.845 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.846 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.847 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.848 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.849 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.850 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.851 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.852 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.853 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.854 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.855 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.856 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.857 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.858 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.859 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.860 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.861 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.862 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.863 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.864 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (or (not (= (_ bv2 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.865 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.866 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.867 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.868 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.869 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.870 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.871 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.872 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.873 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.874 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.875 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.876 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.877 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.878 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.879 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.880 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.881 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.882 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_3_w_stage)))) (or (= (_ bv1 1) RTL.id_ex_reg_wen) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.883 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.884 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.885 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.886 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.887 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.888 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv1 1) RTL.id_ex_reg_wen) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.889 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.890 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.891 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.892 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.893 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.894 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.895 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.896 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.897 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.898 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.899 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.900 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.901 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.902 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.903 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.904 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.905 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.906 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.907 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.908 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.909 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.910 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.911 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.912 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.913 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.914 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.915 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.916 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.917 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.918 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.919 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.920 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.921 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.922 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.923 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.924 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.925 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.926 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.927 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= RTL.id_ex_rd RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.928 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.929 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.930 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.931 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.932 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.933 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.934 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.935 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.936 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.937 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.938 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.939 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.940 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.941 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.942 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.943 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.944 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.945 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.946 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.947 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.948 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.949 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.950 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.951 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.952 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.953 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.954 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.955 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.956 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.957 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.958 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv3 2) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.959 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.960 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.961 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.962 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.963 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.964 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.965 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.966 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.967 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.968 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.reg_3_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.969 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.970 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.971 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.972 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.973 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.974 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.975 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.976 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.977 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.978 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.979 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.980 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.981 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.982 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.983 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.984 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.985 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.986 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.987 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.988 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.989 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.990 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.991 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.992 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.993 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.994 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.995 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.996 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.997 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.998 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.999 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1000 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1001 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1002 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1003 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1004 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1005 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1006 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv2 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1007 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1008 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1009 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1010 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1011 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1012 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1013 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_1_w_stage)))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.reg_1_w_stage (_ bv0 2))))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1014 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1015 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1016 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1017 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1018 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1019 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1020 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1021 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1022 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1023 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1024 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1025 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1026 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1027 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= RTL.id_ex_rd RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (or (or (= (_ bv2 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2))))) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (or (= (_ bv2 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1028 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1029 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1030 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1031 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1032 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1033 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1034 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1035 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1036 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1037 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1038 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1039 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1040 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1041 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1042 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1043 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1044 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1045 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1046 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1047 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1048 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1049 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1050 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1051 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1052 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1053 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1054 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1055 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1056 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.reg_3_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1057 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1058 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1059 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1060 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1061 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1062 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1063 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1064 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1065 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv2 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1066 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1067 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1068 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1069 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1070 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1071 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1072 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1073 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1074 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1075 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1076 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1077 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1078 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1079 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1080 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1081 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1082 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1083 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1084 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1085 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= RTL.reg_3_w_stage RTL.reg_0_w_stage))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1086 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1087 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1088 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1089 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1090 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1091 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1092 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1093 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1094 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1095 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1096 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1097 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1098 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1099 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1100 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.id_ex_rd))) (not (= RTL.id_ex_rd RTL.reg_2_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1101 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1102 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1103 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1104 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= (_ bv0 2) RTL.id_ex_rd)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1105 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1106 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1107 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1108 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1109 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1110 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1111 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1112 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1113 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1114 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1115 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1116 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1117 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1118 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1119 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1120 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1121 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1122 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1123 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1124 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1125 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1126 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1127 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1128 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1129 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1130 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1131 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1132 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1133 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1134 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1135 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1136 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (= (_ bv0 2) RTL.id_ex_rd))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (= (_ bv0 2) RTL.id_ex_rd) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1137 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1138 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1139 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1140 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1141 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1142 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1143 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1144 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1145 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1146 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (or (= (_ bv2 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1147 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (= (_ bv1 1) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1148 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1149 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1150 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1151 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.reg_3_w_stage RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv3 2) RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1152 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1153 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1154 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1155 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1156 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1157 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1158 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1159 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1160 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1161 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1162 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1163 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1164 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1165 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1166 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1167 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1168 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1169 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) RTL.id_ex_reg_wen) (= (_ bv0 2) RTL.id_ex_rd)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1170 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1171 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1172 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1173 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1174 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1175 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1176 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1177 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1178 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1179 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1180 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1181 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1182 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1183 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1184 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1185 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1186 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1187 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1188 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1189 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1190 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1191 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1192 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1193 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1194 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1195 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1196 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1197 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1198 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1199 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1200 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1201 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1202 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1203 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_0_w_stage)) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1204 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (= (_ bv1 1) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (or (not (= (_ bv3 2) RTL.reg_3_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1205 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1206 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1207 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1208 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= RTL.id_ex_rd RTL.reg_2_w_stage)) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1209 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1210 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1211 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1212 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))) (= (_ bv2 2) RTL.reg_2_w_stage))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1213 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1214 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1215 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1216 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1217 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1218 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1219 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1220 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1221 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1222 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1223 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1224 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1225 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (or (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_1_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_1_w_stage))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= (_ bv3 2) RTL.reg_3_w_stage)) (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_3_w_stage))) (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1226 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1227 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.reg_2_w_stage RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1228 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1229 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1230 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1231 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1232 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1233 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1234 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1235 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1236 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1237 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1238 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1239 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1240 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1241 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1242 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1243 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1244 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1245 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1246 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1247 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1248 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1249 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (= (_ bv0 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1250 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1251 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1252 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1253 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1254 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1255 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1256 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1257 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1258 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1259 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1260 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1261 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1262 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1263 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1264 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1265 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1266 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1267 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1268 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1269 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= RTL.id_ex_rd RTL.reg_1_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1270 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1271 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1272 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1273 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1274 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1275 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1276 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1277 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1278 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1279 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1280 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1281 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1282 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1283 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1284 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1285 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1286 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1287 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1288 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1289 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1290 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1291 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1292 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1293 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1294 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1295 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1296 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1297 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1298 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1299 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1300 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1301 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (not (= (_ bv1 1) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (or (or (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1302 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1303 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1304 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1305 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1306 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_0_w_stage)))) (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1307 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1308 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1309 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1310 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1311 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1312 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1313 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1314 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1315 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1316 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1317 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1318 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1319 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1320 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1321 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1322 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1323 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1324 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1325 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1326 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1327 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1328 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1329 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1330 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1331 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.reg_3_w_stage RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1332 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1333 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1334 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1335 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= RTL.id_ex_rd RTL.reg_0_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_0_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1336 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1337 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1338 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1339 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1340 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1341 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1342 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1343 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1344 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1345 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1346 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1347 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1348 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1349 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1350 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1351 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1352 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1353 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1354 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1355 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1356 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1357 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1358 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1359 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1360 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1361 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1362 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (or (or (or (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))) (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_3_w_stage))) (= RTL.reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1363 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1364 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1365 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1366 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv1 1) RTL.id_ex_reg_wen) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1367 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1368 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1369 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1370 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1371 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1372 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))) (not (= RTL.reg_3_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1373 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1374 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1375 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1376 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1377 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1378 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1379 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1380 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1381 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1382 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1383 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1384 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1385 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1386 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1387 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= RTL.id_ex_rd RTL.reg_1_w_stage)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1388 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1389 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1390 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv2 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1391 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1392 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1393 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1394 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1395 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1396 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1397 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1398 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1399 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1400 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1401 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1402 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1403 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1404 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1405 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1406 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1407 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1408 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1409 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1410 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1411 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1412 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1413 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1414 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (= (_ bv0 2) RTL.id_ex_rd))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1415 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1416 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1417 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1418 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1419 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1420 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1421 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1422 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1423 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1424 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1425 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1426 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1427 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1428 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1429 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1430 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1431 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1432 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1433 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1434 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1435 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1436 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1437 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1438 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1439 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1440 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1441 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1442 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1443 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1444 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1445 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1446 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1447 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1448 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1449 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1450 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1451 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1452 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1453 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1454 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1455 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1456 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1457 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1458 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1459 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1460 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (or (not (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1461 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1462 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1463 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1464 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (or (or (not (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1465 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1466 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1467 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1468 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1469 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1470 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1471 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv0 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1472 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1473 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (or (not (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= (_ bv2 2) RTL.reg_0_w_stage))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_1_w_stage)))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_1_w_stage)))) (or (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1474 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1475 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1476 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1477 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= RTL.id_ex_rd RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1478 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1479 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1480 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1481 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1482 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1483 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1484 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1485 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1486 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv3 2) RTL.id_ex_rd)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (= (_ bv2 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1487 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1488 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1489 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1490 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1491 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1492 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1493 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1494 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1495 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1496 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1497 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1498 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1499 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1500 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1501 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1502 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1503 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1504 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1505 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1506 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1507 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1508 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1509 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1510 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1511 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1512 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1513 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1514 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1515 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1516 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1517 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1518 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1519 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1520 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1521 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1522 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1523 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1524 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1525 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1526 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1527 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1528 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1529 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1530 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1531 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1532 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1533 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1534 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1535 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1536 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1537 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1538 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1539 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1540 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1541 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1542 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1543 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1544 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1545 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_1_w_stage RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1546 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1547 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1548 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1549 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1550 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1551 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1552 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1553 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1554 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1555 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1556 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1557 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1558 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1559 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1560 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1561 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1562 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1563 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1564 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1565 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv1 1) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1566 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (or (or (= (_ bv1 1) RTL.id_ex_reg_wen) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.reg_2_w_stage (_ bv0 2))))) (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1567 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1568 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1569 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv3 2) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1570 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1571 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= (_ bv3 2) RTL.reg_1_w_stage)))) (or (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage)) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1572 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1573 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1574 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1575 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1576 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1577 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1578 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and (and (and true (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (= RTL.reg_2_w_stage RTL.reg_0_w_stage))) (= RTL.reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (or (or (or (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage) (not (= RTL.id_ex_rd RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage))) (= RTL.reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage))) (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_0_w_stage)))) (or (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (not (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.reg_3_w_stage (_ bv0 2))))) (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_3_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv3 2) RTL.reg_1_w_stage)))) (or (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1579 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1580 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1581 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1582 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1583 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1584 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1585 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1586 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1587 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1588 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1589 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1590 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1591 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1592 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1593 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1594 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1595 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1596 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1597 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1598 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1599 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1600 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1601 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1602 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1603 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_3_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1604 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1605 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1606 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1607 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1608 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1609 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1610 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1611 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1612 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1613 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1614 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1615 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1616 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1617 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1618 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1619 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1620 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1621 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1622 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1623 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1624 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1625 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1626 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1627 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1628 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1629 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1630 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1631 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1632 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1633 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1634 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1635 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1636 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1637 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1638 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1639 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1640 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1641 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1642 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1643 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1644 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1645 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1646 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1647 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1648 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1649 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1650 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1651 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1652 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1653 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1654 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1655 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1656 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1657 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1658 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1659 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1660 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1661 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1662 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1663 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1664 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1665 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1666 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1667 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1668 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1669 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_3_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1670 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1671 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1672 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1673 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1674 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1675 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv0 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1676 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1677 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1678 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1679 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1680 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1681 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv2 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1682 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (or (not (= (_ bv3 2) RTL.reg_0_w_stage)) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage))) (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (or (or (not (= (= RTL.reg_3_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage)) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv3 2) RTL.reg_0_w_stage)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1683 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1684 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1685 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1686 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1687 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1688 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1689 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1690 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1691 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1692 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1693 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1694 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1695 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1696 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1697 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1698 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1699 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1700 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1701 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1702 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1703 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1704 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1705 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1706 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1707 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1708 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1709 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1710 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1711 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1712 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1713 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1714 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1715 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1716 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1717 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1718 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1719 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1720 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1721 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv1 1) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1722 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1723 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1724 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1725 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1726 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1727 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1728 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1729 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1730 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1731 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1732 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1733 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1734 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1735 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1736 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1737 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1738 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1739 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1740 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1741 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1742 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1743 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1744 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1745 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_1_w_stage RTL.reg_0_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1746 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1747 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1748 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.reg_1_w_stage RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (= RTL.reg_2_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (or (not (= (_ bv1 1) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1749 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1750 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1751 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1752 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1753 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1754 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1755 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1756 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1757 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1758 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1759 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1760 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))) (= (_ bv2 2) RTL.reg_2_w_stage))) (or (or (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.reg_3_w_stage (_ bv0 2))))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_3_w_stage)))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1761 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1762 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1763 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1764 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1765 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1766 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1767 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1768 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1769 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1770 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1771 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1772 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1773 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1774 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1775 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1776 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1777 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1778 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1779 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1780 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1781 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1782 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1783 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1784 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1785 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1786 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1787 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1788 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1789 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1790 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1791 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage)))) (or (or (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (= RTL.reg_1_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)) RTL.reg_0_w_stage))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1792 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1793 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1794 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1795 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= (_ bv2 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1796 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_1_w_stage RTL.reg_0_w_stage)))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))))) (or (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ zero_extend 1) (_ bv1 1)) RTL.reg_0_w_stage)) (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1797 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1798 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1799 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1800 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv3 2) RTL.reg_0_w_stage)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_0_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1801 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1802 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_0_w_stage)) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1803 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1804 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1805 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv0 2) RTL.id_ex_rd)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1806 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1807 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1808 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1809 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1810 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1811 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1812 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1813 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1814 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1815 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1816 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1817 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1818 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1819 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1820 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= RTL.id_ex_rd RTL.reg_0_w_stage)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1821 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1822 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1823 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1824 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1825 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1826 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1827 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1828 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1829 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.reg_1_w_stage RTL.reg_0_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1830 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_0_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1831 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1832 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1833 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1834 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1835 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1836 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv3 2) RTL.reg_1_w_stage)) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1837 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1838 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage))) (= ((_ extract 1 1) RTL.reg_1_w_stage) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1839 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1840 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1841 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)) (not (= (_ bv3 2) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1842 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1843 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1844 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= RTL.id_ex_rd RTL.reg_2_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (= (_ bv2 2) RTL.id_ex_rd) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1845 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1846 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1847 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1848 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1849 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1850 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1851 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1852 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1853 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1854 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1855 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1856 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv3 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1857 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1858 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1859 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_0_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1860 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.reg_0_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv3 2) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1861 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= RTL.reg_2_w_stage RTL.reg_0_w_stage)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv0 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1862 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1863 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1864 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1865 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1866 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1867 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (or (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1868 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1869 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1870 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1871 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_3_w_stage)) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1872 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= (= RTL.reg_2_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1873 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (= (_ bv1 1) RTL.id_ex_reg_wen) (not (= RTL.reg_1_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1874 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1875 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1876 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1877 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1878 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1879 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1880 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and (and true (or (or (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= (_ bv2 2) RTL.reg_2_w_stage))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (or (or (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (= RTL.id_ex_reg_wen (_ bv0 1)))) (not (= (_ bv3 2) RTL.reg_2_w_stage))) (not (= RTL.reg_0_w_stage (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)))))) (or (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1881 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1882 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1883 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1884 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1885 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1886 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1887 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_2_w_stage) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1888 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv3 2) RTL.reg_2_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1889 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_2_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1890 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1891 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1892 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1893 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv0 2) RTL.id_ex_rd)) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1894 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1895 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1896 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1897 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1898 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1899 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1900 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1901 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1902 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1903 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1904 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1905 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1906 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1907 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1908 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.reg_2_w_stage (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1909 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= ((_ extract 1 1) RTL.reg_0_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1910 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1911 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1912 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.id_ex_rd (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1913 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv2 2) RTL.reg_2_w_stage)) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1914 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= RTL.reg_2_w_stage RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1915 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= (_ bv2 2) RTL.reg_1_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (not (= RTL.id_ex_rd RTL.reg_1_w_stage)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1916 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1917 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1918 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.1919 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
