FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0+
/*
 * RDA8810PL SoC irqchip driver
 *
 * Copyright RDA Microelectronics Company Limited
 * Copyright (c) 2017 Andreas Färber
 * Copyright (c) 2018 Manivannan Sadhasivam
 */

#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/irqchip.h>
#include <linux/irqdomain.h>
#include <linux/of_address.h>

#include <asm/exception.h>

#define RDA_INTC_FINALSTATUS	0x00
#define RDA_INTC_MASK_SET	0x08
#define RDA_INTC_MASK_CLR	0x0c

#define RDA_IRQ_MASK_ALL	0xFFFFFFFF

#define RDA_NR_IRQS 32

static void __iomem *rda_intc_base;
static struct irq_domain *rda_irq_domain;

static void rda_intc_mask_irq(struct irq_data *d)
{
	writel_relaxed(BIT(d->hwirq), rda_intc_base + RDA_INTC_MASK_CLR);
}

static void rda_intc_unmask_irq(struct irq_data *d)
{
	writel_relaxed(BIT(d->hwirq), rda_intc_base + RDA_INTC_MASK_SET);
}

static int rda_intc_set_type(struct irq_data *data, unsigned int flow_type)
{
	/* Hardware supports only level triggered interrupts */
	if ((flow_type & (IRQF_TRIGGER_HIGH | IRQF_TRIGGER_LOW)) == flow_type)
		return 0;

	return -EINVAL;
}
/* bench 21585.2.0 9e9870beb90b */
/* bench 21585.2.1 720551f4775f */
/* bench 21585.2.2 c0664a95fef2 */

static void __exception_irq_entry rda_handle_irq(struct pt_regs *regs)
{
	u32 stat = readl_relaxed(rda_intc_base + RDA_INTC_FINALSTATUS);
	u32 hwirq;

	while (stat) {
		hwirq = __fls(stat);
		handle_domain_irq(rda_irq_domain, hwirq, regs);
		stat &= ~BIT(hwirq);
	}
}

static struct irq_chip rda_irq_chip = {
	.name		= "rda-intc",
	.irq_mask	= rda_intc_mask_irq,
	.irq_unmask	= rda_intc_unmask_irq,
	.irq_set_type	= rda_intc_set_type,
};

static int rda_irq_map(struct irq_domain *d,
		       unsigned int virq, irq_hw_number_t hw)
{
	irq_set_status_flags(virq, IRQ_LEVEL);
	irq_set_chip_and_handler(virq, &rda_irq_chip, handle_level_irq);
	irq_set_chip_data(virq, d->host_data);
	irq_set_probe(virq);

	return 0;
/* bench 11168.1.0 015f392159e0 */
/* bench 11168.1.1 96266d3825e0 */
/* bench 11168.1.2 1288ff9d2e68 */
/* bench 11168.1.3 a5e54b6a1ffc */
/* bench 11168.1.4 7c79de9eb86b */
/* bench 11168.1.5 c30b5030620e */
/* bench 11168.1.6 d5f609a00740 */
/* bench 11168.1.7 8f539adaa31b */
/* bench 11168.1.8 d500fff78763 */
/* bench 11168.1.9 8092f09a7f5f */
/* bench 11168.1.10 707fd925fb88 */
/* bench 11168.1.11 23ecc2b96f21 */
/* bench 11168.1.12 8aa7416e4e0c */
/* bench 11168.1.13 5edaad8f7863 */
	.map = rda_irq_map,
	.xlate = irq_domain_xlate_onecell,
/* bench 16496.0.0 bb6346e0a5c5 */
/* bench 16496.0.1 4cec196fea54 */
/* bench 16496.0.2 43dc68c1023f */
/* bench 16496.0.3 95a4c47eb4f8 */
static int __init rda8810_intc_init(struct device_node *node,
/* bench 1397.2.0 f55d6efa841f */
/* bench 1397.2.1 db895b664643 */
/* bench 1397.2.2 f40266c9c725 */
/* bench 1397.2.3 40c8352e9dc4 */
/* bench 1397.2.4 29f723c40b09 */
/* bench 1397.2.5 06559860a3ac */
/* bench 1397.2.6 2eabc33adcbe */
/* bench 1397.2.7 0f0162a5d137 */
{
	rda_intc_base = of_io_request_and_map(node, 0, "rda-intc");
	if (IS_ERR(rda_intc_base))
		return PTR_ERR(rda_intc_base);

	/* Mask all interrupt sources */
	writel_relaxed(RDA_IRQ_MASK_ALL, rda_intc_base + RDA_INTC_MASK_CLR);

	rda_irq_domain = irq_domain_create_linear(&node->fwnode, RDA_NR_IRQS,
						  &rda_irq_domain_ops,
						  rda_intc_base);
	if (!rda_irq_domain) {
		iounmap(rda_intc_base);
		return -ENOMEM;
	}

	set_handle_irq(rda_handle_irq);

	return 0;
}

IRQCHIP_DECLARE(rda_intc, "rda,8810pl-intc", rda8810_intc_init);
