INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2017.4/msys/bin/g++.exe"
   Compiling apatb_image_filter.cpp
   Compiling cvt_colour.cpp_pre.cpp.tb.cpp
   Compiling cvt_colour_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

C:\Users\aptay\HLS_Area\cvt_colour\solution1\sim\vhdl>call C:/Xilinx/Vivado/2017.3/bin/xelab xil_defaultlib.apatb_image_filter_top glbl -prj image_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile "C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s image_filter -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_image_filter_top glbl -prj image_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s image_filter -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/ip/xil_defaultlib/image_filter_ap_dadd_3_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_ap_dadd_3_full_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/ip/xil_defaultlib/image_filter_ap_dmul_4_max_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_ap_dmul_4_max_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/ip/xil_defaultlib/image_filter_ap_sitodp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_ap_sitodp_4_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AddWeighted.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddWeighted
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AESL_axi_s_INPUT_STREAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_INPUT_STREAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AESL_axi_s_OUTPUT_STREAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_OUTPUT_STREAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AXIvideo2Mat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AXIvideo2Mat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Block_proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/CvtColor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CvtColor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/CvtColor_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CvtColor_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Duplicate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Duplicate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w11_d1_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w11_d1_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w11_d1_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w12_d1_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w12_d1_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w12_d1_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w8_d1_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w8_d1_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w8_d1_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Filter2D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Filter2D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Filter2D_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Filter2D_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Filter2D_1_k_buf_eOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Filter2D_1_k_buf_eOg_ram
INFO: [VRFC 10-307] analyzing entity Filter2D_1_k_buf_eOg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/GaussianBlur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GaussianBlur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_image_filter_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_ama_jbC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_ama_jbC_DSP48_4
INFO: [VRFC 10-307] analyzing entity image_filter_ama_jbC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_daddrcU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_daddrcU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_dmulsc4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_dmulsc4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_cud_DSP48_1
INFO: [VRFC 10-307] analyzing entity image_filter_mac_cud
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_dEe_DSP48_2
INFO: [VRFC 10-307] analyzing entity image_filter_mac_dEe
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_kbM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_kbM_DSP48_5
INFO: [VRFC 10-307] analyzing entity image_filter_mac_kbM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_lbW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_lbW_DSP48_6
INFO: [VRFC 10-307] analyzing entity image_filter_mac_lbW
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_pcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_pcA_DSP48_7
INFO: [VRFC 10-307] analyzing entity image_filter_mac_pcA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_qcK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_qcK_DSP48_8
INFO: [VRFC 10-307] analyzing entity image_filter_mac_qcK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mul_bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mul_bkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity image_filter_mul_bkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mul_ibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mul_ibs_DSP48_3
INFO: [VRFC 10-307] analyzing entity image_filter_mul_ibs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mux_hbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mux_hbi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_sitotde.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_sitotde
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Mat2AXIvideo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mat2AXIvideo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Sobel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sobel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Sobel_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sobel_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_AddWeigyd2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_AddWeigyd2_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_AddWeigyd2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_CvtColoudo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoudo_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoudo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_CvtColozec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_CvtColozec_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_CvtColozec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_DuplicawdI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_DuplicawdI_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_DuplicawdI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_Gaussiavdy.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_Gaussiavdy_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_Gaussiavdy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_Mat2AXIAem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_Mat2AXIAem_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_Mat2AXIAem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_Sobel_1xdS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_Sobel_1xdS_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_Sobel_1xdS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_Sobel_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_Sobel_U0_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_Sobel_U0
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/image_filter_ap_dadd_3_full_dsp_64.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/image_filter_ap_dmul_4_max_dsp_64.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/image_filter_ap_sitodp_4_no_dsp_32.vhd:190]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_exp_table_...
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_pkg
Compiling package floating_point_v7_1_5.flt_utils
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_5.vt2mutils
Compiling package floating_point_v7_1_5.vt2mcomps
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.Block_proc [block_proc_default]
Compiling architecture behav of entity xil_defaultlib.AXIvideo2Mat [axivideo2mat_default]
Compiling architecture behav of entity xil_defaultlib.image_filter_mul_bkb_DSP48_0 [image_filter_mul_bkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mul_bkb [\image_filter_mul_bkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_cud_DSP48_1 [image_filter_mac_cud_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_cud [\image_filter_mac_cud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_dEe_DSP48_2 [image_filter_mac_dee_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_dEe [\image_filter_mac_dEe(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.CvtColor_1 [cvtcolor_1_default]
Compiling architecture rtl of entity xil_defaultlib.Filter2D_1_k_buf_eOg_ram [\Filter2D_1_k_buf_eOg_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.Filter2D_1_k_buf_eOg [filter2d_1_k_buf_eog_default]
Compiling architecture rtl of entity xil_defaultlib.image_filter_mux_hbi [\image_filter_mux_hbi(id=1,din0_...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mul_ibs_DSP48_3 [image_filter_mul_ibs_dsp48_3_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mul_ibs [\image_filter_mul_ibs(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_ama_jbC_DSP48_4 [image_filter_ama_jbc_dsp48_4_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_ama_jbC [\image_filter_ama_jbC(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_kbM_DSP48_5 [image_filter_mac_kbm_dsp48_5_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_kbM [\image_filter_mac_kbM(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_lbW_DSP48_6 [image_filter_mac_lbw_dsp48_6_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_lbW [\image_filter_mac_lbW(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.Filter2D_1 [filter2d_1_default]
Compiling architecture behav of entity xil_defaultlib.GaussianBlur [gaussianblur_default]
Compiling architecture behav of entity xil_defaultlib.Duplicate [duplicate_default]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_pcA_DSP48_7 [image_filter_mac_pca_dsp48_7_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_pcA [\image_filter_mac_pcA(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_qcK_DSP48_8 [image_filter_mac_qck_dsp48_8_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_qcK [\image_filter_mac_qcK(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.Filter2D [filter2d_default]
Compiling architecture behav of entity xil_defaultlib.Sobel [sobel_default]
Compiling architecture behav of entity xil_defaultlib.Sobel_1 [sobel_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_5.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=47,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=48,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_5.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_5.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_5.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_5.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_5.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture image_filter_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.image_filter_ap_dadd_3_full_dsp_64 [image_filter_ap_dadd_3_full_dsp_...]
Compiling architecture arch of entity xil_defaultlib.image_filter_daddrcU [\image_filter_daddrcU(id=1)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_5.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture image_filter_ap_dmul_4_max_dsp_64_arch of entity xil_defaultlib.image_filter_ap_dmul_4_max_dsp_64 [image_filter_ap_dmul_4_max_dsp_6...]
Compiling architecture arch of entity xil_defaultlib.image_filter_dmulsc4 [\image_filter_dmulsc4(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_5.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture image_filter_ap_sitodp_4_no_dsp_32_arch of entity xil_defaultlib.image_filter_ap_sitodp_4_no_dsp_32 [image_filter_ap_sitodp_4_no_dsp_...]
Compiling architecture arch of entity xil_defaultlib.image_filter_sitotde [\image_filter_sitotde(id=1)\]
Compiling architecture behav of entity xil_defaultlib.AddWeighted [addweighted_default]
Compiling architecture behav of entity xil_defaultlib.CvtColor [cvtcolor_default]
Compiling architecture behav of entity xil_defaultlib.Mat2AXIvideo [mat2axivideo_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w11_d1_A_shiftReg [fifo_w11_d1_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w11_d1_A [\fifo_w11_d1_A(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w12_d1_A_shiftReg [fifo_w12_d1_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w12_d1_A [\fifo_w12_d1_A(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d1_A_shiftReg [fifo_w8_d1_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d1_A [\fifo_w8_d1_A(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoudo_shiftReg [start_for_cvtcoloudo_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoudo [\start_for_CvtColoudo(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Gaussiavdy_shiftReg [start_for_gaussiavdy_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Gaussiavdy [\start_for_Gaussiavdy(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_DuplicawdI_shiftReg [start_for_duplicawdi_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_DuplicawdI [\start_for_DuplicawdI(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Sobel_U0_shiftReg [start_for_sobel_u0_shiftreg_defa...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Sobel_U0 [\start_for_Sobel_U0(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Sobel_1xdS_shiftReg [start_for_sobel_1xds_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Sobel_1xdS [\start_for_Sobel_1xdS(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_AddWeigyd2_shiftReg [start_for_addweigyd2_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_AddWeigyd2 [\start_for_AddWeigyd2(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColozec_shiftReg [start_for_cvtcolozec_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColozec [\start_for_CvtColozec(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Mat2AXIAem_shiftReg [start_for_mat2axiaem_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Mat2AXIAem [\start_for_Mat2AXIAem(1,4)\]
Compiling architecture behav of entity xil_defaultlib.image_filter [image_filter_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_INPUT_STREAM [aesl_axi_s_input_stream_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_OUTPUT_STREAM [aesl_axi_s_output_stream_default]
Compiling architecture behav of entity xil_defaultlib.apatb_image_filter_top
Built simulation snapshot image_filter
WARNING: [Common 17-306] Update version (2017.4_AR70530) does not match product version (2017.3).

****** Webtalk v2017.3_AR70530 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/xsim.dir/image_filter/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/xsim.dir/image_filter/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun  3 10:32:17 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  3 10:32:17 2018...
WARNING: [Common 17-306] Update version (2017.4_AR70530) does not match product version (2017.3).

****** xsim v2017.3_AR70530 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/image_filter/xsim_script.tcl
# xsim {image_filter} -autoloadwcfg -tclbatch {image_filter.tcl}
Vivado Simulator 2017.3
Time resolution is 1 ps
source image_filter.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_image_filter_top/AESL_inst_image_filter/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set OUTPUT_STREAM_group [add_wave_group OUTPUT_STREAM(axis) -into $coutputgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TREADY -into $OUTPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TVALID -into $OUTPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TDEST -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TID -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TLAST -into $OUTPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TUSER -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TSTRB -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TKEEP -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TDATA -into $OUTPUT_STREAM_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set INPUT_STREAM_group [add_wave_group INPUT_STREAM(axis) -into $cinputgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TREADY -into $INPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TVALID -into $INPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TDEST -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TID -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TLAST -into $INPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TUSER -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TSTRB -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TKEEP -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TDATA -into $INPUT_STREAM_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_start -into $blocksiggroup
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_done -into $blocksiggroup
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_ready -into $blocksiggroup
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_clk -into $clockgroup
## save_wave_config image_filter.wcfg
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225 ns  Iteration: 16  Process: /apatb_image_filter_top/AESL_inst_image_filter/AddWeighted_U0/image_filter_daddrcU_U74/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51945100 ps  Iteration: 10  Process: /apatb_image_filter_top/AESL_inst_image_filter/AddWeighted_U0/image_filter_dmulsc4_U76/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51945100 ps  Iteration: 10  Process: /apatb_image_filter_top/AESL_inst_image_filter/AddWeighted_U0/image_filter_dmulsc4_U77/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 9476775 ns  Iteration: 1  Process: /apatb_image_filter_top/generate_sim_done_proc  File: C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 9476775 ns  Iteration: 1  Process: /apatb_image_filter_top/generate_sim_done_proc  File: C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.autotb.vhd
$finish called at time : 9476775 ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:13:14 . Memory (MB): peak = 224.641 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jun  3 10:45:44 2018...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
