
module d2_mem(clk,rst,wr,rd,addr1,addr2,din,dout);
input clk,rst,wr,rd;
input [3:0]addr1,addr2;
input [31:0]din;
output reg [31:0]dout;
reg [31:0] mem [15:0][15:0];
always@(posedge clk or posedge rst)
begin
if(rst)
dout=32'b0;
else
begin
if(wr)
mem[addr1][addr2]=din;
if(rd)
dout=mem[addr1][addr2];
end
end
endmodule