NDSummary.OnToolTipsLoaded("File:axis_1553.v",{25:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">AXIS 1553 core</div></div>",26:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Copyright 2025 Jay Convertino</div></div>",27:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype27\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/4/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/4/2\"><span class=\"SHKeyword\">module</span> axis_1553 #(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">CLOCK_SPEED</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">2000000</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">RX_BAUD_DELAY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">0</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">TX_BAUD_DELAY</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"3/5/4/6\" data-NarrowGridArea=\"4/4/5/5\" style=\"grid-area:3/5/4/6\"><span class=\"SHNumber\">0</span></div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"3/6/4/7\" data-NarrowGridArea=\"5/1/6/6\" style=\"grid-area:3/6/4/7\">) ( <span class=\"SHKeyword\">input wire</span> aclk, <span class=\"SHKeyword\">input wire</span> arstn, <span class=\"SHKeyword\">output wire</span> parity_err, <span class=\"SHKeyword\">output wire</span> frame_err, <span class=\"SHKeyword\">input wire</span> [<span class=\"SHNumber\">15</span>:<span class=\"SHNumber\">0</span>] s_axis_tdata, <span class=\"SHKeyword\">input wire</span> [ <span class=\"SHNumber\">4</span>:<span class=\"SHNumber\">0</span>] s_axis_tuser, <span class=\"SHKeyword\">input wire</span> s_axis_tvalid, <span class=\"SHKeyword\">output wire</span> s_axis_tready, <span class=\"SHKeyword\">output wire</span> [<span class=\"SHNumber\">15</span>:<span class=\"SHNumber\">0</span>] m_axis_tdata, <span class=\"SHKeyword\">output wire</span> [ <span class=\"SHNumber\">4</span>:<span class=\"SHNumber\">0</span>] m_axis_tuser, <span class=\"SHKeyword\">output wire</span> m_axis_tvalid, <span class=\"SHKeyword\">input wire</span> m_axis_tready, <span class=\"SHKeyword\">output wire</span> tx_active, <span class=\"SHKeyword\">output wire</span> [ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] tx_diff, <span class=\"SHKeyword\">input wire</span> [ <span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] rx_diff )</div></div></div></div><div class=\"TTSummary\">AXIS 1553, simple core for encoding and decoding 1553 bus messages.</div></div>",28:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype28\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> BASE_1553_CLOCK_RATE = <span class=\"SHNumber\">1000000</span></div></div><div class=\"TTSummary\">1553 base clock rate</div></div>",29:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype29\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> BASE_1553_SAMPLE_RATE = <span class=\"SHNumber\">2000000</span></div></div><div class=\"TTSummary\">Sample rate to use for the 1553 bus, set to 2 MHz</div></div>",30:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype30\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SAMPLES_PER_MHZ = BASE_1553_SAMPLE_RATE / BASE_1553_CLOCK_RATE</div></div><div class=\"TTSummary\">sample rate of 2 MHz to caputre transmission bits at</div></div>",31:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype31\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> CYCLES_PER_MHZ = CLOCK_SPEED / BASE_1553_CLOCK_RATE</div></div><div class=\"TTSummary\">calculate the number of cycles the clock changes per period</div></div>",32:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype32\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> BIT_RATE_PER_MHZ = SAMPLES_PER_MHZ</div></div><div class=\"TTSummary\">bit rate per mhz</div></div>",33:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype33\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> DELAY_TIME = CYCLES_PER_MHZ * <span class=\"SHNumber\">4</span></div></div><div class=\"TTSummary\">delay time, 4 is for 4 us (min 1553 time)</div></div>",34:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype34\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNC_BITS_PER_TRANS = <span class=\"SHNumber\">3</span></div></div><div class=\"TTSummary\">sync bits per transmission</div></div>",35:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype35\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNTH_SYNC_BITS_PER_TRANS = SYNC_BITS_PER_TRANS * BIT_RATE_PER_MHZ</div></div><div class=\"TTSummary\">sync pulse length</div></div>",36:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype36\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> PARITY_BITS_PER_TRANS = <span class=\"SHNumber\">1</span></div></div><div class=\"TTSummary\">parity bits per transmission</div></div>",37:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype37\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNTH_PARITY_BITS_PER_TRANS = PARITY_BITS_PER_TRANS * BIT_RATE_PER_MHZ</div></div><div class=\"TTSummary\">synth parity bits per transmission</div></div>",38:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype38\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> DATA_BITS_PER_TRANS = <span class=\"SHNumber\">16</span></div></div><div class=\"TTSummary\">data bits per transmission</div></div>",39:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype39\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNTH_DATA_BITS_PER_TRANS = DATA_BITS_PER_TRANS * BIT_RATE_PER_MHZ</div></div><div class=\"TTSummary\">synth data bits per transmission</div></div>",40:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype40\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> BITS_PER_TRANS = DATA_BITS_PER_TRANS + PARITY_BITS_PER_TRANS</div></div><div class=\"TTSummary\">non sync bits per transmission</div></div>",41:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype41\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> TOTAL_BITS_PER_TRANS = DATA_BITS_PER_TRANS + PARITY_BITS_PER_TRANS + SYNC_BITS_PER_TRANS</div></div><div class=\"TTSummary\">bits per transmission with sync</div></div>",42:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype42\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> SYNTH_BITS_PER_TRANS = SYNTH_DATA_BITS_PER_TRANS + SYNTH_PARITY_BITS_PER_TRANS</div></div><div class=\"TTSummary\">synth bits per trans without sync</div></div>",43:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype43\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> TOTAL_SYNTH_BITS_PER_TRANS = SYNTH_DATA_BITS_PER_TRANS + SYNTH_SYNC_BITS_PER_TRANS + SYNTH_PARITY_BITS_PER_TRANS</div></div><div class=\"TTSummary\">synth bits per trans with sync</div></div>",44:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype44\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam integer</span> TOTAL_SYNTH_BYTES_PER_TRANS = TOTAL_SYNTH_BITS_PER_TRANS/<span class=\"SHNumber\">8</span></div></div><div class=\"TTSummary\">sync bits per trans with sync</div></div>",45:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype45\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"3\" data-NarrowColumnCount=\"2\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/3\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">localparam</span> [(</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">BIT_RATE_PER_MHZ</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"3/1/4/3\" style=\"grid-area:1/3/2/4\">)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>]BIT_PATTERN = {{BIT_RATE_PER_MHZ/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b1</span>}}, {BIT_RATE_PER_MHZ/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b0</span>}}}</div></div></div></div><div class=\"TTSummary\">create the bit pattern. This is based on outputing data on the negative and positive. This allows the encoder to run down to 1 mhz.</div></div>",46:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype46\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"3\" data-NarrowColumnCount=\"2\"><div class=\"PBeforeParameters RightSpaceOnWide\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/3\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">localparam</span> [SYNTH_DATA_BITS_PER_TRANS-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>]SYNTH_CLK = {</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">DATA_BITS_PER_TRANS{BIT_PATTERN}</div><div class=\"PAfterParameters LeftSpaceOnWide\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"3/1/4/3\" style=\"grid-area:1/3/2/4\">}</div></div></div></div><div class=\"TTSummary\">synth clock is the clock constructed by the repeating the bit pattern. this is intended to be a representation of the clock. Captured at a bit_rate_per_mhz of a 1mhz clock.</div></div>",47:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype47\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters RightSpaceOnWide\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">localparam</span> [SYNTH_SYNC_BITS_PER_TRANS-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>]SYNC_CMD_STAT = {</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">{</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">SYNTH_SYNC_BITS_PER_TRANS/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b1</span>}},</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">{</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">SYNTH_SYNC_BITS_PER_TRANS/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b0</span>}}</div><div class=\"PAfterParameters\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">}</div></div></div></div><div class=\"TTSummary\">sync pulse command</div></div>",48:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype48\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters RightSpaceOnWide\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">localparam</span> [SYNTH_SYNC_BITS_PER_TRANS-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>]SYNC_DATA = {</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">{</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">SYNTH_SYNC_BITS_PER_TRANS/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b0</span>}},</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">{</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">SYNTH_SYNC_BITS_PER_TRANS/<span class=\"SHNumber\">2</span>{<span class=\"SHNumber\">1\'b1</span>}}</div><div class=\"PAfterParameters\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">}</div></div></div></div><div class=\"TTSummary\">sync pulse data</div></div>",49:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype49\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> CMD_DATA = <span class=\"SHNumber\">3\'b010</span></div></div><div class=\"TTSummary\">tuser decode for data</div></div>",50:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">tuser decode for command</div></div>",52:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Generates TX BAUD rate for UART modules using modulo divide method.</div></div>",53:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype53\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\">mod_clock_ena_gen #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">CLOCK_SPEED(CLOCK_SPEED),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">DELAY(RX_BAUD_DELAY)</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">) uart_baud_gen_rx ( .clk(aclk), .rstn(arstn), .start0(<span class=\"SHNumber\">1\'b0</span>), .clr(s_clr_clk_rx), .hold(<span class=\"SHNumber\">1\'b0</span>), .rate(BASE_1553_SAMPLE_RATE), .ena(ena_rx) )</div></div></div></div><div class=\"TTSummary\">Generates RX BAUD rate for UART modules using modulo divide method.</div></div>",54:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype54\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\">sipo #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">BUS_WIDTH(TOTAL_SYNTH_BYTES_PER_TRANS)</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">) inst_sipo ( .clk(aclk), .rstn(arstn), .ena(ena_rx), .rev(<span class=\"SHNumber\">1\'b0</span>), .load(r_rx_load), .pdata(s_output_data), .reg_count_amount(<span class=\"SHNumber\">0</span>), .sdata(rx_diff[<span class=\"SHNumber\">0</span>]), .dcount(s_rx_counter) )</div></div></div></div><div class=\"TTSummary\">Captures RX data for 1553 receive</div></div>",55:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype55\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/4/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/4/2\">piso #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">BUS_WIDTH(TOTAL_SYNTH_BYTES_PER_TRANS),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">DEFAULT_RESET_VAL(<span class=\"SHNumber\">0</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">DEFAULT_SHIFT_VAL(<span class=\"SHNumber\">0</span>)</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"5/1/6/4\" style=\"grid-area:3/4/4/5\">) inst_piso ( .clk(aclk), .rstn(arstn), .ena(ena_tx), .rev(<span class=\"SHNumber\">1\'b0</span>), .load(s_axis_tvalid &amp; s_tx_ready), .pdata(s_input_data), .reg_count_amount(<span class=\"SHNumber\">0</span>), .sdata(tx), .dcount(s_tx_counter) )</div></div></div></div><div class=\"TTSummary\">Generates TX data for 1553 transmit</div></div>"});