ARM GAS  /tmp/ccyDyxuM.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_SDMMC1_SD_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SDMMC1_SD_Init:
  27              	.LFB340:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "string.h"
  22:Core/Src/main.c **** #include "fatfs.h"
  23:Core/Src/main.c **** #include "usb_host.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include "stm32746g_discovery.h"
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** #include "stm32746g_discovery_sdram.h"
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** #include "stm32746g_discovery_ts.h"
ARM GAS  /tmp/ccyDyxuM.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** #include "stm32746g_discovery_lcd.h"
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** #include "lvgl.h"
  36:Core/Src/main.c **** #include "ui.h"
  37:Core/Src/main.c **** #include "math.h"
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** #include <stdio.h>
  40:Core/Src/main.c **** /* USER CODE END Includes */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PTD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PD */
  49:Core/Src/main.c **** #define FRAME_HORZ 480
  50:Core/Src/main.c **** #define FRAME_VERT 272
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** #define POINT_COUNT 150.0f
  53:Core/Src/main.c **** #define AMPLITUDE   40
  54:Core/Src/main.c **** #define OFFSET      25
  55:Core/Src/main.c **** #define FREQ        5.0f     // Sinüs frekansı
  56:Core/Src/main.c **** #define GAP_EVERY   10       
  57:Core/Src/main.c **** /* USER CODE END PD */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN PM */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  65:Core/Src/main.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  66:Core/Src/main.c **** #pragma location=0x2004c000
  67:Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  68:Core/Src/main.c **** #pragma location=0x2004c0a0
  69:Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** __attribute__((at(0x2004c000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  74:Core/Src/main.c **** __attribute__((at(0x2004c0a0))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  79:Core/Src/main.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  80:Core/Src/main.c **** #endif
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** ADC_HandleTypeDef hadc3;
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** DCMI_HandleTypeDef hdcmi;
ARM GAS  /tmp/ccyDyxuM.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** DMA2D_HandleTypeDef hdma2d;
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** ETH_HandleTypeDef heth;
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  95:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockA2;
 104:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockB2;
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** SD_HandleTypeDef hsd1;
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** SPDIFRX_HandleTypeDef hspdif;
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** TIM_HandleTypeDef htim1;
 113:Core/Src/main.c **** TIM_HandleTypeDef htim2;
 114:Core/Src/main.c **** TIM_HandleTypeDef htim3;
 115:Core/Src/main.c **** TIM_HandleTypeDef htim5;
 116:Core/Src/main.c **** TIM_HandleTypeDef htim8;
 117:Core/Src/main.c **** TIM_HandleTypeDef htim12;
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** UART_HandleTypeDef huart1;
 120:Core/Src/main.c **** UART_HandleTypeDef huart6;
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /* USER CODE BEGIN PV */
 125:Core/Src/main.c **** LTDC_LayerCfgTypeDef pLayerCfg;
 126:Core/Src/main.c **** /* USER CODE END PV */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 129:Core/Src/main.c **** void SystemClock_Config(void);
 130:Core/Src/main.c **** void PeriphCommonClock_Config(void);
 131:Core/Src/main.c **** static void MX_GPIO_Init(void);
 132:Core/Src/main.c **** static void MX_ADC3_Init(void);
 133:Core/Src/main.c **** static void MX_CRC_Init(void);
 134:Core/Src/main.c **** static void MX_DCMI_Init(void);
 135:Core/Src/main.c **** static void MX_DMA2D_Init(void);
 136:Core/Src/main.c **** static void MX_ETH_Init(void);
 137:Core/Src/main.c **** static void MX_FMC_Init(void);
 138:Core/Src/main.c **** static void MX_I2C1_Init(void);
 139:Core/Src/main.c **** static void MX_I2C3_Init(void);
 140:Core/Src/main.c **** static void MX_LTDC_Init(void);
 141:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
 142:Core/Src/main.c **** static void MX_RTC_Init(void);
 143:Core/Src/main.c **** static void MX_SAI2_Init(void);
 144:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void);
 145:Core/Src/main.c **** static void MX_SPDIFRX_Init(void);
ARM GAS  /tmp/ccyDyxuM.s 			page 4


 146:Core/Src/main.c **** static void MX_SPI2_Init(void);
 147:Core/Src/main.c **** static void MX_TIM1_Init(void);
 148:Core/Src/main.c **** static void MX_TIM2_Init(void);
 149:Core/Src/main.c **** static void MX_TIM3_Init(void);
 150:Core/Src/main.c **** static void MX_TIM5_Init(void);
 151:Core/Src/main.c **** static void MX_TIM8_Init(void);
 152:Core/Src/main.c **** static void MX_TIM12_Init(void);
 153:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 154:Core/Src/main.c **** static void MX_USART6_UART_Init(void);
 155:Core/Src/main.c **** void MX_USB_HOST_Process(void);
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /* USER CODE END PFP */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 162:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 163:Core/Src/main.c **** void my_flush_cb(lv_display_t * display, const lv_area_t * area, uint8_t * px_map)
 164:Core/Src/main.c **** {
 165:Core/Src/main.c ****     
 166:Core/Src/main.c ****     uint32_t * buf32 = (uint32_t *)px_map;
 167:Core/Src/main.c ****     int32_t x, y;
 168:Core/Src/main.c ****     for(y = area->y1; y <= area->y2; y++) {
 169:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 170:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 171:Core/Src/main.c ****             buf32++;
 172:Core/Src/main.c ****             
 173:Core/Src/main.c ****             
 174:Core/Src/main.c ****         }
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****     }
 177:Core/Src/main.c ****    
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****     lv_display_flush_ready(display);
 180:Core/Src/main.c ****     
 181:Core/Src/main.c **** }
 182:Core/Src/main.c **** lv_chart_series_t * series1;
 183:Core/Src/main.c **** lv_chart_series_t * series2;
 184:Core/Src/main.c **** lv_chart_series_t * series3;
 185:Core/Src/main.c **** lv_timer_t * timer;
 186:Core/Src/main.c **** int x = 0;
 187:Core/Src/main.c **** uint8_t buf[10];
 188:Core/Src/main.c **** void timer_cb(lv_timer_t * timer)
 189:Core/Src/main.c **** {
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****     float rad = 2 * 3.14159265359 * FREQ * x / POINT_COUNT;
 193:Core/Src/main.c ****     /* float val = sinf(rad); */
 194:Core/Src/main.c ****     float val;
 195:Core/Src/main.c ****     scanf("%.2f\r\n",val);
 196:Core/Src/main.c ****     printf("%.2f\r\n",val);
 197:Core/Src/main.c ****     int16_t y = (int16_t)(val * AMPLITUDE + OFFSET);
 198:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 199:Core/Src/main.c ****     lv_label_set_text(objects.label1, buf); 
 200:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart1, series1, y);  
 201:Core/Src/main.c ****     
 202:Core/Src/main.c ****     uint32_t p1 = lv_chart_get_point_count(objects.chart1);
ARM GAS  /tmp/ccyDyxuM.s 			page 5


 203:Core/Src/main.c ****     uint32_t s1 = lv_chart_get_x_start_point(objects.chart1, series1);
 204:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****     rad = 2 * 3.14159265359 * (FREQ+5) * x / POINT_COUNT;
 207:Core/Src/main.c ****     val = sinf(rad);
 208:Core/Src/main.c ****     
 209:Core/Src/main.c ****     y = (int16_t)(val * AMPLITUDE + OFFSET);
 210:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 211:Core/Src/main.c ****     lv_label_set_text(objects.label2, buf); 
 212:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart2, series2, y);  
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****     uint32_t p2 = lv_chart_get_point_count(objects.chart2);
 215:Core/Src/main.c ****     uint32_t s2 = lv_chart_get_x_start_point(objects.chart2, series2);
 216:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****     rad = 2 * 3.14159265359 * (FREQ+10) * x / POINT_COUNT;
 219:Core/Src/main.c ****     val = sinf(rad);
 220:Core/Src/main.c ****     y = (int16_t)(val * AMPLITUDE + OFFSET);
 221:Core/Src/main.c ****     sprintf(buf, "%d", y);
 222:Core/Src/main.c ****     lv_label_set_text(objects.label3, buf); 
 223:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart3, series3, y);  
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****     uint32_t p3 = lv_chart_get_point_count(objects.chart3);
 226:Core/Src/main.c ****     uint32_t s3 = lv_chart_get_x_start_point(objects.chart3, series3);
 227:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 228:Core/Src/main.c ****     
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****     a1[(s1 + 1) % p1] = LV_CHART_POINT_NONE;
 231:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 232:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****     a2[(s2 + 1) % p2] = LV_CHART_POINT_NONE;
 235:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 236:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****     a3[(s3 + 1) % p3] = LV_CHART_POINT_NONE;
 239:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 240:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****     x++;
 243:Core/Src/main.c ****     if (x >= POINT_COUNT) { // Döngüyü tamamladığınızda x'i sıfırlayın
 244:Core/Src/main.c ****       x = 0;
 245:Core/Src/main.c ****   }
 246:Core/Src/main.c **** }
 247:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 248:Core/Src/main.c **** {
 249:Core/Src/main.c ****   HAL_UART_Transmit(&huart1,ptr,len,HAL_MAX_DELAY);
 250:Core/Src/main.c ****   return len;
 251:Core/Src/main.c **** }
 252:Core/Src/main.c **** int _read(int file, char *ptr, int len)
 253:Core/Src/main.c **** {
 254:Core/Src/main.c ****   int i;
 255:Core/Src/main.c ****     for (i = 0; i < len; i++) {
 256:Core/Src/main.c ****         // Blocking read one character at a time
 257:Core/Src/main.c ****         HAL_UART_Receive(&huart1, (uint8_t *)&ptr[i], 1, HAL_MAX_DELAY);
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****         // Optional: echo back if desired
ARM GAS  /tmp/ccyDyxuM.s 			page 6


 260:Core/Src/main.c ****         // HAL_UART_Transmit(&huart1, (uint8_t *)&ptr[i], 1, HAL_MAX_DELAY);
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****         // Stop at newline
 263:Core/Src/main.c ****         if (ptr[i] == '\n' || ptr[i] == '\r') {
 264:Core/Src/main.c ****             break;
 265:Core/Src/main.c ****         }
 266:Core/Src/main.c ****     }
 267:Core/Src/main.c ****     return i;
 268:Core/Src/main.c **** }
 269:Core/Src/main.c **** /* USER CODE END 0 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c **** /**
 272:Core/Src/main.c ****   * @brief  The application entry point.
 273:Core/Src/main.c ****   * @retval int
 274:Core/Src/main.c ****   */
 275:Core/Src/main.c **** int main(void)
 276:Core/Src/main.c **** {
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END 1 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 285:Core/Src/main.c ****   HAL_Init();
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE END Init */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* Configure the system clock */
 292:Core/Src/main.c ****   SystemClock_Config();
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* Configure the peripherals common clocks */
 295:Core/Src/main.c ****   PeriphCommonClock_Config();
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE END SysInit */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* Initialize all configured peripherals */
 302:Core/Src/main.c ****   MX_GPIO_Init();
 303:Core/Src/main.c ****   MX_ADC3_Init();
 304:Core/Src/main.c ****   MX_CRC_Init();
 305:Core/Src/main.c ****   MX_DCMI_Init();
 306:Core/Src/main.c ****   MX_DMA2D_Init();
 307:Core/Src/main.c ****   MX_ETH_Init();
 308:Core/Src/main.c ****   MX_FMC_Init();
 309:Core/Src/main.c ****   MX_I2C1_Init();
 310:Core/Src/main.c ****   MX_I2C3_Init();
 311:Core/Src/main.c ****   MX_LTDC_Init();
 312:Core/Src/main.c ****   MX_QUADSPI_Init();
 313:Core/Src/main.c ****   MX_RTC_Init();
 314:Core/Src/main.c ****   MX_SAI2_Init();
 315:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 316:Core/Src/main.c ****   MX_SPDIFRX_Init();
ARM GAS  /tmp/ccyDyxuM.s 			page 7


 317:Core/Src/main.c ****   MX_SPI2_Init();
 318:Core/Src/main.c ****   MX_TIM1_Init();
 319:Core/Src/main.c ****   MX_TIM2_Init();
 320:Core/Src/main.c ****   MX_TIM3_Init();
 321:Core/Src/main.c ****   MX_TIM5_Init();
 322:Core/Src/main.c ****   MX_TIM8_Init();
 323:Core/Src/main.c ****   MX_TIM12_Init();
 324:Core/Src/main.c ****   MX_USART1_UART_Init();
 325:Core/Src/main.c ****   MX_USART6_UART_Init();
 326:Core/Src/main.c ****   MX_FATFS_Init();
 327:Core/Src/main.c ****   MX_USB_HOST_Init();
 328:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   uint16_t* baseAddr = (uint16_t*) (pLayerCfg.FBStartAdress);
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   if (pLayerCfg.PixelFormat != LTDC_PIXEL_FORMAT_RGB565) Error_Handler ();
 333:Core/Src/main.c ****   
 334:Core/Src/main.c ****   uint16_t xWidth = pLayerCfg.ImageWidth; //480.
 335:Core/Src/main.c ****   
 336:Core/Src/main.c ****   uint16_t yWidth = pLayerCfg.ImageHeight; //272.
 337:Core/Src/main.c ****   
 338:Core/Src/main.c ****   BSP_SDRAM_Init ();
 339:Core/Src/main.c ****   
 340:Core/Src/main.c ****   __HAL_RCC_CRC_CLK_ENABLE ();
 341:Core/Src/main.c ****   
 342:Core/Src/main.c ****   BSP_LCD_Init ();
 343:Core/Src/main.c ****   
 344:Core/Src/main.c ****   BSP_LCD_LayerDefaultInit (0, pLayerCfg.FBStartAdress);
 345:Core/Src/main.c ****   
 346:Core/Src/main.c ****   BSP_LCD_DisplayOn ();
 347:Core/Src/main.c ****   
 348:Core/Src/main.c ****   BSP_LCD_SelectLayer (0);
 349:Core/Src/main.c ****   
 350:Core/Src/main.c ****  /*  BSP_LCD_Clear (LCD_COLOR_BLUE);
 351:Core/Src/main.c ****   
 352:Core/Src/main.c ****   BSP_LCD_DisplayStringAt (20, 20, "Hello World", LEFT_MODE);
 353:Core/Src/main.c ****   BSP_LCD_DrawCircle(100,100,50);
 354:Core/Src/main.c ****   BSP_LCD_DrawPixel(120,120, 0xFF00FF00 ); */
 355:Core/Src/main.c ****   
 356:Core/Src/main.c ****   lv_init();
 357:Core/Src/main.c ****   lv_tick_set_cb(HAL_GetTick);
 358:Core/Src/main.c ****   
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   lv_display_t * display = lv_display_create(FRAME_HORZ, FRAME_VERT);
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   #define BYTES_PER_PIXEL (LV_COLOR_FORMAT_GET_SIZE(LV_COLOR_FORMAT_RGB565))
 365:Core/Src/main.c ****   uint8_t buf1[FRAME_HORZ * FRAME_VERT / 10 * BYTES_PER_PIXEL]; 
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   lv_display_set_buffers(display, buf1, NULL, sizeof(buf1), LV_DISPLAY_RENDER_MODE_PARTIAL);
 368:Core/Src/main.c ****   lv_display_set_flush_cb(display, my_flush_cb);
 369:Core/Src/main.c ****   ui_init();
 370:Core/Src/main.c ****   
 371:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart1, LV_CHART_UPDATE_MODE_CIRCULAR);
 372:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart1, 0, 0, LV_PART_INDICATOR);;
 373:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart1, 100);
ARM GAS  /tmp/ccyDyxuM.s 			page 8


 374:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart2, LV_CHART_UPDATE_MODE_CIRCULAR);
 375:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart2, 0, 0, LV_PART_INDICATOR);;
 376:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart2, 100);
 377:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart3, LV_CHART_UPDATE_MODE_CIRCULAR);
 378:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart3, 0, 0, LV_PART_INDICATOR);;
 379:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart3, 100);
 380:Core/Src/main.c ****   //lv_chart_set_range(objects.chart1, LV_CHART_AXIS_PRIMARY_Y, 0, 120);
 381:Core/Src/main.c ****   series1 = lv_chart_add_series(objects.chart1, lv_palette_main(LV_PALETTE_RED), LV_CHART_AXIS_PRIM
 382:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 383:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 384:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 385:Core/Src/main.c **** 
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   timer = lv_timer_create(timer_cb, 50, NULL);
 388:Core/Src/main.c ****   
 389:Core/Src/main.c ****   if ( (xWidth < 1)
 390:Core/Src/main.c ****   
 391:Core/Src/main.c ****   || (yWidth < 1)) Error_Handler ();
 392:Core/Src/main.c ****   int sinCounter = 0;
 393:Core/Src/main.c ****   /* USER CODE END 2 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* Infinite loop */
 396:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 397:Core/Src/main.c ****   while (1)
 398:Core/Src/main.c ****   {
 399:Core/Src/main.c ****     /* USER CODE END WHILE */
 400:Core/Src/main.c ****     uint32_t time_till_next = lv_timer_handler();
 401:Core/Src/main.c ****     if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 402:Core/Src/main.c ****     
 403:Core/Src/main.c ****     HAL_Delay(time_till_next);
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****     /* float rad = (2 * 3.14 * sinCounter) / 100;            // 0–2π arası
 406:Core/Src/main.c ****     float value = sinf(rad);                             // -1.0 ~ +1.0
 407:Core/Src/main.c ****     int16_t y = (int16_t)(value * 50 + 25); // 0 ~ 100 arası ölçekle
 408:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart1, series1, y); */
 409:Core/Src/main.c ****     
 410:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 411:Core/Src/main.c ****   }
 412:Core/Src/main.c ****   /* USER CODE END 3 */
 413:Core/Src/main.c **** }
 414:Core/Src/main.c **** 
 415:Core/Src/main.c **** /**
 416:Core/Src/main.c ****   * @brief System Clock Configuration
 417:Core/Src/main.c ****   * @retval None
 418:Core/Src/main.c ****   */
 419:Core/Src/main.c **** void SystemClock_Config(void)
 420:Core/Src/main.c **** {
 421:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 422:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /** Configure LSE Drive Capability
 425:Core/Src/main.c ****   */
 426:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 429:Core/Src/main.c ****   */
 430:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
ARM GAS  /tmp/ccyDyxuM.s 			page 9


 431:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 434:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 435:Core/Src/main.c ****   */
 436:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 437:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 438:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 439:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 440:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 441:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 442:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 443:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 444:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 445:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 446:Core/Src/main.c ****   {
 447:Core/Src/main.c ****     Error_Handler();
 448:Core/Src/main.c ****   }
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /** Activate the Over-Drive mode
 451:Core/Src/main.c ****   */
 452:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 458:Core/Src/main.c ****   */
 459:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 460:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 461:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 462:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 463:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 464:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 465:Core/Src/main.c **** 
 466:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 467:Core/Src/main.c ****   {
 468:Core/Src/main.c ****     Error_Handler();
 469:Core/Src/main.c ****   }
 470:Core/Src/main.c **** }
 471:Core/Src/main.c **** 
 472:Core/Src/main.c **** /**
 473:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 474:Core/Src/main.c ****   * @retval None
 475:Core/Src/main.c ****   */
 476:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 477:Core/Src/main.c **** {
 478:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /** Initializes the peripherals clock
 481:Core/Src/main.c ****   */
 482:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 483:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 484:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 485:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 486:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 487:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
ARM GAS  /tmp/ccyDyxuM.s 			page 10


 488:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 489:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 490:Core/Src/main.c ****   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 491:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 492:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 493:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 494:Core/Src/main.c ****   {
 495:Core/Src/main.c ****     Error_Handler();
 496:Core/Src/main.c ****   }
 497:Core/Src/main.c **** }
 498:Core/Src/main.c **** 
 499:Core/Src/main.c **** /**
 500:Core/Src/main.c ****   * @brief ADC3 Initialization Function
 501:Core/Src/main.c ****   * @param None
 502:Core/Src/main.c ****   * @retval None
 503:Core/Src/main.c ****   */
 504:Core/Src/main.c **** static void MX_ADC3_Init(void)
 505:Core/Src/main.c **** {
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /* USER CODE END ADC3_Init 0 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   /* USER CODE END ADC3_Init 1 */
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 518:Core/Src/main.c ****   */
 519:Core/Src/main.c ****   hadc3.Instance = ADC3;
 520:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 521:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 522:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 523:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 524:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 525:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 526:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 527:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 528:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 529:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 530:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 531:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 532:Core/Src/main.c ****   {
 533:Core/Src/main.c ****     Error_Handler();
 534:Core/Src/main.c ****   }
 535:Core/Src/main.c **** 
 536:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 537:Core/Src/main.c ****   */
 538:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 539:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 540:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 541:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 542:Core/Src/main.c ****   {
 543:Core/Src/main.c ****     Error_Handler();
 544:Core/Src/main.c ****   }
ARM GAS  /tmp/ccyDyxuM.s 			page 11


 545:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /* USER CODE END ADC3_Init 2 */
 548:Core/Src/main.c **** 
 549:Core/Src/main.c **** }
 550:Core/Src/main.c **** 
 551:Core/Src/main.c **** /**
 552:Core/Src/main.c ****   * @brief CRC Initialization Function
 553:Core/Src/main.c ****   * @param None
 554:Core/Src/main.c ****   * @retval None
 555:Core/Src/main.c ****   */
 556:Core/Src/main.c **** static void MX_CRC_Init(void)
 557:Core/Src/main.c **** {
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 566:Core/Src/main.c ****   hcrc.Instance = CRC;
 567:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 568:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 569:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 570:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 571:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 572:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 573:Core/Src/main.c ****   {
 574:Core/Src/main.c ****     Error_Handler();
 575:Core/Src/main.c ****   }
 576:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 579:Core/Src/main.c **** 
 580:Core/Src/main.c **** }
 581:Core/Src/main.c **** 
 582:Core/Src/main.c **** /**
 583:Core/Src/main.c ****   * @brief DCMI Initialization Function
 584:Core/Src/main.c ****   * @param None
 585:Core/Src/main.c ****   * @retval None
 586:Core/Src/main.c ****   */
 587:Core/Src/main.c **** static void MX_DCMI_Init(void)
 588:Core/Src/main.c **** {
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 0 */
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /* USER CODE END DCMI_Init 0 */
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 1 */
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /* USER CODE END DCMI_Init 1 */
 597:Core/Src/main.c ****   hdcmi.Instance = DCMI;
 598:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 599:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 600:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 601:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
ARM GAS  /tmp/ccyDyxuM.s 			page 12


 602:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 603:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 604:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 605:Core/Src/main.c ****   hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 606:Core/Src/main.c ****   hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 607:Core/Src/main.c ****   hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 608:Core/Src/main.c ****   hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 609:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 610:Core/Src/main.c ****   {
 611:Core/Src/main.c ****     Error_Handler();
 612:Core/Src/main.c ****   }
 613:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 2 */
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /* USER CODE END DCMI_Init 2 */
 616:Core/Src/main.c **** 
 617:Core/Src/main.c **** }
 618:Core/Src/main.c **** 
 619:Core/Src/main.c **** /**
 620:Core/Src/main.c ****   * @brief DMA2D Initialization Function
 621:Core/Src/main.c ****   * @param None
 622:Core/Src/main.c ****   * @retval None
 623:Core/Src/main.c ****   */
 624:Core/Src/main.c **** static void MX_DMA2D_Init(void)
 625:Core/Src/main.c **** {
 626:Core/Src/main.c **** 
 627:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 0 */
 628:Core/Src/main.c **** 
 629:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 0 */
 630:Core/Src/main.c **** 
 631:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 1 */
 632:Core/Src/main.c **** 
 633:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 1 */
 634:Core/Src/main.c ****   hdma2d.Instance = DMA2D;
 635:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 636:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 637:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 638:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 639:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 640:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 641:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 642:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 643:Core/Src/main.c ****   {
 644:Core/Src/main.c ****     Error_Handler();
 645:Core/Src/main.c ****   }
 646:Core/Src/main.c ****   if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 647:Core/Src/main.c ****   {
 648:Core/Src/main.c ****     Error_Handler();
 649:Core/Src/main.c ****   }
 650:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 2 */
 651:Core/Src/main.c **** 
 652:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 2 */
 653:Core/Src/main.c **** 
 654:Core/Src/main.c **** }
 655:Core/Src/main.c **** 
 656:Core/Src/main.c **** /**
 657:Core/Src/main.c ****   * @brief ETH Initialization Function
 658:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/ccyDyxuM.s 			page 13


 659:Core/Src/main.c ****   * @retval None
 660:Core/Src/main.c ****   */
 661:Core/Src/main.c **** static void MX_ETH_Init(void)
 662:Core/Src/main.c **** {
 663:Core/Src/main.c **** 
 664:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
 665:Core/Src/main.c **** 
 666:Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 667:Core/Src/main.c **** 
 668:Core/Src/main.c ****    static uint8_t MACAddr[6];
 669:Core/Src/main.c **** 
 670:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 671:Core/Src/main.c **** 
 672:Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 673:Core/Src/main.c ****   heth.Instance = ETH;
 674:Core/Src/main.c ****   MACAddr[0] = 0x00;
 675:Core/Src/main.c ****   MACAddr[1] = 0x80;
 676:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 677:Core/Src/main.c ****   MACAddr[3] = 0x00;
 678:Core/Src/main.c ****   MACAddr[4] = 0x00;
 679:Core/Src/main.c ****   MACAddr[5] = 0x00;
 680:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 681:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 682:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 683:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 684:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 685:Core/Src/main.c **** 
 686:Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
 687:Core/Src/main.c **** 
 688:Core/Src/main.c ****   /* USER CODE END MACADDRESS */
 689:Core/Src/main.c **** 
 690:Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 691:Core/Src/main.c ****   {
 692:Core/Src/main.c ****     Error_Handler();
 693:Core/Src/main.c ****   }
 694:Core/Src/main.c **** 
 695:Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 696:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 697:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 698:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 699:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 700:Core/Src/main.c **** 
 701:Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 702:Core/Src/main.c **** 
 703:Core/Src/main.c **** }
 704:Core/Src/main.c **** 
 705:Core/Src/main.c **** /**
 706:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 707:Core/Src/main.c ****   * @param None
 708:Core/Src/main.c ****   * @retval None
 709:Core/Src/main.c ****   */
 710:Core/Src/main.c **** static void MX_I2C1_Init(void)
 711:Core/Src/main.c **** {
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 714:Core/Src/main.c **** 
 715:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
ARM GAS  /tmp/ccyDyxuM.s 			page 14


 716:Core/Src/main.c **** 
 717:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 718:Core/Src/main.c **** 
 719:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 720:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 721:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 722:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 723:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 724:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 725:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 726:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 727:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 728:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 729:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 730:Core/Src/main.c ****   {
 731:Core/Src/main.c ****     Error_Handler();
 732:Core/Src/main.c ****   }
 733:Core/Src/main.c **** 
 734:Core/Src/main.c ****   /** Configure Analogue filter
 735:Core/Src/main.c ****   */
 736:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 737:Core/Src/main.c ****   {
 738:Core/Src/main.c ****     Error_Handler();
 739:Core/Src/main.c ****   }
 740:Core/Src/main.c **** 
 741:Core/Src/main.c ****   /** Configure Digital filter
 742:Core/Src/main.c ****   */
 743:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 744:Core/Src/main.c ****   {
 745:Core/Src/main.c ****     Error_Handler();
 746:Core/Src/main.c ****   }
 747:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 748:Core/Src/main.c **** 
 749:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 750:Core/Src/main.c **** 
 751:Core/Src/main.c **** }
 752:Core/Src/main.c **** 
 753:Core/Src/main.c **** /**
 754:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 755:Core/Src/main.c ****   * @param None
 756:Core/Src/main.c ****   * @retval None
 757:Core/Src/main.c ****   */
 758:Core/Src/main.c **** static void MX_I2C3_Init(void)
 759:Core/Src/main.c **** {
 760:Core/Src/main.c **** 
 761:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 762:Core/Src/main.c **** 
 763:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 764:Core/Src/main.c **** 
 765:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 766:Core/Src/main.c **** 
 767:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 768:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 769:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 770:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 771:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 772:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
ARM GAS  /tmp/ccyDyxuM.s 			page 15


 773:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 774:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 775:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 776:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 777:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 778:Core/Src/main.c ****   {
 779:Core/Src/main.c ****     Error_Handler();
 780:Core/Src/main.c ****   }
 781:Core/Src/main.c **** 
 782:Core/Src/main.c ****   /** Configure Analogue filter
 783:Core/Src/main.c ****   */
 784:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 785:Core/Src/main.c ****   {
 786:Core/Src/main.c ****     Error_Handler();
 787:Core/Src/main.c ****   }
 788:Core/Src/main.c **** 
 789:Core/Src/main.c ****   /** Configure Digital filter
 790:Core/Src/main.c ****   */
 791:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 792:Core/Src/main.c ****   {
 793:Core/Src/main.c ****     Error_Handler();
 794:Core/Src/main.c ****   }
 795:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 796:Core/Src/main.c **** 
 797:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 798:Core/Src/main.c **** 
 799:Core/Src/main.c **** }
 800:Core/Src/main.c **** 
 801:Core/Src/main.c **** /**
 802:Core/Src/main.c ****   * @brief LTDC Initialization Function
 803:Core/Src/main.c ****   * @param None
 804:Core/Src/main.c ****   * @retval None
 805:Core/Src/main.c ****   */
 806:Core/Src/main.c **** static void MX_LTDC_Init(void)
 807:Core/Src/main.c **** {
 808:Core/Src/main.c **** 
 809:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 810:Core/Src/main.c **** 
 811:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 812:Core/Src/main.c **** 
 813:Core/Src/main.c ****    
 814:Core/Src/main.c **** 
 815:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 816:Core/Src/main.c **** 
 817:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 818:Core/Src/main.c ****   hltdc.Instance = LTDC;
 819:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 820:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 821:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 822:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 823:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 824:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 825:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 826:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 827:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 828:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 829:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
ARM GAS  /tmp/ccyDyxuM.s 			page 16


 830:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 831:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 832:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 833:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 834:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 835:Core/Src/main.c ****   {
 836:Core/Src/main.c ****     Error_Handler();
 837:Core/Src/main.c ****   }
 838:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 839:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 840:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 841:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 842:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 843:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 844:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 845:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 846:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 847:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 848:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 849:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 850:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 851:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 852:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 853:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 854:Core/Src/main.c ****   {
 855:Core/Src/main.c ****     Error_Handler();
 856:Core/Src/main.c ****   }
 857:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 858:Core/Src/main.c **** 
 859:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 860:Core/Src/main.c **** 
 861:Core/Src/main.c **** }
 862:Core/Src/main.c **** 
 863:Core/Src/main.c **** /**
 864:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 865:Core/Src/main.c ****   * @param None
 866:Core/Src/main.c ****   * @retval None
 867:Core/Src/main.c ****   */
 868:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 869:Core/Src/main.c **** {
 870:Core/Src/main.c **** 
 871:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 872:Core/Src/main.c **** 
 873:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 874:Core/Src/main.c **** 
 875:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 876:Core/Src/main.c **** 
 877:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 878:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 879:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 880:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 881:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 882:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 883:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 884:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 885:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 886:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
ARM GAS  /tmp/ccyDyxuM.s 			page 17


 887:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 888:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 889:Core/Src/main.c ****   {
 890:Core/Src/main.c ****     Error_Handler();
 891:Core/Src/main.c ****   }
 892:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 893:Core/Src/main.c **** 
 894:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 895:Core/Src/main.c **** 
 896:Core/Src/main.c **** }
 897:Core/Src/main.c **** 
 898:Core/Src/main.c **** /**
 899:Core/Src/main.c ****   * @brief RTC Initialization Function
 900:Core/Src/main.c ****   * @param None
 901:Core/Src/main.c ****   * @retval None
 902:Core/Src/main.c ****   */
 903:Core/Src/main.c **** static void MX_RTC_Init(void)
 904:Core/Src/main.c **** {
 905:Core/Src/main.c **** 
 906:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 907:Core/Src/main.c **** 
 908:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 909:Core/Src/main.c **** 
 910:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 911:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 912:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 913:Core/Src/main.c **** 
 914:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 915:Core/Src/main.c **** 
 916:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 917:Core/Src/main.c **** 
 918:Core/Src/main.c ****   /** Initialize RTC Only
 919:Core/Src/main.c ****   */
 920:Core/Src/main.c ****   hrtc.Instance = RTC;
 921:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 922:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 923:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 924:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 925:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 926:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 927:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 928:Core/Src/main.c ****   {
 929:Core/Src/main.c ****     Error_Handler();
 930:Core/Src/main.c ****   }
 931:Core/Src/main.c **** 
 932:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 933:Core/Src/main.c **** 
 934:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 935:Core/Src/main.c **** 
 936:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 937:Core/Src/main.c ****   */
 938:Core/Src/main.c ****   sTime.Hours = 0x0;
 939:Core/Src/main.c ****   sTime.Minutes = 0x0;
 940:Core/Src/main.c ****   sTime.Seconds = 0x0;
 941:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 942:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 943:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
ARM GAS  /tmp/ccyDyxuM.s 			page 18


 944:Core/Src/main.c ****   {
 945:Core/Src/main.c ****     Error_Handler();
 946:Core/Src/main.c ****   }
 947:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 948:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 949:Core/Src/main.c ****   sDate.Date = 0x1;
 950:Core/Src/main.c ****   sDate.Year = 0x0;
 951:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 952:Core/Src/main.c ****   {
 953:Core/Src/main.c ****     Error_Handler();
 954:Core/Src/main.c ****   }
 955:Core/Src/main.c **** 
 956:Core/Src/main.c ****   /** Enable the Alarm A
 957:Core/Src/main.c ****   */
 958:Core/Src/main.c ****   sAlarm.AlarmTime.Hours = 0x0;
 959:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 960:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 961:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 962:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 963:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 964:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 965:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 966:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 967:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 968:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 969:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 970:Core/Src/main.c ****   {
 971:Core/Src/main.c ****     Error_Handler();
 972:Core/Src/main.c ****   }
 973:Core/Src/main.c **** 
 974:Core/Src/main.c ****   /** Enable the Alarm B
 975:Core/Src/main.c ****   */
 976:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_B;
 977:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 978:Core/Src/main.c ****   {
 979:Core/Src/main.c ****     Error_Handler();
 980:Core/Src/main.c ****   }
 981:Core/Src/main.c **** 
 982:Core/Src/main.c ****   /** Enable the TimeStamp
 983:Core/Src/main.c ****   */
 984:Core/Src/main.c ****   if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 985:Core/Src/main.c ****   {
 986:Core/Src/main.c ****     Error_Handler();
 987:Core/Src/main.c ****   }
 988:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 989:Core/Src/main.c **** 
 990:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 991:Core/Src/main.c **** 
 992:Core/Src/main.c **** }
 993:Core/Src/main.c **** 
 994:Core/Src/main.c **** /**
 995:Core/Src/main.c ****   * @brief SAI2 Initialization Function
 996:Core/Src/main.c ****   * @param None
 997:Core/Src/main.c ****   * @retval None
 998:Core/Src/main.c ****   */
 999:Core/Src/main.c **** static void MX_SAI2_Init(void)
1000:Core/Src/main.c **** {
ARM GAS  /tmp/ccyDyxuM.s 			page 19


1001:Core/Src/main.c **** 
1002:Core/Src/main.c ****   /* USER CODE BEGIN SAI2_Init 0 */
1003:Core/Src/main.c **** 
1004:Core/Src/main.c ****   /* USER CODE END SAI2_Init 0 */
1005:Core/Src/main.c **** 
1006:Core/Src/main.c ****   /* USER CODE BEGIN SAI2_Init 1 */
1007:Core/Src/main.c **** 
1008:Core/Src/main.c ****   /* USER CODE END SAI2_Init 1 */
1009:Core/Src/main.c ****   hsai_BlockA2.Instance = SAI2_Block_A;
1010:Core/Src/main.c ****   hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
1011:Core/Src/main.c ****   hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
1012:Core/Src/main.c ****   hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
1013:Core/Src/main.c ****   hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
1014:Core/Src/main.c ****   hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
1015:Core/Src/main.c ****   hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
1016:Core/Src/main.c ****   hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
1017:Core/Src/main.c ****   hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
1018:Core/Src/main.c ****   hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
1019:Core/Src/main.c ****   hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
1020:Core/Src/main.c ****   hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
1021:Core/Src/main.c ****   hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
1022:Core/Src/main.c ****   hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
1023:Core/Src/main.c ****   hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
1024:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FrameLength = 8;
1025:Core/Src/main.c ****   hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
1026:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
1027:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
1028:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
1029:Core/Src/main.c ****   hsai_BlockA2.SlotInit.FirstBitOffset = 0;
1030:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
1031:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotNumber = 1;
1032:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
1033:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
1034:Core/Src/main.c ****   {
1035:Core/Src/main.c ****     Error_Handler();
1036:Core/Src/main.c ****   }
1037:Core/Src/main.c ****   hsai_BlockB2.Instance = SAI2_Block_B;
1038:Core/Src/main.c ****   hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
1039:Core/Src/main.c ****   hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
1040:Core/Src/main.c ****   hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
1041:Core/Src/main.c ****   hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
1042:Core/Src/main.c ****   hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
1043:Core/Src/main.c ****   hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
1044:Core/Src/main.c ****   hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
1045:Core/Src/main.c ****   hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
1046:Core/Src/main.c ****   hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
1047:Core/Src/main.c ****   hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
1048:Core/Src/main.c ****   hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
1049:Core/Src/main.c ****   hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
1050:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FrameLength = 8;
1051:Core/Src/main.c ****   hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
1052:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
1053:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
1054:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
1055:Core/Src/main.c ****   hsai_BlockB2.SlotInit.FirstBitOffset = 0;
1056:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
1057:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotNumber = 1;
ARM GAS  /tmp/ccyDyxuM.s 			page 20


1058:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
1059:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
1060:Core/Src/main.c ****   {
1061:Core/Src/main.c ****     Error_Handler();
1062:Core/Src/main.c ****   }
1063:Core/Src/main.c ****   /* USER CODE BEGIN SAI2_Init 2 */
1064:Core/Src/main.c **** 
1065:Core/Src/main.c ****   /* USER CODE END SAI2_Init 2 */
1066:Core/Src/main.c **** 
1067:Core/Src/main.c **** }
1068:Core/Src/main.c **** 
1069:Core/Src/main.c **** /**
1070:Core/Src/main.c ****   * @brief SDMMC1 Initialization Function
1071:Core/Src/main.c ****   * @param None
1072:Core/Src/main.c ****   * @retval None
1073:Core/Src/main.c ****   */
1074:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void)
1075:Core/Src/main.c **** {
  28              		.loc 1 1075 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1076:Core/Src/main.c **** 
1077:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 0 */
1078:Core/Src/main.c **** 
1079:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 0 */
1080:Core/Src/main.c **** 
1081:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 1 */
1082:Core/Src/main.c **** 
1083:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 1 */
1084:Core/Src/main.c ****   hsd1.Instance = SDMMC1;
  33              		.loc 1 1084 3 view .LVU1
  34              		.loc 1 1084 17 is_stmt 0 view .LVU2
  35 0000 064B     		ldr	r3, .L2
  36 0002 074A     		ldr	r2, .L2+4
  37 0004 1A60     		str	r2, [r3]
1085:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
  38              		.loc 1 1085 3 is_stmt 1 view .LVU3
  39              		.loc 1 1085 23 is_stmt 0 view .LVU4
  40 0006 0022     		movs	r2, #0
  41 0008 5A60     		str	r2, [r3, #4]
1086:Core/Src/main.c ****   hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
  42              		.loc 1 1086 3 is_stmt 1 view .LVU5
  43              		.loc 1 1086 25 is_stmt 0 view .LVU6
  44 000a 9A60     		str	r2, [r3, #8]
1087:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
  45              		.loc 1 1087 3 is_stmt 1 view .LVU7
  46              		.loc 1 1087 28 is_stmt 0 view .LVU8
  47 000c DA60     		str	r2, [r3, #12]
1088:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
  48              		.loc 1 1088 3 is_stmt 1 view .LVU9
  49              		.loc 1 1088 21 is_stmt 0 view .LVU10
  50 000e 4FF40061 		mov	r1, #2048
  51 0012 1961     		str	r1, [r3, #16]
1089:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
  52              		.loc 1 1089 3 is_stmt 1 view .LVU11
ARM GAS  /tmp/ccyDyxuM.s 			page 21


  53              		.loc 1 1089 33 is_stmt 0 view .LVU12
  54 0014 5A61     		str	r2, [r3, #20]
1090:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
  55              		.loc 1 1090 3 is_stmt 1 view .LVU13
  56              		.loc 1 1090 22 is_stmt 0 view .LVU14
  57 0016 9A61     		str	r2, [r3, #24]
1091:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 2 */
1092:Core/Src/main.c **** 
1093:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 2 */
1094:Core/Src/main.c **** 
1095:Core/Src/main.c **** }
  58              		.loc 1 1095 1 view .LVU15
  59 0018 7047     		bx	lr
  60              	.L3:
  61 001a 00BF     		.align	2
  62              	.L2:
  63 001c 00000000 		.word	hsd1
  64 0020 002C0140 		.word	1073818624
  65              		.cfi_endproc
  66              	.LFE340:
  68              		.section	.text.my_flush_cb,"ax",%progbits
  69              		.align	1
  70              		.global	my_flush_cb
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	my_flush_cb:
  76              	.LVL0:
  77              	.LFB322:
 164:Core/Src/main.c ****     
  78              		.loc 1 164 1 is_stmt 1 view -0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
 164:Core/Src/main.c ****     
  82              		.loc 1 164 1 is_stmt 0 view .LVU17
  83 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  84              	.LCFI0:
  85              		.cfi_def_cfa_offset 24
  86              		.cfi_offset 4, -24
  87              		.cfi_offset 5, -20
  88              		.cfi_offset 6, -16
  89              		.cfi_offset 7, -12
  90              		.cfi_offset 8, -8
  91              		.cfi_offset 14, -4
  92 0004 8046     		mov	r8, r0
  93 0006 0E46     		mov	r6, r1
  94 0008 1546     		mov	r5, r2
 166:Core/Src/main.c ****     int32_t x, y;
  95              		.loc 1 166 5 is_stmt 1 view .LVU18
  96              	.LVL1:
 167:Core/Src/main.c ****     for(y = area->y1; y <= area->y2; y++) {
  97              		.loc 1 167 5 view .LVU19
 168:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
  98              		.loc 1 168 5 view .LVU20
 168:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
  99              		.loc 1 168 11 is_stmt 0 view .LVU21
ARM GAS  /tmp/ccyDyxuM.s 			page 22


 100 000a 4F68     		ldr	r7, [r1, #4]
 101              	.LVL2:
 168:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 102              		.loc 1 168 5 view .LVU22
 103 000c 0AE0     		b	.L5
 104              	.LVL3:
 105              	.L7:
 170:Core/Src/main.c ****             buf32++;
 106              		.loc 1 170 11 is_stmt 1 view .LVU23
 107 000e 55F8042B 		ldr	r2, [r5], #4
 108              	.LVL4:
 170:Core/Src/main.c ****             buf32++;
 109              		.loc 1 170 11 is_stmt 0 view .LVU24
 110 0012 B9B2     		uxth	r1, r7
 111 0014 A0B2     		uxth	r0, r4
 112 0016 FFF7FEFF 		bl	BSP_LCD_DrawPixel
 113              	.LVL5:
 171:Core/Src/main.c ****             
 114              		.loc 1 171 13 is_stmt 1 view .LVU25
 169:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 115              		.loc 1 169 43 discriminator 3 view .LVU26
 116 001a 0134     		adds	r4, r4, #1
 117              	.LVL6:
 118              	.L6:
 169:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 119              		.loc 1 169 29 discriminator 1 view .LVU27
 169:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 120              		.loc 1 169 36 is_stmt 0 discriminator 1 view .LVU28
 121 001c B368     		ldr	r3, [r6, #8]
 169:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 122              		.loc 1 169 29 discriminator 1 view .LVU29
 123 001e A342     		cmp	r3, r4
 124 0020 F5DA     		bge	.L7
 168:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 125              		.loc 1 168 39 is_stmt 1 discriminator 2 view .LVU30
 126 0022 0137     		adds	r7, r7, #1
 127              	.LVL7:
 128              	.L5:
 168:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 129              		.loc 1 168 25 discriminator 1 view .LVU31
 168:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 130              		.loc 1 168 32 is_stmt 0 discriminator 1 view .LVU32
 131 0024 F368     		ldr	r3, [r6, #12]
 168:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 132              		.loc 1 168 25 discriminator 1 view .LVU33
 133 0026 BB42     		cmp	r3, r7
 134 0028 01DB     		blt	.L10
 169:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 135              		.loc 1 169 9 is_stmt 1 view .LVU34
 169:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 136              		.loc 1 169 15 is_stmt 0 view .LVU35
 137 002a 3468     		ldr	r4, [r6]
 138              	.LVL8:
 169:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 139              		.loc 1 169 9 view .LVU36
 140 002c F6E7     		b	.L6
 141              	.LVL9:
ARM GAS  /tmp/ccyDyxuM.s 			page 23


 142              	.L10:
 179:Core/Src/main.c ****     
 143              		.loc 1 179 5 is_stmt 1 view .LVU37
 144 002e 4046     		mov	r0, r8
 145 0030 FFF7FEFF 		bl	lv_display_flush_ready
 146              	.LVL10:
 181:Core/Src/main.c **** lv_chart_series_t * series1;
 147              		.loc 1 181 1 is_stmt 0 view .LVU38
 148 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 181:Core/Src/main.c **** lv_chart_series_t * series1;
 149              		.loc 1 181 1 view .LVU39
 150              		.cfi_endproc
 151              	.LFE322:
 153              		.section	.rodata.timer_cb.str1.4,"aMS",%progbits,1
 154              		.align	2
 155              	.LC0:
 156 0000 252E3266 		.ascii	"%.2f\015\012\000"
 156      0D0A00
 157 0007 00       		.align	2
 158              	.LC1:
 159 0008 256400   		.ascii	"%d\000"
 160              		.section	.text.timer_cb,"ax",%progbits
 161              		.align	1
 162              		.global	timer_cb
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	timer_cb:
 168              	.LVL11:
 169              	.LFB323:
 189:Core/Src/main.c **** 
 170              		.loc 1 189 1 is_stmt 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 16
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 189:Core/Src/main.c **** 
 174              		.loc 1 189 1 is_stmt 0 view .LVU41
 175 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 176              	.LCFI1:
 177              		.cfi_def_cfa_offset 36
 178              		.cfi_offset 4, -36
 179              		.cfi_offset 5, -32
 180              		.cfi_offset 6, -28
 181              		.cfi_offset 7, -24
 182              		.cfi_offset 8, -20
 183              		.cfi_offset 9, -16
 184              		.cfi_offset 10, -12
 185              		.cfi_offset 11, -8
 186              		.cfi_offset 14, -4
 187 0004 2DED048B 		vpush.64	{d8, d9}
 188              	.LCFI2:
 189              		.cfi_def_cfa_offset 52
 190              		.cfi_offset 80, -52
 191              		.cfi_offset 81, -48
 192              		.cfi_offset 82, -44
 193              		.cfi_offset 83, -40
 194 0008 85B0     		sub	sp, sp, #20
ARM GAS  /tmp/ccyDyxuM.s 			page 24


 195              	.LCFI3:
 196              		.cfi_def_cfa_offset 72
 192:Core/Src/main.c ****     /* float val = sinf(rad); */
 197              		.loc 1 192 5 is_stmt 1 view .LVU42
 198              	.LVL12:
 194:Core/Src/main.c ****     scanf("%.2f\r\n",val);
 199              		.loc 1 194 5 view .LVU43
 195:Core/Src/main.c ****     printf("%.2f\r\n",val);
 200              		.loc 1 195 5 view .LVU44
 201 000a 9FED878A 		vldr.32	s16, .L16+24
 202 000e 18EE100A 		vmov	r0, s16
 203              	.LVL13:
 195:Core/Src/main.c ****     printf("%.2f\r\n",val);
 204              		.loc 1 195 5 is_stmt 0 view .LVU45
 205 0012 FFF7FEFF 		bl	__aeabi_f2d
 206              	.LVL14:
 195:Core/Src/main.c ****     printf("%.2f\r\n",val);
 207              		.loc 1 195 5 view .LVU46
 208 0016 0446     		mov	r4, r0
 209 0018 0D46     		mov	r5, r1
 210 001a 844E     		ldr	r6, .L16+28
 211 001c 0246     		mov	r2, r0
 212 001e 0B46     		mov	r3, r1
 213 0020 3046     		mov	r0, r6
 214 0022 FFF7FEFF 		bl	scanf
 215              	.LVL15:
 196:Core/Src/main.c ****     int16_t y = (int16_t)(val * AMPLITUDE + OFFSET);
 216              		.loc 1 196 5 is_stmt 1 view .LVU47
 217 0026 2246     		mov	r2, r4
 218 0028 2B46     		mov	r3, r5
 219 002a 3046     		mov	r0, r6
 220 002c FFF7FEFF 		bl	printf
 221              	.LVL16:
 197:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 222              		.loc 1 197 5 view .LVU48
 197:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 223              		.loc 1 197 31 is_stmt 0 view .LVU49
 224 0030 9FED7F9A 		vldr.32	s18, .L16+32
 225 0034 28EE098A 		vmul.f32	s16, s16, s18
 197:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 226              		.loc 1 197 43 view .LVU50
 227 0038 F3EE098A 		vmov.f32	s17, #2.5e+1
 228 003c 38EE288A 		vadd.f32	s16, s16, s17
 197:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 229              		.loc 1 197 13 view .LVU51
 230 0040 BDEEC88A 		vcvt.s32.f32	s16, s16
 231 0044 18EE103A 		vmov	r3, s16	@ int
 232 0048 1DB2     		sxth	r5, r3
 233              	.LVL17:
 198:Core/Src/main.c ****     lv_label_set_text(objects.label1, buf); 
 234              		.loc 1 198 5 is_stmt 1 view .LVU52
 235 004a DFF8F8B1 		ldr	fp, .L16+52
 236 004e DFF8F891 		ldr	r9, .L16+56
 237 0052 2A46     		mov	r2, r5
 238 0054 5946     		mov	r1, fp
 239 0056 4846     		mov	r0, r9
 240 0058 FFF7FEFF 		bl	sprintf
ARM GAS  /tmp/ccyDyxuM.s 			page 25


 241              	.LVL18:
 199:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart1, series1, y);  
 242              		.loc 1 199 5 view .LVU53
 243 005c 754C     		ldr	r4, .L16+36
 244 005e 4946     		mov	r1, r9
 245 0060 2069     		ldr	r0, [r4, #16]
 246 0062 FFF7FEFF 		bl	lv_label_set_text
 247              	.LVL19:
 200:Core/Src/main.c ****     
 248              		.loc 1 200 5 view .LVU54
 249 0066 744F     		ldr	r7, .L16+40
 250 0068 2A46     		mov	r2, r5
 251 006a 3968     		ldr	r1, [r7]
 252 006c 6068     		ldr	r0, [r4, #4]
 253 006e FFF7FEFF 		bl	lv_chart_set_next_value
 254              	.LVL20:
 202:Core/Src/main.c ****     uint32_t s1 = lv_chart_get_x_start_point(objects.chart1, series1);
 255              		.loc 1 202 5 view .LVU55
 202:Core/Src/main.c ****     uint32_t s1 = lv_chart_get_x_start_point(objects.chart1, series1);
 256              		.loc 1 202 19 is_stmt 0 view .LVU56
 257 0072 6068     		ldr	r0, [r4, #4]
 258 0074 FFF7FEFF 		bl	lv_chart_get_point_count
 259              	.LVL21:
 260 0078 8046     		mov	r8, r0
 261              	.LVL22:
 203:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 262              		.loc 1 203 5 is_stmt 1 view .LVU57
 203:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 263              		.loc 1 203 19 is_stmt 0 view .LVU58
 264 007a 3968     		ldr	r1, [r7]
 265 007c 6068     		ldr	r0, [r4, #4]
 266              	.LVL23:
 203:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 267              		.loc 1 203 19 view .LVU59
 268 007e FFF7FEFF 		bl	lv_chart_get_x_start_point
 269              	.LVL24:
 270 0082 0646     		mov	r6, r0
 271              	.LVL25:
 204:Core/Src/main.c **** 
 272              		.loc 1 204 5 is_stmt 1 view .LVU60
 204:Core/Src/main.c **** 
 273              		.loc 1 204 20 is_stmt 0 view .LVU61
 274 0084 3968     		ldr	r1, [r7]
 275 0086 6068     		ldr	r0, [r4, #4]
 276              	.LVL26:
 204:Core/Src/main.c **** 
 277              		.loc 1 204 20 view .LVU62
 278 0088 FFF7FEFF 		bl	lv_chart_get_series_y_array
 279              	.LVL27:
 280 008c 0190     		str	r0, [sp, #4]
 281              	.LVL28:
 206:Core/Src/main.c ****     val = sinf(rad);
 282              		.loc 1 206 5 is_stmt 1 view .LVU63
 206:Core/Src/main.c ****     val = sinf(rad);
 283              		.loc 1 206 40 is_stmt 0 view .LVU64
 284 008e DFF8BCA1 		ldr	r10, .L16+60
 285 0092 DAF80000 		ldr	r0, [r10]
ARM GAS  /tmp/ccyDyxuM.s 			page 26


 286              	.LVL29:
 206:Core/Src/main.c ****     val = sinf(rad);
 287              		.loc 1 206 40 view .LVU65
 288 0096 FFF7FEFF 		bl	__aeabi_i2d
 289              	.LVL30:
 290 009a 5DA3     		adr	r3, .L16
 291 009c D3E90023 		ldrd	r2, [r3]
 292 00a0 FFF7FEFF 		bl	__aeabi_dmul
 293              	.LVL31:
 206:Core/Src/main.c ****     val = sinf(rad);
 294              		.loc 1 206 44 view .LVU66
 295 00a4 5CA3     		adr	r3, .L16+8
 296 00a6 D3E90023 		ldrd	r2, [r3]
 297 00aa FFF7FEFF 		bl	__aeabi_ddiv
 298              	.LVL32:
 206:Core/Src/main.c ****     val = sinf(rad);
 299              		.loc 1 206 9 view .LVU67
 300 00ae FFF7FEFF 		bl	__aeabi_d2f
 301              	.LVL33:
 207:Core/Src/main.c ****     
 302              		.loc 1 207 5 is_stmt 1 view .LVU68
 207:Core/Src/main.c ****     
 303              		.loc 1 207 11 is_stmt 0 view .LVU69
 304 00b2 00EE100A 		vmov	s0, r0
 305 00b6 FFF7FEFF 		bl	sinf
 306              	.LVL34:
 209:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 307              		.loc 1 209 5 is_stmt 1 view .LVU70
 209:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 308              		.loc 1 209 23 is_stmt 0 view .LVU71
 309 00ba 20EE090A 		vmul.f32	s0, s0, s18
 310              	.LVL35:
 209:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 311              		.loc 1 209 35 view .LVU72
 312 00be 30EE280A 		vadd.f32	s0, s0, s17
 209:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 313              		.loc 1 209 7 view .LVU73
 314 00c2 BDEEC00A 		vcvt.s32.f32	s0, s0
 315 00c6 10EE103A 		vmov	r3, s0	@ int
 316 00ca 1FB2     		sxth	r7, r3
 317              	.LVL36:
 210:Core/Src/main.c ****     lv_label_set_text(objects.label2, buf); 
 318              		.loc 1 210 5 is_stmt 1 view .LVU74
 319 00cc 3A46     		mov	r2, r7
 320 00ce 5946     		mov	r1, fp
 321 00d0 4846     		mov	r0, r9
 322 00d2 FFF7FEFF 		bl	sprintf
 323              	.LVL37:
 211:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart2, series2, y);  
 324              		.loc 1 211 5 view .LVU75
 325 00d6 4946     		mov	r1, r9
 326 00d8 6069     		ldr	r0, [r4, #20]
 327 00da FFF7FEFF 		bl	lv_label_set_text
 328              	.LVL38:
 212:Core/Src/main.c **** 
 329              		.loc 1 212 5 view .LVU76
 330 00de 574D     		ldr	r5, .L16+44
ARM GAS  /tmp/ccyDyxuM.s 			page 27


 331 00e0 3A46     		mov	r2, r7
 332 00e2 2968     		ldr	r1, [r5]
 333 00e4 A068     		ldr	r0, [r4, #8]
 334 00e6 FFF7FEFF 		bl	lv_chart_set_next_value
 335              	.LVL39:
 214:Core/Src/main.c ****     uint32_t s2 = lv_chart_get_x_start_point(objects.chart2, series2);
 336              		.loc 1 214 5 view .LVU77
 214:Core/Src/main.c ****     uint32_t s2 = lv_chart_get_x_start_point(objects.chart2, series2);
 337              		.loc 1 214 19 is_stmt 0 view .LVU78
 338 00ea A068     		ldr	r0, [r4, #8]
 339 00ec FFF7FEFF 		bl	lv_chart_get_point_count
 340              	.LVL40:
 341 00f0 0746     		mov	r7, r0
 342              	.LVL41:
 215:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 343              		.loc 1 215 5 is_stmt 1 view .LVU79
 215:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 344              		.loc 1 215 19 is_stmt 0 view .LVU80
 345 00f2 2968     		ldr	r1, [r5]
 346 00f4 A068     		ldr	r0, [r4, #8]
 347              	.LVL42:
 215:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 348              		.loc 1 215 19 view .LVU81
 349 00f6 FFF7FEFF 		bl	lv_chart_get_x_start_point
 350              	.LVL43:
 351 00fa 0290     		str	r0, [sp, #8]
 352              	.LVL44:
 216:Core/Src/main.c **** 
 353              		.loc 1 216 5 is_stmt 1 view .LVU82
 216:Core/Src/main.c **** 
 354              		.loc 1 216 20 is_stmt 0 view .LVU83
 355 00fc 2968     		ldr	r1, [r5]
 356 00fe A068     		ldr	r0, [r4, #8]
 357              	.LVL45:
 216:Core/Src/main.c **** 
 358              		.loc 1 216 20 view .LVU84
 359 0100 FFF7FEFF 		bl	lv_chart_get_series_y_array
 360              	.LVL46:
 361 0104 0390     		str	r0, [sp, #12]
 362              	.LVL47:
 218:Core/Src/main.c ****     val = sinf(rad);
 363              		.loc 1 218 5 is_stmt 1 view .LVU85
 218:Core/Src/main.c ****     val = sinf(rad);
 364              		.loc 1 218 41 is_stmt 0 view .LVU86
 365 0106 DAF80000 		ldr	r0, [r10]
 366              	.LVL48:
 218:Core/Src/main.c ****     val = sinf(rad);
 367              		.loc 1 218 41 view .LVU87
 368 010a FFF7FEFF 		bl	__aeabi_i2d
 369              	.LVL49:
 370 010e 44A3     		adr	r3, .L16+16
 371 0110 D3E90023 		ldrd	r2, [r3]
 372 0114 FFF7FEFF 		bl	__aeabi_dmul
 373              	.LVL50:
 218:Core/Src/main.c ****     val = sinf(rad);
 374              		.loc 1 218 45 view .LVU88
 375 0118 3FA3     		adr	r3, .L16+8
ARM GAS  /tmp/ccyDyxuM.s 			page 28


 376 011a D3E90023 		ldrd	r2, [r3]
 377 011e FFF7FEFF 		bl	__aeabi_ddiv
 378              	.LVL51:
 218:Core/Src/main.c ****     val = sinf(rad);
 379              		.loc 1 218 9 view .LVU89
 380 0122 FFF7FEFF 		bl	__aeabi_d2f
 381              	.LVL52:
 219:Core/Src/main.c ****     y = (int16_t)(val * AMPLITUDE + OFFSET);
 382              		.loc 1 219 5 is_stmt 1 view .LVU90
 219:Core/Src/main.c ****     y = (int16_t)(val * AMPLITUDE + OFFSET);
 383              		.loc 1 219 11 is_stmt 0 view .LVU91
 384 0126 00EE100A 		vmov	s0, r0
 385 012a FFF7FEFF 		bl	sinf
 386              	.LVL53:
 220:Core/Src/main.c ****     sprintf(buf, "%d", y);
 387              		.loc 1 220 5 is_stmt 1 view .LVU92
 220:Core/Src/main.c ****     sprintf(buf, "%d", y);
 388              		.loc 1 220 23 is_stmt 0 view .LVU93
 389 012e 20EE090A 		vmul.f32	s0, s0, s18
 390              	.LVL54:
 220:Core/Src/main.c ****     sprintf(buf, "%d", y);
 391              		.loc 1 220 35 view .LVU94
 392 0132 30EE280A 		vadd.f32	s0, s0, s17
 220:Core/Src/main.c ****     sprintf(buf, "%d", y);
 393              		.loc 1 220 7 view .LVU95
 394 0136 BDEEC00A 		vcvt.s32.f32	s0, s0
 395 013a 10EE103A 		vmov	r3, s0	@ int
 396 013e 1DB2     		sxth	r5, r3
 397              	.LVL55:
 221:Core/Src/main.c ****     lv_label_set_text(objects.label3, buf); 
 398              		.loc 1 221 5 is_stmt 1 view .LVU96
 399 0140 2A46     		mov	r2, r5
 400 0142 5946     		mov	r1, fp
 401 0144 4846     		mov	r0, r9
 402 0146 FFF7FEFF 		bl	sprintf
 403              	.LVL56:
 222:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart3, series3, y);  
 404              		.loc 1 222 5 view .LVU97
 405 014a 4946     		mov	r1, r9
 406 014c A069     		ldr	r0, [r4, #24]
 407 014e FFF7FEFF 		bl	lv_label_set_text
 408              	.LVL57:
 223:Core/Src/main.c **** 
 409              		.loc 1 223 5 view .LVU98
 410 0152 DFF8FC90 		ldr	r9, .L16+64
 411 0156 2A46     		mov	r2, r5
 412 0158 D9F80010 		ldr	r1, [r9]
 413 015c E068     		ldr	r0, [r4, #12]
 414 015e FFF7FEFF 		bl	lv_chart_set_next_value
 415              	.LVL58:
 225:Core/Src/main.c ****     uint32_t s3 = lv_chart_get_x_start_point(objects.chart3, series3);
 416              		.loc 1 225 5 view .LVU99
 225:Core/Src/main.c ****     uint32_t s3 = lv_chart_get_x_start_point(objects.chart3, series3);
 417              		.loc 1 225 19 is_stmt 0 view .LVU100
 418 0162 E068     		ldr	r0, [r4, #12]
 419 0164 FFF7FEFF 		bl	lv_chart_get_point_count
 420              	.LVL59:
ARM GAS  /tmp/ccyDyxuM.s 			page 29


 421 0168 8346     		mov	fp, r0
 422              	.LVL60:
 226:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 423              		.loc 1 226 5 is_stmt 1 view .LVU101
 226:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 424              		.loc 1 226 19 is_stmt 0 view .LVU102
 425 016a D9F80010 		ldr	r1, [r9]
 426 016e E068     		ldr	r0, [r4, #12]
 427              	.LVL61:
 226:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 428              		.loc 1 226 19 view .LVU103
 429 0170 FFF7FEFF 		bl	lv_chart_get_x_start_point
 430              	.LVL62:
 431 0174 0546     		mov	r5, r0
 432              	.LVL63:
 227:Core/Src/main.c ****     
 433              		.loc 1 227 5 is_stmt 1 view .LVU104
 227:Core/Src/main.c ****     
 434              		.loc 1 227 20 is_stmt 0 view .LVU105
 435 0176 D9F80010 		ldr	r1, [r9]
 436 017a E068     		ldr	r0, [r4, #12]
 437              	.LVL64:
 227:Core/Src/main.c ****     
 438              		.loc 1 227 20 view .LVU106
 439 017c FFF7FEFF 		bl	lv_chart_get_series_y_array
 440              	.LVL65:
 230:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 441              		.loc 1 230 5 is_stmt 1 view .LVU107
 230:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 442              		.loc 1 230 12 is_stmt 0 view .LVU108
 443 0180 731C     		adds	r3, r6, #1
 230:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 444              		.loc 1 230 17 view .LVU109
 445 0182 B3FBF8F2 		udiv	r2, r3, r8
 446 0186 08FB1233 		mls	r3, r8, r2, r3
 230:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 447              		.loc 1 230 23 view .LVU110
 448 018a 6FF00042 		mvn	r2, #-2147483648
 449 018e 0199     		ldr	r1, [sp, #4]
 450 0190 41F82320 		str	r2, [r1, r3, lsl #2]
 231:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 451              		.loc 1 231 5 is_stmt 1 view .LVU111
 231:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 452              		.loc 1 231 12 is_stmt 0 view .LVU112
 453 0194 0236     		adds	r6, r6, #2
 454              	.LVL66:
 231:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 455              		.loc 1 231 17 view .LVU113
 456 0196 B6FBF8F3 		udiv	r3, r6, r8
 457 019a 08FB1366 		mls	r6, r8, r3, r6
 458              	.LVL67:
 231:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 459              		.loc 1 231 23 view .LVU114
 460 019e 41F82620 		str	r2, [r1, r6, lsl #2]
 232:Core/Src/main.c **** 
 461              		.loc 1 232 5 is_stmt 1 view .LVU115
 234:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
ARM GAS  /tmp/ccyDyxuM.s 			page 30


 462              		.loc 1 234 5 view .LVU116
 234:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 463              		.loc 1 234 12 is_stmt 0 view .LVU117
 464 01a2 029C     		ldr	r4, [sp, #8]
 465 01a4 631C     		adds	r3, r4, #1
 234:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 466              		.loc 1 234 17 view .LVU118
 467 01a6 B3FBF7F1 		udiv	r1, r3, r7
 468 01aa 07FB1133 		mls	r3, r7, r1, r3
 234:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 469              		.loc 1 234 23 view .LVU119
 470 01ae 039E     		ldr	r6, [sp, #12]
 471 01b0 46F82320 		str	r2, [r6, r3, lsl #2]
 235:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 472              		.loc 1 235 5 is_stmt 1 view .LVU120
 235:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 473              		.loc 1 235 12 is_stmt 0 view .LVU121
 474 01b4 A31C     		adds	r3, r4, #2
 235:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 475              		.loc 1 235 17 view .LVU122
 476 01b6 B3FBF7F1 		udiv	r1, r3, r7
 477 01ba 07FB1133 		mls	r3, r7, r1, r3
 235:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 478              		.loc 1 235 23 view .LVU123
 479 01be 46F82320 		str	r2, [r6, r3, lsl #2]
 236:Core/Src/main.c **** 
 480              		.loc 1 236 5 is_stmt 1 view .LVU124
 238:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 481              		.loc 1 238 5 view .LVU125
 238:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 482              		.loc 1 238 12 is_stmt 0 view .LVU126
 483 01c2 6B1C     		adds	r3, r5, #1
 238:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 484              		.loc 1 238 17 view .LVU127
 485 01c4 B3FBFBF1 		udiv	r1, r3, fp
 486 01c8 0BFB1133 		mls	r3, fp, r1, r3
 238:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 487              		.loc 1 238 23 view .LVU128
 488 01cc 40F82320 		str	r2, [r0, r3, lsl #2]
 239:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 489              		.loc 1 239 5 is_stmt 1 view .LVU129
 239:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 490              		.loc 1 239 12 is_stmt 0 view .LVU130
 491 01d0 0235     		adds	r5, r5, #2
 492              	.LVL68:
 239:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 493              		.loc 1 239 17 view .LVU131
 494 01d2 B5FBFBF3 		udiv	r3, r5, fp
 495 01d6 0BFB1355 		mls	r5, fp, r3, r5
 496              	.LVL69:
 239:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 497              		.loc 1 239 23 view .LVU132
 498 01da 40F82520 		str	r2, [r0, r5, lsl #2]
 240:Core/Src/main.c **** 
 499              		.loc 1 240 5 is_stmt 1 view .LVU133
 242:Core/Src/main.c ****     if (x >= POINT_COUNT) { // Döngüyü tamamladığınızda x'i sıfırlayın
 500              		.loc 1 242 5 view .LVU134
ARM GAS  /tmp/ccyDyxuM.s 			page 31


 242:Core/Src/main.c ****     if (x >= POINT_COUNT) { // Döngüyü tamamladığınızda x'i sıfırlayın
 501              		.loc 1 242 6 is_stmt 0 view .LVU135
 502 01de DAF80030 		ldr	r3, [r10]
 503 01e2 0133     		adds	r3, r3, #1
 504 01e4 CAF80030 		str	r3, [r10]
 243:Core/Src/main.c ****       x = 0;
 505              		.loc 1 243 5 is_stmt 1 view .LVU136
 243:Core/Src/main.c ****       x = 0;
 506              		.loc 1 243 11 is_stmt 0 view .LVU137
 507 01e8 07EE903A 		vmov	s15, r3	@ int
 508 01ec F8EEE77A 		vcvt.f32.s32	s15, s15
 243:Core/Src/main.c ****       x = 0;
 509              		.loc 1 243 8 view .LVU138
 510 01f0 9FED137A 		vldr.32	s14, .L16+48
 511 01f4 F4EEC77A 		vcmpe.f32	s15, s14
 512 01f8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 513 01fc 02DB     		blt	.L11
 244:Core/Src/main.c ****   }
 514              		.loc 1 244 7 is_stmt 1 view .LVU139
 244:Core/Src/main.c ****   }
 515              		.loc 1 244 9 is_stmt 0 view .LVU140
 516 01fe 0022     		movs	r2, #0
 517 0200 CAF80020 		str	r2, [r10]
 518              	.L11:
 246:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 519              		.loc 1 246 1 view .LVU141
 520 0204 05B0     		add	sp, sp, #20
 521              	.LCFI4:
 522              		.cfi_def_cfa_offset 52
 523              		@ sp needed
 524 0206 BDEC048B 		vldm	sp!, {d8-d9}
 525              	.LCFI5:
 526              		.cfi_restore 82
 527              		.cfi_restore 83
 528              		.cfi_restore 80
 529              		.cfi_restore 81
 530              		.cfi_def_cfa_offset 36
 531 020a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 532              	.LVL70:
 533              	.L17:
 246:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 534              		.loc 1 246 1 view .LVU142
 535 020e 00BF     		.align	3
 536              	.L16:
 537 0210 A43A5529 		.word	693451428
 538 0214 7A6A4F40 		.word	1078946426
 539 0218 00000000 		.word	0
 540 021c 00C06240 		.word	1080213504
 541 0220 FBEBFF9E 		.word	-1627395077
 542 0224 DB8F5740 		.word	1079480283
 543 0228 00000000 		.word	0
 544 022c 00000000 		.word	.LC0
 545 0230 00002042 		.word	1109393408
 546 0234 00000000 		.word	objects
 547 0238 00000000 		.word	series1
 548 023c 00000000 		.word	series2
 549 0240 00001643 		.word	1125515264
ARM GAS  /tmp/ccyDyxuM.s 			page 32


 550 0244 08000000 		.word	.LC1
 551 0248 00000000 		.word	buf
 552 024c 00000000 		.word	x
 553 0250 00000000 		.word	series3
 554              		.cfi_endproc
 555              	.LFE323:
 557              		.section	.text.MX_GPIO_Init,"ax",%progbits
 558              		.align	1
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 563              	MX_GPIO_Init:
 564              	.LFB352:
1096:Core/Src/main.c **** 
1097:Core/Src/main.c **** /**
1098:Core/Src/main.c ****   * @brief SPDIFRX Initialization Function
1099:Core/Src/main.c ****   * @param None
1100:Core/Src/main.c ****   * @retval None
1101:Core/Src/main.c ****   */
1102:Core/Src/main.c **** static void MX_SPDIFRX_Init(void)
1103:Core/Src/main.c **** {
1104:Core/Src/main.c **** 
1105:Core/Src/main.c ****   /* USER CODE BEGIN SPDIFRX_Init 0 */
1106:Core/Src/main.c **** 
1107:Core/Src/main.c ****   /* USER CODE END SPDIFRX_Init 0 */
1108:Core/Src/main.c **** 
1109:Core/Src/main.c ****   /* USER CODE BEGIN SPDIFRX_Init 1 */
1110:Core/Src/main.c **** 
1111:Core/Src/main.c ****   /* USER CODE END SPDIFRX_Init 1 */
1112:Core/Src/main.c ****   hspdif.Instance = SPDIFRX;
1113:Core/Src/main.c ****   hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
1114:Core/Src/main.c ****   hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
1115:Core/Src/main.c ****   hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
1116:Core/Src/main.c ****   hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
1117:Core/Src/main.c ****   hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
1118:Core/Src/main.c ****   hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
1119:Core/Src/main.c ****   hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
1120:Core/Src/main.c ****   hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
1121:Core/Src/main.c ****   hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
1122:Core/Src/main.c ****   hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
1123:Core/Src/main.c ****   if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
1124:Core/Src/main.c ****   {
1125:Core/Src/main.c ****     Error_Handler();
1126:Core/Src/main.c ****   }
1127:Core/Src/main.c ****   /* USER CODE BEGIN SPDIFRX_Init 2 */
1128:Core/Src/main.c **** 
1129:Core/Src/main.c ****   /* USER CODE END SPDIFRX_Init 2 */
1130:Core/Src/main.c **** 
1131:Core/Src/main.c **** }
1132:Core/Src/main.c **** 
1133:Core/Src/main.c **** /**
1134:Core/Src/main.c ****   * @brief SPI2 Initialization Function
1135:Core/Src/main.c ****   * @param None
1136:Core/Src/main.c ****   * @retval None
1137:Core/Src/main.c ****   */
1138:Core/Src/main.c **** static void MX_SPI2_Init(void)
1139:Core/Src/main.c **** {
ARM GAS  /tmp/ccyDyxuM.s 			page 33


1140:Core/Src/main.c **** 
1141:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
1142:Core/Src/main.c **** 
1143:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
1144:Core/Src/main.c **** 
1145:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
1146:Core/Src/main.c **** 
1147:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
1148:Core/Src/main.c ****   /* SPI2 parameter configuration*/
1149:Core/Src/main.c ****   hspi2.Instance = SPI2;
1150:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
1151:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
1152:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
1153:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
1154:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
1155:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
1156:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
1157:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
1158:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
1159:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
1160:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
1161:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
1162:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
1163:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
1164:Core/Src/main.c ****   {
1165:Core/Src/main.c ****     Error_Handler();
1166:Core/Src/main.c ****   }
1167:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
1168:Core/Src/main.c **** 
1169:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
1170:Core/Src/main.c **** 
1171:Core/Src/main.c **** }
1172:Core/Src/main.c **** 
1173:Core/Src/main.c **** /**
1174:Core/Src/main.c ****   * @brief TIM1 Initialization Function
1175:Core/Src/main.c ****   * @param None
1176:Core/Src/main.c ****   * @retval None
1177:Core/Src/main.c ****   */
1178:Core/Src/main.c **** static void MX_TIM1_Init(void)
1179:Core/Src/main.c **** {
1180:Core/Src/main.c **** 
1181:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
1182:Core/Src/main.c **** 
1183:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
1184:Core/Src/main.c **** 
1185:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1186:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1187:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1188:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
1189:Core/Src/main.c **** 
1190:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
1191:Core/Src/main.c **** 
1192:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
1193:Core/Src/main.c ****   htim1.Instance = TIM1;
1194:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
1195:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
1196:Core/Src/main.c ****   htim1.Init.Period = 65535;
ARM GAS  /tmp/ccyDyxuM.s 			page 34


1197:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1198:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
1199:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1200:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
1201:Core/Src/main.c ****   {
1202:Core/Src/main.c ****     Error_Handler();
1203:Core/Src/main.c ****   }
1204:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1205:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
1206:Core/Src/main.c ****   {
1207:Core/Src/main.c ****     Error_Handler();
1208:Core/Src/main.c ****   }
1209:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
1210:Core/Src/main.c ****   {
1211:Core/Src/main.c ****     Error_Handler();
1212:Core/Src/main.c ****   }
1213:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1214:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
1215:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1216:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
1217:Core/Src/main.c ****   {
1218:Core/Src/main.c ****     Error_Handler();
1219:Core/Src/main.c ****   }
1220:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1221:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1222:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1223:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
1224:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1225:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
1226:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
1227:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1228:Core/Src/main.c ****   {
1229:Core/Src/main.c ****     Error_Handler();
1230:Core/Src/main.c ****   }
1231:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
1232:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
1233:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
1234:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
1235:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
1236:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
1237:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
1238:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
1239:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
1240:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
1241:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
1242:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
1243:Core/Src/main.c ****   {
1244:Core/Src/main.c ****     Error_Handler();
1245:Core/Src/main.c ****   }
1246:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
1247:Core/Src/main.c **** 
1248:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
1249:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
1250:Core/Src/main.c **** 
1251:Core/Src/main.c **** }
1252:Core/Src/main.c **** 
1253:Core/Src/main.c **** /**
ARM GAS  /tmp/ccyDyxuM.s 			page 35


1254:Core/Src/main.c ****   * @brief TIM2 Initialization Function
1255:Core/Src/main.c ****   * @param None
1256:Core/Src/main.c ****   * @retval None
1257:Core/Src/main.c ****   */
1258:Core/Src/main.c **** static void MX_TIM2_Init(void)
1259:Core/Src/main.c **** {
1260:Core/Src/main.c **** 
1261:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
1262:Core/Src/main.c **** 
1263:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
1264:Core/Src/main.c **** 
1265:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1266:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1267:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1268:Core/Src/main.c **** 
1269:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
1270:Core/Src/main.c **** 
1271:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
1272:Core/Src/main.c ****   htim2.Instance = TIM2;
1273:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
1274:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
1275:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
1276:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1277:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1278:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
1279:Core/Src/main.c ****   {
1280:Core/Src/main.c ****     Error_Handler();
1281:Core/Src/main.c ****   }
1282:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1283:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
1284:Core/Src/main.c ****   {
1285:Core/Src/main.c ****     Error_Handler();
1286:Core/Src/main.c ****   }
1287:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
1288:Core/Src/main.c ****   {
1289:Core/Src/main.c ****     Error_Handler();
1290:Core/Src/main.c ****   }
1291:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1292:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1293:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
1294:Core/Src/main.c ****   {
1295:Core/Src/main.c ****     Error_Handler();
1296:Core/Src/main.c ****   }
1297:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1298:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1299:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1300:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1301:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1302:Core/Src/main.c ****   {
1303:Core/Src/main.c ****     Error_Handler();
1304:Core/Src/main.c ****   }
1305:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
1306:Core/Src/main.c **** 
1307:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
1308:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
1309:Core/Src/main.c **** 
1310:Core/Src/main.c **** }
ARM GAS  /tmp/ccyDyxuM.s 			page 36


1311:Core/Src/main.c **** 
1312:Core/Src/main.c **** /**
1313:Core/Src/main.c ****   * @brief TIM3 Initialization Function
1314:Core/Src/main.c ****   * @param None
1315:Core/Src/main.c ****   * @retval None
1316:Core/Src/main.c ****   */
1317:Core/Src/main.c **** static void MX_TIM3_Init(void)
1318:Core/Src/main.c **** {
1319:Core/Src/main.c **** 
1320:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
1321:Core/Src/main.c **** 
1322:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
1323:Core/Src/main.c **** 
1324:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1325:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1326:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1327:Core/Src/main.c **** 
1328:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
1329:Core/Src/main.c **** 
1330:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
1331:Core/Src/main.c ****   htim3.Instance = TIM3;
1332:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
1333:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
1334:Core/Src/main.c ****   htim3.Init.Period = 65535;
1335:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1336:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1337:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
1338:Core/Src/main.c ****   {
1339:Core/Src/main.c ****     Error_Handler();
1340:Core/Src/main.c ****   }
1341:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1342:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
1343:Core/Src/main.c ****   {
1344:Core/Src/main.c ****     Error_Handler();
1345:Core/Src/main.c ****   }
1346:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
1347:Core/Src/main.c ****   {
1348:Core/Src/main.c ****     Error_Handler();
1349:Core/Src/main.c ****   }
1350:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1351:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1352:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
1353:Core/Src/main.c ****   {
1354:Core/Src/main.c ****     Error_Handler();
1355:Core/Src/main.c ****   }
1356:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1357:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1358:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1359:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1360:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1361:Core/Src/main.c ****   {
1362:Core/Src/main.c ****     Error_Handler();
1363:Core/Src/main.c ****   }
1364:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
1365:Core/Src/main.c **** 
1366:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
1367:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
ARM GAS  /tmp/ccyDyxuM.s 			page 37


1368:Core/Src/main.c **** 
1369:Core/Src/main.c **** }
1370:Core/Src/main.c **** 
1371:Core/Src/main.c **** /**
1372:Core/Src/main.c ****   * @brief TIM5 Initialization Function
1373:Core/Src/main.c ****   * @param None
1374:Core/Src/main.c ****   * @retval None
1375:Core/Src/main.c ****   */
1376:Core/Src/main.c **** static void MX_TIM5_Init(void)
1377:Core/Src/main.c **** {
1378:Core/Src/main.c **** 
1379:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
1380:Core/Src/main.c **** 
1381:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
1382:Core/Src/main.c **** 
1383:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1384:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1385:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1386:Core/Src/main.c **** 
1387:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
1388:Core/Src/main.c **** 
1389:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
1390:Core/Src/main.c ****   htim5.Instance = TIM5;
1391:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
1392:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
1393:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
1394:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1395:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1396:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
1397:Core/Src/main.c ****   {
1398:Core/Src/main.c ****     Error_Handler();
1399:Core/Src/main.c ****   }
1400:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1401:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
1402:Core/Src/main.c ****   {
1403:Core/Src/main.c ****     Error_Handler();
1404:Core/Src/main.c ****   }
1405:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
1406:Core/Src/main.c ****   {
1407:Core/Src/main.c ****     Error_Handler();
1408:Core/Src/main.c ****   }
1409:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1410:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1411:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
1412:Core/Src/main.c ****   {
1413:Core/Src/main.c ****     Error_Handler();
1414:Core/Src/main.c ****   }
1415:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1416:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1417:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1418:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1419:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
1420:Core/Src/main.c ****   {
1421:Core/Src/main.c ****     Error_Handler();
1422:Core/Src/main.c ****   }
1423:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
1424:Core/Src/main.c **** 
ARM GAS  /tmp/ccyDyxuM.s 			page 38


1425:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
1426:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
1427:Core/Src/main.c **** 
1428:Core/Src/main.c **** }
1429:Core/Src/main.c **** 
1430:Core/Src/main.c **** /**
1431:Core/Src/main.c ****   * @brief TIM8 Initialization Function
1432:Core/Src/main.c ****   * @param None
1433:Core/Src/main.c ****   * @retval None
1434:Core/Src/main.c ****   */
1435:Core/Src/main.c **** static void MX_TIM8_Init(void)
1436:Core/Src/main.c **** {
1437:Core/Src/main.c **** 
1438:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
1439:Core/Src/main.c **** 
1440:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
1441:Core/Src/main.c **** 
1442:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1443:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1444:Core/Src/main.c **** 
1445:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
1446:Core/Src/main.c **** 
1447:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
1448:Core/Src/main.c ****   htim8.Instance = TIM8;
1449:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
1450:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
1451:Core/Src/main.c ****   htim8.Init.Period = 65535;
1452:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1453:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
1454:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1455:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
1456:Core/Src/main.c ****   {
1457:Core/Src/main.c ****     Error_Handler();
1458:Core/Src/main.c ****   }
1459:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1460:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
1461:Core/Src/main.c ****   {
1462:Core/Src/main.c ****     Error_Handler();
1463:Core/Src/main.c ****   }
1464:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1465:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
1466:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1467:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
1468:Core/Src/main.c ****   {
1469:Core/Src/main.c ****     Error_Handler();
1470:Core/Src/main.c ****   }
1471:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
1472:Core/Src/main.c **** 
1473:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
1474:Core/Src/main.c **** 
1475:Core/Src/main.c **** }
1476:Core/Src/main.c **** 
1477:Core/Src/main.c **** /**
1478:Core/Src/main.c ****   * @brief TIM12 Initialization Function
1479:Core/Src/main.c ****   * @param None
1480:Core/Src/main.c ****   * @retval None
1481:Core/Src/main.c ****   */
ARM GAS  /tmp/ccyDyxuM.s 			page 39


1482:Core/Src/main.c **** static void MX_TIM12_Init(void)
1483:Core/Src/main.c **** {
1484:Core/Src/main.c **** 
1485:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 0 */
1486:Core/Src/main.c **** 
1487:Core/Src/main.c ****   /* USER CODE END TIM12_Init 0 */
1488:Core/Src/main.c **** 
1489:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1490:Core/Src/main.c **** 
1491:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 1 */
1492:Core/Src/main.c **** 
1493:Core/Src/main.c ****   /* USER CODE END TIM12_Init 1 */
1494:Core/Src/main.c ****   htim12.Instance = TIM12;
1495:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
1496:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
1497:Core/Src/main.c ****   htim12.Init.Period = 65535;
1498:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1499:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1500:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
1501:Core/Src/main.c ****   {
1502:Core/Src/main.c ****     Error_Handler();
1503:Core/Src/main.c ****   }
1504:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1505:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1506:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1507:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1508:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1509:Core/Src/main.c ****   {
1510:Core/Src/main.c ****     Error_Handler();
1511:Core/Src/main.c ****   }
1512:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 2 */
1513:Core/Src/main.c **** 
1514:Core/Src/main.c ****   /* USER CODE END TIM12_Init 2 */
1515:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim12);
1516:Core/Src/main.c **** 
1517:Core/Src/main.c **** }
1518:Core/Src/main.c **** 
1519:Core/Src/main.c **** /**
1520:Core/Src/main.c ****   * @brief USART1 Initialization Function
1521:Core/Src/main.c ****   * @param None
1522:Core/Src/main.c ****   * @retval None
1523:Core/Src/main.c ****   */
1524:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
1525:Core/Src/main.c **** {
1526:Core/Src/main.c **** 
1527:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
1528:Core/Src/main.c **** 
1529:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
1530:Core/Src/main.c **** 
1531:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
1532:Core/Src/main.c **** 
1533:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
1534:Core/Src/main.c ****   huart1.Instance = USART1;
1535:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
1536:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
1537:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
1538:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
ARM GAS  /tmp/ccyDyxuM.s 			page 40


1539:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
1540:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1541:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
1542:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1543:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1544:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
1545:Core/Src/main.c ****   {
1546:Core/Src/main.c ****     Error_Handler();
1547:Core/Src/main.c ****   }
1548:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
1549:Core/Src/main.c **** 
1550:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
1551:Core/Src/main.c **** 
1552:Core/Src/main.c **** }
1553:Core/Src/main.c **** 
1554:Core/Src/main.c **** /**
1555:Core/Src/main.c ****   * @brief USART6 Initialization Function
1556:Core/Src/main.c ****   * @param None
1557:Core/Src/main.c ****   * @retval None
1558:Core/Src/main.c ****   */
1559:Core/Src/main.c **** static void MX_USART6_UART_Init(void)
1560:Core/Src/main.c **** {
1561:Core/Src/main.c **** 
1562:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 0 */
1563:Core/Src/main.c **** 
1564:Core/Src/main.c ****   /* USER CODE END USART6_Init 0 */
1565:Core/Src/main.c **** 
1566:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 1 */
1567:Core/Src/main.c **** 
1568:Core/Src/main.c ****   /* USER CODE END USART6_Init 1 */
1569:Core/Src/main.c ****   huart6.Instance = USART6;
1570:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
1571:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
1572:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
1573:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
1574:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
1575:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1576:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
1577:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1578:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1579:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
1580:Core/Src/main.c ****   {
1581:Core/Src/main.c ****     Error_Handler();
1582:Core/Src/main.c ****   }
1583:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 2 */
1584:Core/Src/main.c **** 
1585:Core/Src/main.c ****   /* USER CODE END USART6_Init 2 */
1586:Core/Src/main.c **** 
1587:Core/Src/main.c **** }
1588:Core/Src/main.c **** 
1589:Core/Src/main.c **** /* FMC initialization function */
1590:Core/Src/main.c **** static void MX_FMC_Init(void)
1591:Core/Src/main.c **** {
1592:Core/Src/main.c **** 
1593:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
1594:Core/Src/main.c **** 
1595:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
ARM GAS  /tmp/ccyDyxuM.s 			page 41


1596:Core/Src/main.c **** 
1597:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
1598:Core/Src/main.c **** 
1599:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
1600:Core/Src/main.c **** 
1601:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
1602:Core/Src/main.c **** 
1603:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
1604:Core/Src/main.c ****   */
1605:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
1606:Core/Src/main.c ****   /* hsdram1.Init */
1607:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
1608:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
1609:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
1610:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
1611:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
1612:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
1613:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
1614:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
1615:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
1616:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
1617:Core/Src/main.c ****   /* SdramTiming */
1618:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 2;
1619:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
1620:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
1621:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
1622:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
1623:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
1624:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
1625:Core/Src/main.c **** 
1626:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
1627:Core/Src/main.c ****   {
1628:Core/Src/main.c ****     Error_Handler( );
1629:Core/Src/main.c ****   }
1630:Core/Src/main.c **** 
1631:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
1632:Core/Src/main.c **** 
1633:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
1634:Core/Src/main.c **** }
1635:Core/Src/main.c **** 
1636:Core/Src/main.c **** /**
1637:Core/Src/main.c ****   * @brief GPIO Initialization Function
1638:Core/Src/main.c ****   * @param None
1639:Core/Src/main.c ****   * @retval None
1640:Core/Src/main.c ****   */
1641:Core/Src/main.c **** static void MX_GPIO_Init(void)
1642:Core/Src/main.c **** {
 565              		.loc 1 1642 1 is_stmt 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 64
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 569 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 570              	.LCFI6:
 571              		.cfi_def_cfa_offset 36
 572              		.cfi_offset 4, -36
 573              		.cfi_offset 5, -32
 574              		.cfi_offset 6, -28
ARM GAS  /tmp/ccyDyxuM.s 			page 42


 575              		.cfi_offset 7, -24
 576              		.cfi_offset 8, -20
 577              		.cfi_offset 9, -16
 578              		.cfi_offset 10, -12
 579              		.cfi_offset 11, -8
 580              		.cfi_offset 14, -4
 581 0004 91B0     		sub	sp, sp, #68
 582              	.LCFI7:
 583              		.cfi_def_cfa_offset 104
1643:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 584              		.loc 1 1643 3 view .LVU144
 585              		.loc 1 1643 20 is_stmt 0 view .LVU145
 586 0006 0BAD     		add	r5, sp, #44
 587 0008 0024     		movs	r4, #0
 588 000a 0B94     		str	r4, [sp, #44]
 589 000c 6C60     		str	r4, [r5, #4]
 590 000e AC60     		str	r4, [r5, #8]
 591 0010 EC60     		str	r4, [r5, #12]
 592 0012 2C61     		str	r4, [r5, #16]
1644:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
1645:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
1646:Core/Src/main.c **** 
1647:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
1648:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 593              		.loc 1 1648 3 is_stmt 1 view .LVU146
 594              	.LBB4:
 595              		.loc 1 1648 3 view .LVU147
 596              		.loc 1 1648 3 view .LVU148
 597 0014 9D4B     		ldr	r3, .L20
 598 0016 1A6B     		ldr	r2, [r3, #48]
 599 0018 42F01002 		orr	r2, r2, #16
 600 001c 1A63     		str	r2, [r3, #48]
 601              		.loc 1 1648 3 view .LVU149
 602 001e 1A6B     		ldr	r2, [r3, #48]
 603 0020 02F01002 		and	r2, r2, #16
 604 0024 0092     		str	r2, [sp]
 605              		.loc 1 1648 3 view .LVU150
 606 0026 009A     		ldr	r2, [sp]
 607              	.LBE4:
 608              		.loc 1 1648 3 view .LVU151
1649:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 609              		.loc 1 1649 3 view .LVU152
 610              	.LBB5:
 611              		.loc 1 1649 3 view .LVU153
 612              		.loc 1 1649 3 view .LVU154
 613 0028 1A6B     		ldr	r2, [r3, #48]
 614 002a 42F04002 		orr	r2, r2, #64
 615 002e 1A63     		str	r2, [r3, #48]
 616              		.loc 1 1649 3 view .LVU155
 617 0030 1A6B     		ldr	r2, [r3, #48]
 618 0032 02F04002 		and	r2, r2, #64
 619 0036 0192     		str	r2, [sp, #4]
 620              		.loc 1 1649 3 view .LVU156
 621 0038 019A     		ldr	r2, [sp, #4]
 622              	.LBE5:
 623              		.loc 1 1649 3 view .LVU157
1650:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/ccyDyxuM.s 			page 43


 624              		.loc 1 1650 3 view .LVU158
 625              	.LBB6:
 626              		.loc 1 1650 3 view .LVU159
 627              		.loc 1 1650 3 view .LVU160
 628 003a 1A6B     		ldr	r2, [r3, #48]
 629 003c 42F00202 		orr	r2, r2, #2
 630 0040 1A63     		str	r2, [r3, #48]
 631              		.loc 1 1650 3 view .LVU161
 632 0042 1A6B     		ldr	r2, [r3, #48]
 633 0044 02F00202 		and	r2, r2, #2
 634 0048 0292     		str	r2, [sp, #8]
 635              		.loc 1 1650 3 view .LVU162
 636 004a 029A     		ldr	r2, [sp, #8]
 637              	.LBE6:
 638              		.loc 1 1650 3 view .LVU163
1651:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 639              		.loc 1 1651 3 view .LVU164
 640              	.LBB7:
 641              		.loc 1 1651 3 view .LVU165
 642              		.loc 1 1651 3 view .LVU166
 643 004c 1A6B     		ldr	r2, [r3, #48]
 644 004e 42F00802 		orr	r2, r2, #8
 645 0052 1A63     		str	r2, [r3, #48]
 646              		.loc 1 1651 3 view .LVU167
 647 0054 1A6B     		ldr	r2, [r3, #48]
 648 0056 02F00802 		and	r2, r2, #8
 649 005a 0392     		str	r2, [sp, #12]
 650              		.loc 1 1651 3 view .LVU168
 651 005c 039A     		ldr	r2, [sp, #12]
 652              	.LBE7:
 653              		.loc 1 1651 3 view .LVU169
1652:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 654              		.loc 1 1652 3 view .LVU170
 655              	.LBB8:
 656              		.loc 1 1652 3 view .LVU171
 657              		.loc 1 1652 3 view .LVU172
 658 005e 1A6B     		ldr	r2, [r3, #48]
 659 0060 42F00402 		orr	r2, r2, #4
 660 0064 1A63     		str	r2, [r3, #48]
 661              		.loc 1 1652 3 view .LVU173
 662 0066 1A6B     		ldr	r2, [r3, #48]
 663 0068 02F00402 		and	r2, r2, #4
 664 006c 0492     		str	r2, [sp, #16]
 665              		.loc 1 1652 3 view .LVU174
 666 006e 049A     		ldr	r2, [sp, #16]
 667              	.LBE8:
 668              		.loc 1 1652 3 view .LVU175
1653:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 669              		.loc 1 1653 3 view .LVU176
 670              	.LBB9:
 671              		.loc 1 1653 3 view .LVU177
 672              		.loc 1 1653 3 view .LVU178
 673 0070 1A6B     		ldr	r2, [r3, #48]
 674 0072 42F00102 		orr	r2, r2, #1
 675 0076 1A63     		str	r2, [r3, #48]
 676              		.loc 1 1653 3 view .LVU179
 677 0078 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccyDyxuM.s 			page 44


 678 007a 02F00102 		and	r2, r2, #1
 679 007e 0592     		str	r2, [sp, #20]
 680              		.loc 1 1653 3 view .LVU180
 681 0080 059A     		ldr	r2, [sp, #20]
 682              	.LBE9:
 683              		.loc 1 1653 3 view .LVU181
1654:Core/Src/main.c ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 684              		.loc 1 1654 3 view .LVU182
 685              	.LBB10:
 686              		.loc 1 1654 3 view .LVU183
 687              		.loc 1 1654 3 view .LVU184
 688 0082 1A6B     		ldr	r2, [r3, #48]
 689 0084 42F40072 		orr	r2, r2, #512
 690 0088 1A63     		str	r2, [r3, #48]
 691              		.loc 1 1654 3 view .LVU185
 692 008a 1A6B     		ldr	r2, [r3, #48]
 693 008c 02F40072 		and	r2, r2, #512
 694 0090 0692     		str	r2, [sp, #24]
 695              		.loc 1 1654 3 view .LVU186
 696 0092 069A     		ldr	r2, [sp, #24]
 697              	.LBE10:
 698              		.loc 1 1654 3 view .LVU187
1655:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 699              		.loc 1 1655 3 view .LVU188
 700              	.LBB11:
 701              		.loc 1 1655 3 view .LVU189
 702              		.loc 1 1655 3 view .LVU190
 703 0094 1A6B     		ldr	r2, [r3, #48]
 704 0096 42F48072 		orr	r2, r2, #256
 705 009a 1A63     		str	r2, [r3, #48]
 706              		.loc 1 1655 3 view .LVU191
 707 009c 1A6B     		ldr	r2, [r3, #48]
 708 009e 02F48072 		and	r2, r2, #256
 709 00a2 0792     		str	r2, [sp, #28]
 710              		.loc 1 1655 3 view .LVU192
 711 00a4 079A     		ldr	r2, [sp, #28]
 712              	.LBE11:
 713              		.loc 1 1655 3 view .LVU193
1656:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
 714              		.loc 1 1656 3 view .LVU194
 715              	.LBB12:
 716              		.loc 1 1656 3 view .LVU195
 717              		.loc 1 1656 3 view .LVU196
 718 00a6 1A6B     		ldr	r2, [r3, #48]
 719 00a8 42F48062 		orr	r2, r2, #1024
 720 00ac 1A63     		str	r2, [r3, #48]
 721              		.loc 1 1656 3 view .LVU197
 722 00ae 1A6B     		ldr	r2, [r3, #48]
 723 00b0 02F48062 		and	r2, r2, #1024
 724 00b4 0892     		str	r2, [sp, #32]
 725              		.loc 1 1656 3 view .LVU198
 726 00b6 089A     		ldr	r2, [sp, #32]
 727              	.LBE12:
 728              		.loc 1 1656 3 view .LVU199
1657:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 729              		.loc 1 1657 3 view .LVU200
 730              	.LBB13:
ARM GAS  /tmp/ccyDyxuM.s 			page 45


 731              		.loc 1 1657 3 view .LVU201
 732              		.loc 1 1657 3 view .LVU202
 733 00b8 1A6B     		ldr	r2, [r3, #48]
 734 00ba 42F02002 		orr	r2, r2, #32
 735 00be 1A63     		str	r2, [r3, #48]
 736              		.loc 1 1657 3 view .LVU203
 737 00c0 1A6B     		ldr	r2, [r3, #48]
 738 00c2 02F02002 		and	r2, r2, #32
 739 00c6 0992     		str	r2, [sp, #36]
 740              		.loc 1 1657 3 view .LVU204
 741 00c8 099A     		ldr	r2, [sp, #36]
 742              	.LBE13:
 743              		.loc 1 1657 3 view .LVU205
1658:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 744              		.loc 1 1658 3 view .LVU206
 745              	.LBB14:
 746              		.loc 1 1658 3 view .LVU207
 747              		.loc 1 1658 3 view .LVU208
 748 00ca 1A6B     		ldr	r2, [r3, #48]
 749 00cc 42F08002 		orr	r2, r2, #128
 750 00d0 1A63     		str	r2, [r3, #48]
 751              		.loc 1 1658 3 view .LVU209
 752 00d2 1B6B     		ldr	r3, [r3, #48]
 753 00d4 03F08003 		and	r3, r3, #128
 754 00d8 0A93     		str	r3, [sp, #40]
 755              		.loc 1 1658 3 view .LVU210
 756 00da 0A9B     		ldr	r3, [sp, #40]
 757              	.LBE14:
 758              		.loc 1 1658 3 view .LVU211
1659:Core/Src/main.c **** 
1660:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1661:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 759              		.loc 1 1661 3 view .LVU212
 760 00dc DFF8D491 		ldr	r9, .L20+40
 761 00e0 0122     		movs	r2, #1
 762 00e2 2021     		movs	r1, #32
 763 00e4 4846     		mov	r0, r9
 764 00e6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 765              	.LVL71:
1662:Core/Src/main.c **** 
1663:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1664:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 766              		.loc 1 1664 3 view .LVU213
 767 00ea 2246     		mov	r2, r4
 768 00ec 0C21     		movs	r1, #12
 769 00ee 6848     		ldr	r0, .L20+4
 770 00f0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 771              	.LVL72:
1665:Core/Src/main.c **** 
1666:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1667:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 772              		.loc 1 1667 3 view .LVU214
 773 00f4 0122     		movs	r2, #1
 774 00f6 0821     		movs	r1, #8
 775 00f8 6648     		ldr	r0, .L20+8
 776 00fa FFF7FEFF 		bl	HAL_GPIO_WritePin
 777              	.LVL73:
ARM GAS  /tmp/ccyDyxuM.s 			page 46


1668:Core/Src/main.c **** 
1669:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1670:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 778              		.loc 1 1670 3 view .LVU215
 779 00fe 0122     		movs	r2, #1
 780 0100 4FF48051 		mov	r1, #4096
 781 0104 6248     		ldr	r0, .L20+4
 782 0106 FFF7FEFF 		bl	HAL_GPIO_WritePin
 783              	.LVL74:
1671:Core/Src/main.c **** 
1672:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1673:Core/Src/main.c ****   HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 784              		.loc 1 1673 3 view .LVU216
 785 010a 2246     		mov	r2, r4
 786 010c 4FF40051 		mov	r1, #8192
 787 0110 6148     		ldr	r0, .L20+12
 788 0112 FFF7FEFF 		bl	HAL_GPIO_WritePin
 789              	.LVL75:
1674:Core/Src/main.c **** 
1675:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1676:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 790              		.loc 1 1676 3 view .LVU217
 791 0116 2246     		mov	r2, r4
 792 0118 C821     		movs	r1, #200
 793 011a 6048     		ldr	r0, .L20+16
 794 011c FFF7FEFF 		bl	HAL_GPIO_WritePin
 795              	.LVL76:
1677:Core/Src/main.c **** 
1678:Core/Src/main.c ****   /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
1679:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 796              		.loc 1 1679 3 view .LVU218
 797              		.loc 1 1679 23 is_stmt 0 view .LVU219
 798 0120 4FF0080B 		mov	fp, #8
 799 0124 CDF82CB0 		str	fp, [sp, #44]
1680:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800              		.loc 1 1680 3 is_stmt 1 view .LVU220
 801              		.loc 1 1680 24 is_stmt 0 view .LVU221
 802 0128 0C94     		str	r4, [sp, #48]
1681:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 803              		.loc 1 1681 3 is_stmt 1 view .LVU222
 804              		.loc 1 1681 24 is_stmt 0 view .LVU223
 805 012a 0D94     		str	r4, [sp, #52]
1682:Core/Src/main.c ****   HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 806              		.loc 1 1682 3 is_stmt 1 view .LVU224
 807 012c 2946     		mov	r1, r5
 808 012e 5C48     		ldr	r0, .L20+20
 809 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 810              	.LVL77:
1683:Core/Src/main.c **** 
1684:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
1685:Core/Src/main.c ****                            ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
1686:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 811              		.loc 1 1686 3 view .LVU225
 812              		.loc 1 1686 23 is_stmt 0 view .LVU226
 813 0134 43F62343 		movw	r3, #15395
 814 0138 0B93     		str	r3, [sp, #44]
1687:Core/Src/main.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
ARM GAS  /tmp/ccyDyxuM.s 			page 47


1688:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 815              		.loc 1 1688 3 is_stmt 1 view .LVU227
 816              		.loc 1 1688 24 is_stmt 0 view .LVU228
 817 013a 4FF00208 		mov	r8, #2
 818 013e CDF83080 		str	r8, [sp, #48]
1689:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 819              		.loc 1 1689 3 is_stmt 1 view .LVU229
 820              		.loc 1 1689 24 is_stmt 0 view .LVU230
 821 0142 0D94     		str	r4, [sp, #52]
1690:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 822              		.loc 1 1690 3 is_stmt 1 view .LVU231
 823              		.loc 1 1690 25 is_stmt 0 view .LVU232
 824 0144 4FF0030A 		mov	r10, #3
 825 0148 CDF838A0 		str	r10, [sp, #56]
1691:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 826              		.loc 1 1691 3 is_stmt 1 view .LVU233
 827              		.loc 1 1691 29 is_stmt 0 view .LVU234
 828 014c 0A27     		movs	r7, #10
 829 014e 0F97     		str	r7, [sp, #60]
1692:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 830              		.loc 1 1692 3 is_stmt 1 view .LVU235
 831 0150 2946     		mov	r1, r5
 832 0152 5448     		ldr	r0, .L20+24
 833 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 834              	.LVL78:
1693:Core/Src/main.c **** 
1694:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
1695:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 835              		.loc 1 1695 3 view .LVU236
 836              		.loc 1 1695 23 is_stmt 0 view .LVU237
 837 0158 4FF48053 		mov	r3, #4096
 838 015c 0B93     		str	r3, [sp, #44]
1696:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 839              		.loc 1 1696 3 is_stmt 1 view .LVU238
 840              		.loc 1 1696 24 is_stmt 0 view .LVU239
 841 015e 0C94     		str	r4, [sp, #48]
1697:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 842              		.loc 1 1697 3 is_stmt 1 view .LVU240
 843              		.loc 1 1697 24 is_stmt 0 view .LVU241
 844 0160 0D94     		str	r4, [sp, #52]
1698:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 845              		.loc 1 1698 3 is_stmt 1 view .LVU242
 846 0162 2946     		mov	r1, r5
 847 0164 5048     		ldr	r0, .L20+28
 848 0166 FFF7FEFF 		bl	HAL_GPIO_Init
 849              	.LVL79:
1699:Core/Src/main.c **** 
1700:Core/Src/main.c ****   /*Configure GPIO pin : Audio_INT_Pin */
1701:Core/Src/main.c ****   GPIO_InitStruct.Pin = Audio_INT_Pin;
 850              		.loc 1 1701 3 view .LVU243
 851              		.loc 1 1701 23 is_stmt 0 view .LVU244
 852 016a 4023     		movs	r3, #64
 853 016c 0B93     		str	r3, [sp, #44]
1702:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 854              		.loc 1 1702 3 is_stmt 1 view .LVU245
 855              		.loc 1 1702 24 is_stmt 0 view .LVU246
 856 016e 4FF49013 		mov	r3, #1179648
ARM GAS  /tmp/ccyDyxuM.s 			page 48


 857 0172 0C93     		str	r3, [sp, #48]
1703:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 858              		.loc 1 1703 3 is_stmt 1 view .LVU247
 859              		.loc 1 1703 24 is_stmt 0 view .LVU248
 860 0174 0D94     		str	r4, [sp, #52]
1704:Core/Src/main.c ****   HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 861              		.loc 1 1704 3 is_stmt 1 view .LVU249
 862 0176 2946     		mov	r1, r5
 863 0178 4846     		mov	r0, r9
 864 017a FFF7FEFF 		bl	HAL_GPIO_Init
 865              	.LVL80:
1705:Core/Src/main.c **** 
1706:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
1707:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 866              		.loc 1 1707 3 view .LVU250
 867              		.loc 1 1707 23 is_stmt 0 view .LVU251
 868 017e 2023     		movs	r3, #32
 869 0180 0B93     		str	r3, [sp, #44]
1708:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 870              		.loc 1 1708 3 is_stmt 1 view .LVU252
 871              		.loc 1 1708 24 is_stmt 0 view .LVU253
 872 0182 0126     		movs	r6, #1
 873 0184 0C96     		str	r6, [sp, #48]
1709:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 874              		.loc 1 1709 3 is_stmt 1 view .LVU254
 875              		.loc 1 1709 24 is_stmt 0 view .LVU255
 876 0186 0D94     		str	r4, [sp, #52]
1710:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 877              		.loc 1 1710 3 is_stmt 1 view .LVU256
 878              		.loc 1 1710 25 is_stmt 0 view .LVU257
 879 0188 0E94     		str	r4, [sp, #56]
1711:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 880              		.loc 1 1711 3 is_stmt 1 view .LVU258
 881 018a 2946     		mov	r1, r5
 882 018c 4846     		mov	r0, r9
 883 018e FFF7FEFF 		bl	HAL_GPIO_Init
 884              	.LVL81:
1712:Core/Src/main.c **** 
1713:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
1714:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 885              		.loc 1 1714 3 view .LVU259
 886              		.loc 1 1714 23 is_stmt 0 view .LVU260
 887 0192 41F20C03 		movw	r3, #4108
 888 0196 0B93     		str	r3, [sp, #44]
1715:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 889              		.loc 1 1715 3 is_stmt 1 view .LVU261
 890              		.loc 1 1715 24 is_stmt 0 view .LVU262
 891 0198 0C96     		str	r6, [sp, #48]
1716:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 892              		.loc 1 1716 3 is_stmt 1 view .LVU263
 893              		.loc 1 1716 24 is_stmt 0 view .LVU264
 894 019a 0D94     		str	r4, [sp, #52]
1717:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 895              		.loc 1 1717 3 is_stmt 1 view .LVU265
 896              		.loc 1 1717 25 is_stmt 0 view .LVU266
 897 019c 0E94     		str	r4, [sp, #56]
1718:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
ARM GAS  /tmp/ccyDyxuM.s 			page 49


 898              		.loc 1 1718 3 is_stmt 1 view .LVU267
 899 019e 2946     		mov	r1, r5
 900 01a0 3B48     		ldr	r0, .L20+4
 901 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 902              	.LVL82:
1719:Core/Src/main.c **** 
1720:Core/Src/main.c ****   /*Configure GPIO pin : uSD_Detect_Pin */
1721:Core/Src/main.c ****   GPIO_InitStruct.Pin = uSD_Detect_Pin;
 903              		.loc 1 1721 3 view .LVU268
 904              		.loc 1 1721 23 is_stmt 0 view .LVU269
 905 01a6 4FF40053 		mov	r3, #8192
 906 01aa 0B93     		str	r3, [sp, #44]
1722:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 907              		.loc 1 1722 3 is_stmt 1 view .LVU270
 908              		.loc 1 1722 24 is_stmt 0 view .LVU271
 909 01ac 0C94     		str	r4, [sp, #48]
1723:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 910              		.loc 1 1723 3 is_stmt 1 view .LVU272
 911              		.loc 1 1723 24 is_stmt 0 view .LVU273
 912 01ae 0D94     		str	r4, [sp, #52]
1724:Core/Src/main.c ****   HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 913              		.loc 1 1724 3 is_stmt 1 view .LVU274
 914 01b0 2946     		mov	r1, r5
 915 01b2 3E48     		ldr	r0, .L20+32
 916 01b4 FFF7FEFF 		bl	HAL_GPIO_Init
 917              	.LVL83:
1725:Core/Src/main.c **** 
1726:Core/Src/main.c ****   /*Configure GPIO pin : LCD_BL_CTRL_Pin */
1727:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 918              		.loc 1 1727 3 view .LVU275
 919              		.loc 1 1727 23 is_stmt 0 view .LVU276
 920 01b8 CDF82CB0 		str	fp, [sp, #44]
1728:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 921              		.loc 1 1728 3 is_stmt 1 view .LVU277
 922              		.loc 1 1728 24 is_stmt 0 view .LVU278
 923 01bc 0C96     		str	r6, [sp, #48]
1729:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 924              		.loc 1 1729 3 is_stmt 1 view .LVU279
 925              		.loc 1 1729 24 is_stmt 0 view .LVU280
 926 01be 0D94     		str	r4, [sp, #52]
1730:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 927              		.loc 1 1730 3 is_stmt 1 view .LVU281
 928              		.loc 1 1730 25 is_stmt 0 view .LVU282
 929 01c0 0E94     		str	r4, [sp, #56]
1731:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 930              		.loc 1 1731 3 is_stmt 1 view .LVU283
 931 01c2 2946     		mov	r1, r5
 932 01c4 3348     		ldr	r0, .L20+8
 933 01c6 FFF7FEFF 		bl	HAL_GPIO_Init
 934              	.LVL84:
1732:Core/Src/main.c **** 
1733:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
1734:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 935              		.loc 1 1734 3 view .LVU284
 936              		.loc 1 1734 23 is_stmt 0 view .LVU285
 937 01ca 4FF0100B 		mov	fp, #16
 938 01ce CDF82CB0 		str	fp, [sp, #44]
ARM GAS  /tmp/ccyDyxuM.s 			page 50


1735:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 939              		.loc 1 1735 3 is_stmt 1 view .LVU286
 940              		.loc 1 1735 24 is_stmt 0 view .LVU287
 941 01d2 0C94     		str	r4, [sp, #48]
1736:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 942              		.loc 1 1736 3 is_stmt 1 view .LVU288
 943              		.loc 1 1736 24 is_stmt 0 view .LVU289
 944 01d4 0D94     		str	r4, [sp, #52]
1737:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 945              		.loc 1 1737 3 is_stmt 1 view .LVU290
 946 01d6 2946     		mov	r1, r5
 947 01d8 4846     		mov	r0, r9
 948 01da FFF7FEFF 		bl	HAL_GPIO_Init
 949              	.LVL85:
1738:Core/Src/main.c **** 
1739:Core/Src/main.c ****   /*Configure GPIO pins : TP3_Pin NC2_Pin */
1740:Core/Src/main.c ****   GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 950              		.loc 1 1740 3 view .LVU291
 951              		.loc 1 1740 23 is_stmt 0 view .LVU292
 952 01de 48F20403 		movw	r3, #32772
 953 01e2 0B93     		str	r3, [sp, #44]
1741:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 954              		.loc 1 1741 3 is_stmt 1 view .LVU293
 955              		.loc 1 1741 24 is_stmt 0 view .LVU294
 956 01e4 0C94     		str	r4, [sp, #48]
1742:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 957              		.loc 1 1742 3 is_stmt 1 view .LVU295
 958              		.loc 1 1742 24 is_stmt 0 view .LVU296
 959 01e6 0D94     		str	r4, [sp, #52]
1743:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 960              		.loc 1 1743 3 is_stmt 1 view .LVU297
 961 01e8 2946     		mov	r1, r5
 962 01ea 2B48     		ldr	r0, .L20+12
 963 01ec FFF7FEFF 		bl	HAL_GPIO_Init
 964              	.LVL86:
1744:Core/Src/main.c **** 
1745:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_PWR_EN_Pin */
1746:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 965              		.loc 1 1746 3 view .LVU298
 966              		.loc 1 1746 23 is_stmt 0 view .LVU299
 967 01f0 4FF40053 		mov	r3, #8192
 968 01f4 0B93     		str	r3, [sp, #44]
1747:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 969              		.loc 1 1747 3 is_stmt 1 view .LVU300
 970              		.loc 1 1747 24 is_stmt 0 view .LVU301
 971 01f6 0C96     		str	r6, [sp, #48]
1748:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 972              		.loc 1 1748 3 is_stmt 1 view .LVU302
 973              		.loc 1 1748 24 is_stmt 0 view .LVU303
 974 01f8 0D94     		str	r4, [sp, #52]
1749:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 975              		.loc 1 1749 3 is_stmt 1 view .LVU304
 976              		.loc 1 1749 25 is_stmt 0 view .LVU305
 977 01fa 0E94     		str	r4, [sp, #56]
1750:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 978              		.loc 1 1750 3 is_stmt 1 view .LVU306
 979 01fc 2946     		mov	r1, r5
ARM GAS  /tmp/ccyDyxuM.s 			page 51


 980 01fe 2648     		ldr	r0, .L20+12
 981 0200 FFF7FEFF 		bl	HAL_GPIO_Init
 982              	.LVL87:
1751:Core/Src/main.c **** 
1752:Core/Src/main.c ****   /*Configure GPIO pin : LCD_INT_Pin */
1753:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_INT_Pin;
 983              		.loc 1 1753 3 view .LVU307
 984              		.loc 1 1753 23 is_stmt 0 view .LVU308
 985 0204 4FF40053 		mov	r3, #8192
 986 0208 0B93     		str	r3, [sp, #44]
1754:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 987              		.loc 1 1754 3 is_stmt 1 view .LVU309
 988              		.loc 1 1754 24 is_stmt 0 view .LVU310
 989 020a 4FF49013 		mov	r3, #1179648
 990 020e 0C93     		str	r3, [sp, #48]
1755:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 991              		.loc 1 1755 3 is_stmt 1 view .LVU311
 992              		.loc 1 1755 24 is_stmt 0 view .LVU312
 993 0210 0D94     		str	r4, [sp, #52]
1756:Core/Src/main.c ****   HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 994              		.loc 1 1756 3 is_stmt 1 view .LVU313
 995 0212 2946     		mov	r1, r5
 996 0214 1E48     		ldr	r0, .L20+4
 997 0216 FFF7FEFF 		bl	HAL_GPIO_Init
 998              	.LVL88:
1757:Core/Src/main.c **** 
1758:Core/Src/main.c ****   /*Configure GPIO pin : ULPI_NXT_Pin */
1759:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 999              		.loc 1 1759 3 view .LVU314
 1000              		.loc 1 1759 23 is_stmt 0 view .LVU315
 1001 021a CDF82CB0 		str	fp, [sp, #44]
1760:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1002              		.loc 1 1760 3 is_stmt 1 view .LVU316
 1003              		.loc 1 1760 24 is_stmt 0 view .LVU317
 1004 021e CDF83080 		str	r8, [sp, #48]
1761:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1005              		.loc 1 1761 3 is_stmt 1 view .LVU318
 1006              		.loc 1 1761 24 is_stmt 0 view .LVU319
 1007 0222 0D94     		str	r4, [sp, #52]
1762:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1008              		.loc 1 1762 3 is_stmt 1 view .LVU320
 1009              		.loc 1 1762 25 is_stmt 0 view .LVU321
 1010 0224 CDF838A0 		str	r10, [sp, #56]
1763:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1011              		.loc 1 1763 3 is_stmt 1 view .LVU322
 1012              		.loc 1 1763 29 is_stmt 0 view .LVU323
 1013 0228 0F97     		str	r7, [sp, #60]
1764:Core/Src/main.c ****   HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 1014              		.loc 1 1764 3 is_stmt 1 view .LVU324
 1015 022a 2946     		mov	r1, r5
 1016 022c 1A48     		ldr	r0, .L20+12
 1017 022e FFF7FEFF 		bl	HAL_GPIO_Init
 1018              	.LVL89:
1765:Core/Src/main.c **** 
1766:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
1767:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 1019              		.loc 1 1767 3 view .LVU325
ARM GAS  /tmp/ccyDyxuM.s 			page 52


 1020              		.loc 1 1767 23 is_stmt 0 view .LVU326
 1021 0232 C823     		movs	r3, #200
 1022 0234 0B93     		str	r3, [sp, #44]
1768:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1023              		.loc 1 1768 3 is_stmt 1 view .LVU327
 1024              		.loc 1 1768 24 is_stmt 0 view .LVU328
 1025 0236 0C96     		str	r6, [sp, #48]
1769:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1026              		.loc 1 1769 3 is_stmt 1 view .LVU329
 1027              		.loc 1 1769 24 is_stmt 0 view .LVU330
 1028 0238 0D94     		str	r4, [sp, #52]
1770:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1029              		.loc 1 1770 3 is_stmt 1 view .LVU331
 1030              		.loc 1 1770 25 is_stmt 0 view .LVU332
 1031 023a 0E94     		str	r4, [sp, #56]
1771:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1032              		.loc 1 1771 3 is_stmt 1 view .LVU333
 1033 023c 2946     		mov	r1, r5
 1034 023e 1748     		ldr	r0, .L20+16
 1035 0240 FFF7FEFF 		bl	HAL_GPIO_Init
 1036              	.LVL90:
1772:Core/Src/main.c **** 
1773:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
1774:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 1037              		.loc 1 1774 3 view .LVU334
 1038              		.loc 1 1774 23 is_stmt 0 view .LVU335
 1039 0244 0523     		movs	r3, #5
 1040 0246 0B93     		str	r3, [sp, #44]
1775:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1041              		.loc 1 1775 3 is_stmt 1 view .LVU336
 1042              		.loc 1 1775 24 is_stmt 0 view .LVU337
 1043 0248 CDF83080 		str	r8, [sp, #48]
1776:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1044              		.loc 1 1776 3 is_stmt 1 view .LVU338
 1045              		.loc 1 1776 24 is_stmt 0 view .LVU339
 1046 024c 0D94     		str	r4, [sp, #52]
1777:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1047              		.loc 1 1777 3 is_stmt 1 view .LVU340
 1048              		.loc 1 1777 25 is_stmt 0 view .LVU341
 1049 024e CDF838A0 		str	r10, [sp, #56]
1778:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1050              		.loc 1 1778 3 is_stmt 1 view .LVU342
 1051              		.loc 1 1778 29 is_stmt 0 view .LVU343
 1052 0252 0F97     		str	r7, [sp, #60]
1779:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1053              		.loc 1 1779 3 is_stmt 1 view .LVU344
 1054 0254 2946     		mov	r1, r5
 1055 0256 1548     		ldr	r0, .L20+32
 1056 0258 FFF7FEFF 		bl	HAL_GPIO_Init
 1057              	.LVL91:
1780:Core/Src/main.c **** 
1781:Core/Src/main.c ****   /*Configure GPIO pin : RMII_RXER_Pin */
1782:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_RXER_Pin;
 1058              		.loc 1 1782 3 view .LVU345
 1059              		.loc 1 1782 23 is_stmt 0 view .LVU346
 1060 025c 0423     		movs	r3, #4
 1061 025e 0B93     		str	r3, [sp, #44]
ARM GAS  /tmp/ccyDyxuM.s 			page 53


1783:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1062              		.loc 1 1783 3 is_stmt 1 view .LVU347
 1063              		.loc 1 1783 24 is_stmt 0 view .LVU348
 1064 0260 0C94     		str	r4, [sp, #48]
1784:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1065              		.loc 1 1784 3 is_stmt 1 view .LVU349
 1066              		.loc 1 1784 24 is_stmt 0 view .LVU350
 1067 0262 0D94     		str	r4, [sp, #52]
1785:Core/Src/main.c ****   HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 1068              		.loc 1 1785 3 is_stmt 1 view .LVU351
 1069 0264 2946     		mov	r1, r5
 1070 0266 0D48     		ldr	r0, .L20+16
 1071 0268 FFF7FEFF 		bl	HAL_GPIO_Init
 1072              	.LVL92:
1786:Core/Src/main.c **** 
1787:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
1788:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 1073              		.loc 1 1788 3 view .LVU352
 1074              		.loc 1 1788 23 is_stmt 0 view .LVU353
 1075 026c 2823     		movs	r3, #40
 1076 026e 0B93     		str	r3, [sp, #44]
1789:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1077              		.loc 1 1789 3 is_stmt 1 view .LVU354
 1078              		.loc 1 1789 24 is_stmt 0 view .LVU355
 1079 0270 CDF83080 		str	r8, [sp, #48]
1790:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1080              		.loc 1 1790 3 is_stmt 1 view .LVU356
 1081              		.loc 1 1790 24 is_stmt 0 view .LVU357
 1082 0274 0D94     		str	r4, [sp, #52]
1791:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1083              		.loc 1 1791 3 is_stmt 1 view .LVU358
 1084              		.loc 1 1791 25 is_stmt 0 view .LVU359
 1085 0276 CDF838A0 		str	r10, [sp, #56]
1792:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1086              		.loc 1 1792 3 is_stmt 1 view .LVU360
 1087              		.loc 1 1792 29 is_stmt 0 view .LVU361
 1088 027a 0F97     		str	r7, [sp, #60]
1793:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1089              		.loc 1 1793 3 is_stmt 1 view .LVU362
 1090 027c 2946     		mov	r1, r5
 1091 027e 0C48     		ldr	r0, .L20+36
 1092 0280 FFF7FEFF 		bl	HAL_GPIO_Init
 1093              	.LVL93:
1794:Core/Src/main.c **** 
1795:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
1796:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
1797:Core/Src/main.c **** }
 1094              		.loc 1 1797 1 is_stmt 0 view .LVU363
 1095 0284 11B0     		add	sp, sp, #68
 1096              	.LCFI8:
 1097              		.cfi_def_cfa_offset 36
 1098              		@ sp needed
 1099 0286 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1100              	.L21:
 1101 028a 00BF     		.align	2
 1102              	.L20:
 1103 028c 00380240 		.word	1073887232
ARM GAS  /tmp/ccyDyxuM.s 			page 54


 1104 0290 00200240 		.word	1073881088
 1105 0294 00280240 		.word	1073883136
 1106 0298 001C0240 		.word	1073880064
 1107 029c 00180240 		.word	1073879040
 1108 02a0 00100240 		.word	1073876992
 1109 02a4 00040240 		.word	1073873920
 1110 02a8 00240240 		.word	1073882112
 1111 02ac 00080240 		.word	1073874944
 1112 02b0 00000240 		.word	1073872896
 1113 02b4 000C0240 		.word	1073875968
 1114              		.cfi_endproc
 1115              	.LFE352:
 1117              		.section	.text.lv_obj_set_style_size,"ax",%progbits
 1118              		.align	1
 1119              		.syntax unified
 1120              		.thumb
 1121              		.thumb_func
 1123              	lv_obj_set_style_size:
 1124              	.LVL94:
 1125              	.LFB304:
 1126              		.file 2 "Drivers/lvgl/src/core/lv_obj_style.h"
   1:Drivers/lvgl/src/core/lv_obj_style.h **** /**
   2:Drivers/lvgl/src/core/lv_obj_style.h ****  * @file lv_obj_style.h
   3:Drivers/lvgl/src/core/lv_obj_style.h ****  *
   4:Drivers/lvgl/src/core/lv_obj_style.h ****  */
   5:Drivers/lvgl/src/core/lv_obj_style.h **** 
   6:Drivers/lvgl/src/core/lv_obj_style.h **** #ifndef LV_OBJ_STYLE_H
   7:Drivers/lvgl/src/core/lv_obj_style.h **** #define LV_OBJ_STYLE_H
   8:Drivers/lvgl/src/core/lv_obj_style.h **** 
   9:Drivers/lvgl/src/core/lv_obj_style.h **** #ifdef __cplusplus
  10:Drivers/lvgl/src/core/lv_obj_style.h **** extern "C" {
  11:Drivers/lvgl/src/core/lv_obj_style.h **** #endif
  12:Drivers/lvgl/src/core/lv_obj_style.h **** 
  13:Drivers/lvgl/src/core/lv_obj_style.h **** /*********************
  14:Drivers/lvgl/src/core/lv_obj_style.h ****  *      INCLUDES
  15:Drivers/lvgl/src/core/lv_obj_style.h ****  *********************/
  16:Drivers/lvgl/src/core/lv_obj_style.h **** #include "../misc/lv_bidi.h"
  17:Drivers/lvgl/src/core/lv_obj_style.h **** #include "../misc/lv_style.h"
  18:Drivers/lvgl/src/core/lv_obj_style.h **** #include "../misc/lv_types.h"
  19:Drivers/lvgl/src/core/lv_obj_style.h **** 
  20:Drivers/lvgl/src/core/lv_obj_style.h **** /*********************
  21:Drivers/lvgl/src/core/lv_obj_style.h ****  *      DEFINES
  22:Drivers/lvgl/src/core/lv_obj_style.h ****  *********************/
  23:Drivers/lvgl/src/core/lv_obj_style.h **** 
  24:Drivers/lvgl/src/core/lv_obj_style.h **** /**********************
  25:Drivers/lvgl/src/core/lv_obj_style.h ****  *      TYPEDEFS
  26:Drivers/lvgl/src/core/lv_obj_style.h ****  **********************/
  27:Drivers/lvgl/src/core/lv_obj_style.h **** 
  28:Drivers/lvgl/src/core/lv_obj_style.h **** typedef enum {
  29:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_SAME,           /**< The style properties in the 2 states are identical */
  30:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_DIFF_REDRAW,    /**< The differences can be shown with a simple redraw */
  31:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_DIFF_DRAW_PAD,  /**< The differences can be shown with a simple redraw */
  32:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_DIFF_LAYOUT,    /**< The differences can be shown with a simple redraw */
  33:Drivers/lvgl/src/core/lv_obj_style.h **** } lv_style_state_cmp_t;
  34:Drivers/lvgl/src/core/lv_obj_style.h **** 
  35:Drivers/lvgl/src/core/lv_obj_style.h **** typedef uint32_t lv_style_selector_t;
  36:Drivers/lvgl/src/core/lv_obj_style.h **** 
ARM GAS  /tmp/ccyDyxuM.s 			page 55


  37:Drivers/lvgl/src/core/lv_obj_style.h **** /**********************
  38:Drivers/lvgl/src/core/lv_obj_style.h ****  * GLOBAL PROTOTYPES
  39:Drivers/lvgl/src/core/lv_obj_style.h ****  **********************/
  40:Drivers/lvgl/src/core/lv_obj_style.h **** 
  41:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  42:Drivers/lvgl/src/core/lv_obj_style.h ****  * Add a style to an object.
  43:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
  44:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param style     pointer to a style to add
  45:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed value of parts and state to which the style should be added
  46:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  47:Drivers/lvgl/src/core/lv_obj_style.h ****  * Examples:
  48:Drivers/lvgl/src/core/lv_obj_style.h ****  * @code
  49:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_add_style(btn, &style_btn, 0); //Default button style
  50:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  51:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_add_style(btn, &btn_red, LV_STATE_PRESSED); //Overwrite only some colors to red when pres
  52:Drivers/lvgl/src/core/lv_obj_style.h ****  * @endcode
  53:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  54:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_add_style(lv_obj_t * obj, const lv_style_t * style, lv_style_selector_t selector);
  55:Drivers/lvgl/src/core/lv_obj_style.h **** 
  56:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  57:Drivers/lvgl/src/core/lv_obj_style.h ****  * Replaces a style of an object, preserving the order of the style stack (local styles and transit
  58:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj           pointer to an object
  59:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param old_style     pointer to a style to replace.
  60:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param new_style     pointer to a style to replace the old style with.
  61:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector      OR-ed values of states and a part to replace only styles with matching sele
  62:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  63:Drivers/lvgl/src/core/lv_obj_style.h ****  * Examples:
  64:Drivers/lvgl/src/core/lv_obj_style.h ****  * @code
  65:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_replace_style(obj, &yellow_style, &blue_style, LV_PART_ANY | LV_STATE_ANY); //Replace a s
  66:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  67:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_replace_style(obj, &yellow_style, &blue_style, LV_PART_MAIN | LV_STATE_PRESSED); //Replac
  68:Drivers/lvgl/src/core/lv_obj_style.h ****  * @endcode
  69:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  70:Drivers/lvgl/src/core/lv_obj_style.h **** bool lv_obj_replace_style(lv_obj_t * obj, const lv_style_t * old_style, const lv_style_t * new_styl
  71:Drivers/lvgl/src/core/lv_obj_style.h ****                           lv_style_selector_t selector);
  72:Drivers/lvgl/src/core/lv_obj_style.h **** 
  73:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  74:Drivers/lvgl/src/core/lv_obj_style.h ****  * Remove a style from an object.
  75:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
  76:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param style     pointer to a style to remove. Can be NULL to check only the selector
  77:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed values of states and a part to remove only styles with matching selectors
  78:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  79:Drivers/lvgl/src/core/lv_obj_style.h ****  * Examples:
  80:Drivers/lvgl/src/core/lv_obj_style.h ****  * @code
  81:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_remove_style(obj, &style, LV_PART_ANY | LV_STATE_ANY); //Remove a specific style
  82:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  83:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_remove_style(obj, NULL, LV_PART_MAIN | LV_STATE_ANY); //Remove all styles from the main p
  84:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  85:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_remove_style(obj, NULL, LV_PART_ANY | LV_STATE_ANY); //Remove all styles
  86:Drivers/lvgl/src/core/lv_obj_style.h ****  * @endcode
  87:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  88:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_remove_style(lv_obj_t * obj, const lv_style_t * style, lv_style_selector_t selector);
  89:Drivers/lvgl/src/core/lv_obj_style.h **** 
  90:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  91:Drivers/lvgl/src/core/lv_obj_style.h ****  * Remove all styles from an object
  92:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
  93:Drivers/lvgl/src/core/lv_obj_style.h ****  */
ARM GAS  /tmp/ccyDyxuM.s 			page 56


  94:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_remove_style_all(lv_obj_t * obj);
  95:Drivers/lvgl/src/core/lv_obj_style.h **** 
  96:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  97:Drivers/lvgl/src/core/lv_obj_style.h ****  * Notify all object if a style is modified
  98:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param style     pointer to a style. Only the objects with this style will be notified
  99:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  (NULL to notify all objects)
 100:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 101:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_report_style_change(lv_style_t * style);
 102:Drivers/lvgl/src/core/lv_obj_style.h **** 
 103:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 104:Drivers/lvgl/src/core/lv_obj_style.h ****  * Notify an object and its children about its style is modified.
 105:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 106:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param part      the part whose style was changed. E.g. `LV_PART_ANY`, `LV_PART_MAIN`
 107:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      `LV_STYLE_PROP_ANY` or an `LV_STYLE_...` property.
 108:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  It is used to optimize what needs to be refreshed.
 109:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  `LV_STYLE_PROP_INV` to perform only a style cache update
 110:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 111:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_refresh_style(lv_obj_t * obj, lv_part_t part, lv_style_prop_t prop);
 112:Drivers/lvgl/src/core/lv_obj_style.h **** 
 113:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 114:Drivers/lvgl/src/core/lv_obj_style.h ****  * Enable or disable automatic style refreshing when a new style is added/removed to/from an object
 115:Drivers/lvgl/src/core/lv_obj_style.h ****  * or any other style change happens.
 116:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param en        true: enable refreshing; false: disable refreshing
 117:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 118:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_enable_style_refresh(bool en);
 119:Drivers/lvgl/src/core/lv_obj_style.h **** 
 120:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 121:Drivers/lvgl/src/core/lv_obj_style.h ****  * Get the value of a style property. The current state of the object will be considered.
 122:Drivers/lvgl/src/core/lv_obj_style.h ****  * Inherited properties will be inherited.
 123:Drivers/lvgl/src/core/lv_obj_style.h ****  * If a property is not set a default value will be returned.
 124:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 125:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param part      a part from which the property should be get
 126:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      the property to get
 127:Drivers/lvgl/src/core/lv_obj_style.h ****  * @return          the value of the property.
 128:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  Should be read from the correct field of the `lv_style_value_t` according to th
 129:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 130:Drivers/lvgl/src/core/lv_obj_style.h **** lv_style_value_t lv_obj_get_style_prop(const lv_obj_t * obj, lv_part_t part, lv_style_prop_t prop);
 131:Drivers/lvgl/src/core/lv_obj_style.h **** 
 132:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 133:Drivers/lvgl/src/core/lv_obj_style.h ****  * Check if an object has a specified style property for a given style selector.
 134:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 135:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  the style selector to be checked, defining the scope of the style to be examine
 136:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      the property to be checked.
 137:Drivers/lvgl/src/core/lv_obj_style.h ****  * @return          true if the object has the specified selector and property, false otherwise.
 138:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 139:Drivers/lvgl/src/core/lv_obj_style.h **** bool lv_obj_has_style_prop(const lv_obj_t * obj, lv_style_selector_t selector, lv_style_prop_t prop
 140:Drivers/lvgl/src/core/lv_obj_style.h **** 
 141:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 142:Drivers/lvgl/src/core/lv_obj_style.h ****  * Set local style property on an object's part and state.
 143:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 144:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      the property
 145:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param value     value of the property. The correct element should be set according to the type 
 146:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed value of parts and state for which the style should be set
 147:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 148:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_set_local_style_prop(lv_obj_t * obj, lv_style_prop_t prop, lv_style_value_t value,
 149:Drivers/lvgl/src/core/lv_obj_style.h ****                                  lv_style_selector_t selector);
 150:Drivers/lvgl/src/core/lv_obj_style.h **** 
ARM GAS  /tmp/ccyDyxuM.s 			page 57


 151:Drivers/lvgl/src/core/lv_obj_style.h **** lv_style_res_t lv_obj_get_local_style_prop(lv_obj_t * obj, lv_style_prop_t prop, lv_style_value_t *
 152:Drivers/lvgl/src/core/lv_obj_style.h ****                                            lv_style_selector_t selector);
 153:Drivers/lvgl/src/core/lv_obj_style.h **** 
 154:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 155:Drivers/lvgl/src/core/lv_obj_style.h ****  * Remove a local style property from a part of an object with a given state.
 156:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 157:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      a style property to remove.
 158:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed value of parts and state for which the style should be removed
 159:Drivers/lvgl/src/core/lv_obj_style.h ****  * @return true     the property was found and removed; false: the property was not found
 160:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 161:Drivers/lvgl/src/core/lv_obj_style.h **** bool lv_obj_remove_local_style_prop(lv_obj_t * obj, lv_style_prop_t prop, lv_style_selector_t selec
 162:Drivers/lvgl/src/core/lv_obj_style.h **** 
 163:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 164:Drivers/lvgl/src/core/lv_obj_style.h ****  * Used internally for color filtering
 165:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 166:Drivers/lvgl/src/core/lv_obj_style.h **** lv_style_value_t lv_obj_style_apply_color_filter(const lv_obj_t * obj, lv_part_t part, lv_style_val
 167:Drivers/lvgl/src/core/lv_obj_style.h **** 
 168:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 169:Drivers/lvgl/src/core/lv_obj_style.h ****  * Fade in an an object and all its children.
 170:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       the object to fade in
 171:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param time      time of fade
 172:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param delay     delay to start the animation
 173:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 174:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_fade_in(lv_obj_t * obj, uint32_t time, uint32_t delay);
 175:Drivers/lvgl/src/core/lv_obj_style.h **** 
 176:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 177:Drivers/lvgl/src/core/lv_obj_style.h ****  * Fade out an an object and all its children.
 178:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       the object to fade out
 179:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param time      time of fade
 180:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param delay     delay to start the animation
 181:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 182:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_fade_out(lv_obj_t * obj, uint32_t time, uint32_t delay);
 183:Drivers/lvgl/src/core/lv_obj_style.h **** 
 184:Drivers/lvgl/src/core/lv_obj_style.h **** static inline lv_state_t lv_obj_style_get_selector_state(lv_style_selector_t selector)
 185:Drivers/lvgl/src/core/lv_obj_style.h **** {
 186:Drivers/lvgl/src/core/lv_obj_style.h ****     return selector & 0xFFFF;
 187:Drivers/lvgl/src/core/lv_obj_style.h **** }
 188:Drivers/lvgl/src/core/lv_obj_style.h **** 
 189:Drivers/lvgl/src/core/lv_obj_style.h **** static inline lv_part_t lv_obj_style_get_selector_part(lv_style_selector_t selector)
 190:Drivers/lvgl/src/core/lv_obj_style.h **** {
 191:Drivers/lvgl/src/core/lv_obj_style.h ****     return selector & 0xFF0000;
 192:Drivers/lvgl/src/core/lv_obj_style.h **** }
 193:Drivers/lvgl/src/core/lv_obj_style.h **** 
 194:Drivers/lvgl/src/core/lv_obj_style.h **** #include "lv_obj_style_gen.h"
 195:Drivers/lvgl/src/core/lv_obj_style.h **** 
 196:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_all(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 197:Drivers/lvgl/src/core/lv_obj_style.h **** {
 198:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_left(obj, value, selector);
 199:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_right(obj, value, selector);
 200:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_top(obj, value, selector);
 201:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_bottom(obj, value, selector);
 202:Drivers/lvgl/src/core/lv_obj_style.h **** }
 203:Drivers/lvgl/src/core/lv_obj_style.h **** 
 204:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_hor(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 205:Drivers/lvgl/src/core/lv_obj_style.h **** {
 206:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_left(obj, value, selector);
 207:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_right(obj, value, selector);
ARM GAS  /tmp/ccyDyxuM.s 			page 58


 208:Drivers/lvgl/src/core/lv_obj_style.h **** }
 209:Drivers/lvgl/src/core/lv_obj_style.h **** 
 210:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_ver(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 211:Drivers/lvgl/src/core/lv_obj_style.h **** {
 212:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_top(obj, value, selector);
 213:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_bottom(obj, value, selector);
 214:Drivers/lvgl/src/core/lv_obj_style.h **** }
 215:Drivers/lvgl/src/core/lv_obj_style.h **** 
 216:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_margin_all(lv_obj_t * obj, int32_t value, lv_style_selector_t s
 217:Drivers/lvgl/src/core/lv_obj_style.h **** {
 218:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_left(obj, value, selector);
 219:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_right(obj, value, selector);
 220:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_top(obj, value, selector);
 221:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_bottom(obj, value, selector);
 222:Drivers/lvgl/src/core/lv_obj_style.h **** }
 223:Drivers/lvgl/src/core/lv_obj_style.h **** 
 224:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_margin_hor(lv_obj_t * obj, int32_t value, lv_style_selector_t s
 225:Drivers/lvgl/src/core/lv_obj_style.h **** {
 226:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_left(obj, value, selector);
 227:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_right(obj, value, selector);
 228:Drivers/lvgl/src/core/lv_obj_style.h **** }
 229:Drivers/lvgl/src/core/lv_obj_style.h **** 
 230:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_margin_ver(lv_obj_t * obj, int32_t value, lv_style_selector_t s
 231:Drivers/lvgl/src/core/lv_obj_style.h **** {
 232:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_top(obj, value, selector);
 233:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_bottom(obj, value, selector);
 234:Drivers/lvgl/src/core/lv_obj_style.h **** }
 235:Drivers/lvgl/src/core/lv_obj_style.h **** 
 236:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_gap(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 237:Drivers/lvgl/src/core/lv_obj_style.h **** {
 238:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_row(obj, value, selector);
 239:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_column(obj, value, selector);
 240:Drivers/lvgl/src/core/lv_obj_style.h **** }
 241:Drivers/lvgl/src/core/lv_obj_style.h **** 
 242:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_size(lv_obj_t * obj, int32_t width, int32_t height,
 243:Drivers/lvgl/src/core/lv_obj_style.h ****                                          lv_style_selector_t selector)
 244:Drivers/lvgl/src/core/lv_obj_style.h **** {
 1127              		.loc 2 244 1 is_stmt 1 view -0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 0
 1130              		@ frame_needed = 0, uses_anonymous_args = 0
 1131              		.loc 2 244 1 is_stmt 0 view .LVU365
 1132 0000 70B5     		push	{r4, r5, r6, lr}
 1133              	.LCFI9:
 1134              		.cfi_def_cfa_offset 16
 1135              		.cfi_offset 4, -16
 1136              		.cfi_offset 5, -12
 1137              		.cfi_offset 6, -8
 1138              		.cfi_offset 14, -4
 1139 0002 0546     		mov	r5, r0
 1140 0004 1646     		mov	r6, r2
 1141 0006 1C46     		mov	r4, r3
 245:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_width(obj, width, selector);
 1142              		.loc 2 245 5 is_stmt 1 view .LVU366
 1143 0008 1A46     		mov	r2, r3
 1144              	.LVL95:
 1145              		.loc 2 245 5 is_stmt 0 view .LVU367
ARM GAS  /tmp/ccyDyxuM.s 			page 59


 1146 000a FFF7FEFF 		bl	lv_obj_set_style_width
 1147              	.LVL96:
 246:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_height(obj, height, selector);
 1148              		.loc 2 246 5 is_stmt 1 view .LVU368
 1149 000e 2246     		mov	r2, r4
 1150 0010 3146     		mov	r1, r6
 1151 0012 2846     		mov	r0, r5
 1152 0014 FFF7FEFF 		bl	lv_obj_set_style_height
 1153              	.LVL97:
 247:Drivers/lvgl/src/core/lv_obj_style.h **** }
 1154              		.loc 2 247 1 is_stmt 0 view .LVU369
 1155 0018 70BD     		pop	{r4, r5, r6, pc}
 1156              		.loc 2 247 1 view .LVU370
 1157              		.cfi_endproc
 1158              	.LFE304:
 1160              		.section	.text._write,"ax",%progbits
 1161              		.align	1
 1162              		.global	_write
 1163              		.syntax unified
 1164              		.thumb
 1165              		.thumb_func
 1167              	_write:
 1168              	.LVL98:
 1169              	.LFB324:
 248:Core/Src/main.c ****   HAL_UART_Transmit(&huart1,ptr,len,HAL_MAX_DELAY);
 1170              		.loc 1 248 1 is_stmt 1 view -0
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 0
 1173              		@ frame_needed = 0, uses_anonymous_args = 0
 248:Core/Src/main.c ****   HAL_UART_Transmit(&huart1,ptr,len,HAL_MAX_DELAY);
 1174              		.loc 1 248 1 is_stmt 0 view .LVU372
 1175 0000 10B5     		push	{r4, lr}
 1176              	.LCFI10:
 1177              		.cfi_def_cfa_offset 8
 1178              		.cfi_offset 4, -8
 1179              		.cfi_offset 14, -4
 1180 0002 1446     		mov	r4, r2
 249:Core/Src/main.c ****   return len;
 1181              		.loc 1 249 3 is_stmt 1 view .LVU373
 1182 0004 4FF0FF33 		mov	r3, #-1
 1183 0008 92B2     		uxth	r2, r2
 1184              	.LVL99:
 249:Core/Src/main.c ****   return len;
 1185              		.loc 1 249 3 is_stmt 0 view .LVU374
 1186 000a 0248     		ldr	r0, .L26
 1187              	.LVL100:
 249:Core/Src/main.c ****   return len;
 1188              		.loc 1 249 3 view .LVU375
 1189 000c FFF7FEFF 		bl	HAL_UART_Transmit
 1190              	.LVL101:
 250:Core/Src/main.c **** }
 1191              		.loc 1 250 3 is_stmt 1 view .LVU376
 251:Core/Src/main.c **** int _read(int file, char *ptr, int len)
 1192              		.loc 1 251 1 is_stmt 0 view .LVU377
 1193 0010 2046     		mov	r0, r4
 1194 0012 10BD     		pop	{r4, pc}
 1195              	.LVL102:
ARM GAS  /tmp/ccyDyxuM.s 			page 60


 1196              	.L27:
 251:Core/Src/main.c **** int _read(int file, char *ptr, int len)
 1197              		.loc 1 251 1 view .LVU378
 1198              		.align	2
 1199              	.L26:
 1200 0014 00000000 		.word	huart1
 1201              		.cfi_endproc
 1202              	.LFE324:
 1204              		.section	.text._read,"ax",%progbits
 1205              		.align	1
 1206              		.global	_read
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1211              	_read:
 1212              	.LVL103:
 1213              	.LFB325:
 253:Core/Src/main.c ****   int i;
 1214              		.loc 1 253 1 is_stmt 1 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 253:Core/Src/main.c ****   int i;
 1218              		.loc 1 253 1 is_stmt 0 view .LVU380
 1219 0000 70B5     		push	{r4, r5, r6, lr}
 1220              	.LCFI11:
 1221              		.cfi_def_cfa_offset 16
 1222              		.cfi_offset 4, -16
 1223              		.cfi_offset 5, -12
 1224              		.cfi_offset 6, -8
 1225              		.cfi_offset 14, -4
 1226 0002 0D46     		mov	r5, r1
 1227 0004 1646     		mov	r6, r2
 254:Core/Src/main.c ****     for (i = 0; i < len; i++) {
 1228              		.loc 1 254 3 is_stmt 1 view .LVU381
 255:Core/Src/main.c ****         // Blocking read one character at a time
 1229              		.loc 1 255 5 view .LVU382
 1230              	.LVL104:
 255:Core/Src/main.c ****         // Blocking read one character at a time
 1231              		.loc 1 255 12 is_stmt 0 view .LVU383
 1232 0006 0024     		movs	r4, #0
 255:Core/Src/main.c ****         // Blocking read one character at a time
 1233              		.loc 1 255 5 view .LVU384
 1234 0008 00E0     		b	.L29
 1235              	.LVL105:
 1236              	.L33:
 255:Core/Src/main.c ****         // Blocking read one character at a time
 1237              		.loc 1 255 27 is_stmt 1 discriminator 2 view .LVU385
 1238 000a 0134     		adds	r4, r4, #1
 1239              	.LVL106:
 1240              	.L29:
 255:Core/Src/main.c ****         // Blocking read one character at a time
 1241              		.loc 1 255 19 discriminator 1 view .LVU386
 1242 000c B442     		cmp	r4, r6
 1243 000e 0BDA     		bge	.L28
 257:Core/Src/main.c **** 
 1244              		.loc 1 257 9 view .LVU387
ARM GAS  /tmp/ccyDyxuM.s 			page 61


 1245 0010 4FF0FF33 		mov	r3, #-1
 1246 0014 0122     		movs	r2, #1
 1247 0016 2919     		adds	r1, r5, r4
 1248 0018 0448     		ldr	r0, .L34
 1249 001a FFF7FEFF 		bl	HAL_UART_Receive
 1250              	.LVL107:
 263:Core/Src/main.c ****             break;
 1251              		.loc 1 263 9 view .LVU388
 263:Core/Src/main.c ****             break;
 1252              		.loc 1 263 16 is_stmt 0 view .LVU389
 1253 001e 2B5D     		ldrb	r3, [r5, r4]	@ zero_extendqisi2
 263:Core/Src/main.c ****             break;
 1254              		.loc 1 263 12 view .LVU390
 1255 0020 0D2B     		cmp	r3, #13
 1256 0022 18BF     		it	ne
 1257 0024 0A2B     		cmpne	r3, #10
 1258 0026 F0D1     		bne	.L33
 1259              	.L28:
 268:Core/Src/main.c **** /* USER CODE END 0 */
 1260              		.loc 1 268 1 view .LVU391
 1261 0028 2046     		mov	r0, r4
 1262 002a 70BD     		pop	{r4, r5, r6, pc}
 1263              	.LVL108:
 1264              	.L35:
 268:Core/Src/main.c **** /* USER CODE END 0 */
 1265              		.loc 1 268 1 view .LVU392
 1266              		.align	2
 1267              	.L34:
 1268 002c 00000000 		.word	huart1
 1269              		.cfi_endproc
 1270              	.LFE325:
 1272              		.section	.text.Error_Handler,"ax",%progbits
 1273              		.align	1
 1274              		.global	Error_Handler
 1275              		.syntax unified
 1276              		.thumb
 1277              		.thumb_func
 1279              	Error_Handler:
 1280              	.LFB353:
1798:Core/Src/main.c **** 
1799:Core/Src/main.c **** /* USER CODE BEGIN 4 */
1800:Core/Src/main.c **** 
1801:Core/Src/main.c **** /* USER CODE END 4 */
1802:Core/Src/main.c **** 
1803:Core/Src/main.c **** /**
1804:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1805:Core/Src/main.c ****   * @retval None
1806:Core/Src/main.c ****   */
1807:Core/Src/main.c **** void Error_Handler(void)
1808:Core/Src/main.c **** {
 1281              		.loc 1 1808 1 is_stmt 1 view -0
 1282              		.cfi_startproc
 1283              		@ Volatile: function does not return.
 1284              		@ args = 0, pretend = 0, frame = 0
 1285              		@ frame_needed = 0, uses_anonymous_args = 0
 1286              		@ link register save eliminated.
1809:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  /tmp/ccyDyxuM.s 			page 62


1810:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1811:Core/Src/main.c ****   __disable_irq();
 1287              		.loc 1 1811 3 view .LVU394
 1288              	.LBB15:
 1289              	.LBI15:
 1290              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  /tmp/ccyDyxuM.s 			page 63


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  /tmp/ccyDyxuM.s 			page 64


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1291              		.loc 3 140 27 view .LVU395
 1292              	.LBB16:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1293              		.loc 3 142 3 view .LVU396
 1294              		.syntax unified
 1295              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1296 0000 72B6     		cpsid i
 1297              	@ 0 "" 2
 1298              		.thumb
 1299              		.syntax unified
 1300              	.L37:
 1301              	.LBE16:
 1302              	.LBE15:
1812:Core/Src/main.c ****   while (1)
 1303              		.loc 1 1812 3 view .LVU397
1813:Core/Src/main.c ****   {
1814:Core/Src/main.c ****   }
 1304              		.loc 1 1814 3 view .LVU398
1812:Core/Src/main.c ****   while (1)
 1305              		.loc 1 1812 9 view .LVU399
 1306 0002 FEE7     		b	.L37
 1307              		.cfi_endproc
 1308              	.LFE353:
 1310              		.section	.text.MX_ADC3_Init,"ax",%progbits
ARM GAS  /tmp/ccyDyxuM.s 			page 65


 1311              		.align	1
 1312              		.syntax unified
 1313              		.thumb
 1314              		.thumb_func
 1316              	MX_ADC3_Init:
 1317              	.LFB329:
 505:Core/Src/main.c **** 
 1318              		.loc 1 505 1 view -0
 1319              		.cfi_startproc
 1320              		@ args = 0, pretend = 0, frame = 16
 1321              		@ frame_needed = 0, uses_anonymous_args = 0
 1322 0000 00B5     		push	{lr}
 1323              	.LCFI12:
 1324              		.cfi_def_cfa_offset 4
 1325              		.cfi_offset 14, -4
 1326 0002 85B0     		sub	sp, sp, #20
 1327              	.LCFI13:
 1328              		.cfi_def_cfa_offset 24
 511:Core/Src/main.c **** 
 1329              		.loc 1 511 3 view .LVU401
 511:Core/Src/main.c **** 
 1330              		.loc 1 511 26 is_stmt 0 view .LVU402
 1331 0004 0023     		movs	r3, #0
 1332 0006 0093     		str	r3, [sp]
 1333 0008 0193     		str	r3, [sp, #4]
 1334 000a 0293     		str	r3, [sp, #8]
 1335 000c 0393     		str	r3, [sp, #12]
 519:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 1336              		.loc 1 519 3 is_stmt 1 view .LVU403
 519:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 1337              		.loc 1 519 18 is_stmt 0 view .LVU404
 1338 000e 1448     		ldr	r0, .L44
 1339 0010 144A     		ldr	r2, .L44+4
 1340 0012 0260     		str	r2, [r0]
 520:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 1341              		.loc 1 520 3 is_stmt 1 view .LVU405
 520:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 1342              		.loc 1 520 29 is_stmt 0 view .LVU406
 1343 0014 4FF48032 		mov	r2, #65536
 1344 0018 4260     		str	r2, [r0, #4]
 521:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1345              		.loc 1 521 3 is_stmt 1 view .LVU407
 521:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1346              		.loc 1 521 25 is_stmt 0 view .LVU408
 1347 001a 8360     		str	r3, [r0, #8]
 522:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1348              		.loc 1 522 3 is_stmt 1 view .LVU409
 522:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1349              		.loc 1 522 27 is_stmt 0 view .LVU410
 1350 001c 0361     		str	r3, [r0, #16]
 523:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1351              		.loc 1 523 3 is_stmt 1 view .LVU411
 523:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1352              		.loc 1 523 33 is_stmt 0 view .LVU412
 1353 001e 8361     		str	r3, [r0, #24]
 524:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1354              		.loc 1 524 3 is_stmt 1 view .LVU413
ARM GAS  /tmp/ccyDyxuM.s 			page 66


 524:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1355              		.loc 1 524 36 is_stmt 0 view .LVU414
 1356 0020 80F82030 		strb	r3, [r0, #32]
 525:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1357              		.loc 1 525 3 is_stmt 1 view .LVU415
 525:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1358              		.loc 1 525 35 is_stmt 0 view .LVU416
 1359 0024 C362     		str	r3, [r0, #44]
 526:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1360              		.loc 1 526 3 is_stmt 1 view .LVU417
 526:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1361              		.loc 1 526 31 is_stmt 0 view .LVU418
 1362 0026 104A     		ldr	r2, .L44+8
 1363 0028 8262     		str	r2, [r0, #40]
 527:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 1364              		.loc 1 527 3 is_stmt 1 view .LVU419
 527:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 1365              		.loc 1 527 24 is_stmt 0 view .LVU420
 1366 002a C360     		str	r3, [r0, #12]
 528:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1367              		.loc 1 528 3 is_stmt 1 view .LVU421
 528:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1368              		.loc 1 528 30 is_stmt 0 view .LVU422
 1369 002c 0122     		movs	r2, #1
 1370 002e C261     		str	r2, [r0, #28]
 529:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1371              		.loc 1 529 3 is_stmt 1 view .LVU423
 529:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1372              		.loc 1 529 36 is_stmt 0 view .LVU424
 1373 0030 80F83030 		strb	r3, [r0, #48]
 530:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1374              		.loc 1 530 3 is_stmt 1 view .LVU425
 530:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1375              		.loc 1 530 27 is_stmt 0 view .LVU426
 1376 0034 4261     		str	r2, [r0, #20]
 531:Core/Src/main.c ****   {
 1377              		.loc 1 531 3 is_stmt 1 view .LVU427
 531:Core/Src/main.c ****   {
 1378              		.loc 1 531 7 is_stmt 0 view .LVU428
 1379 0036 FFF7FEFF 		bl	HAL_ADC_Init
 1380              	.LVL109:
 531:Core/Src/main.c ****   {
 1381              		.loc 1 531 6 discriminator 1 view .LVU429
 1382 003a 68B9     		cbnz	r0, .L42
 538:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1383              		.loc 1 538 3 is_stmt 1 view .LVU430
 538:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1384              		.loc 1 538 19 is_stmt 0 view .LVU431
 1385 003c 0423     		movs	r3, #4
 1386 003e 0093     		str	r3, [sp]
 539:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1387              		.loc 1 539 3 is_stmt 1 view .LVU432
 539:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1388              		.loc 1 539 16 is_stmt 0 view .LVU433
 1389 0040 0123     		movs	r3, #1
 1390 0042 0193     		str	r3, [sp, #4]
 540:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
ARM GAS  /tmp/ccyDyxuM.s 			page 67


 1391              		.loc 1 540 3 is_stmt 1 view .LVU434
 540:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1392              		.loc 1 540 24 is_stmt 0 view .LVU435
 1393 0044 0023     		movs	r3, #0
 1394 0046 0293     		str	r3, [sp, #8]
 541:Core/Src/main.c ****   {
 1395              		.loc 1 541 3 is_stmt 1 view .LVU436
 541:Core/Src/main.c ****   {
 1396              		.loc 1 541 7 is_stmt 0 view .LVU437
 1397 0048 6946     		mov	r1, sp
 1398 004a 0548     		ldr	r0, .L44
 1399 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1400              	.LVL110:
 541:Core/Src/main.c ****   {
 1401              		.loc 1 541 6 discriminator 1 view .LVU438
 1402 0050 20B9     		cbnz	r0, .L43
 549:Core/Src/main.c **** 
 1403              		.loc 1 549 1 view .LVU439
 1404 0052 05B0     		add	sp, sp, #20
 1405              	.LCFI14:
 1406              		.cfi_remember_state
 1407              		.cfi_def_cfa_offset 4
 1408              		@ sp needed
 1409 0054 5DF804FB 		ldr	pc, [sp], #4
 1410              	.L42:
 1411              	.LCFI15:
 1412              		.cfi_restore_state
 533:Core/Src/main.c ****   }
 1413              		.loc 1 533 5 is_stmt 1 view .LVU440
 1414 0058 FFF7FEFF 		bl	Error_Handler
 1415              	.LVL111:
 1416              	.L43:
 543:Core/Src/main.c ****   }
 1417              		.loc 1 543 5 view .LVU441
 1418 005c FFF7FEFF 		bl	Error_Handler
 1419              	.LVL112:
 1420              	.L45:
 1421              		.align	2
 1422              	.L44:
 1423 0060 00000000 		.word	hadc3
 1424 0064 00220140 		.word	1073816064
 1425 0068 0100000F 		.word	251658241
 1426              		.cfi_endproc
 1427              	.LFE329:
 1429              		.section	.text.MX_CRC_Init,"ax",%progbits
 1430              		.align	1
 1431              		.syntax unified
 1432              		.thumb
 1433              		.thumb_func
 1435              	MX_CRC_Init:
 1436              	.LFB330:
 557:Core/Src/main.c **** 
 1437              		.loc 1 557 1 view -0
 1438              		.cfi_startproc
 1439              		@ args = 0, pretend = 0, frame = 0
 1440              		@ frame_needed = 0, uses_anonymous_args = 0
 1441 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccyDyxuM.s 			page 68


 1442              	.LCFI16:
 1443              		.cfi_def_cfa_offset 8
 1444              		.cfi_offset 3, -8
 1445              		.cfi_offset 14, -4
 566:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1446              		.loc 1 566 3 view .LVU443
 566:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1447              		.loc 1 566 17 is_stmt 0 view .LVU444
 1448 0002 0848     		ldr	r0, .L50
 1449 0004 084B     		ldr	r3, .L50+4
 1450 0006 0360     		str	r3, [r0]
 567:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1451              		.loc 1 567 3 is_stmt 1 view .LVU445
 567:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1452              		.loc 1 567 34 is_stmt 0 view .LVU446
 1453 0008 0023     		movs	r3, #0
 1454 000a 0371     		strb	r3, [r0, #4]
 568:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1455              		.loc 1 568 3 is_stmt 1 view .LVU447
 568:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1456              		.loc 1 568 33 is_stmt 0 view .LVU448
 1457 000c 4371     		strb	r3, [r0, #5]
 569:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1458              		.loc 1 569 3 is_stmt 1 view .LVU449
 569:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1459              		.loc 1 569 36 is_stmt 0 view .LVU450
 1460 000e 4361     		str	r3, [r0, #20]
 570:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1461              		.loc 1 570 3 is_stmt 1 view .LVU451
 570:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1462              		.loc 1 570 37 is_stmt 0 view .LVU452
 1463 0010 8361     		str	r3, [r0, #24]
 571:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1464              		.loc 1 571 3 is_stmt 1 view .LVU453
 571:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1465              		.loc 1 571 24 is_stmt 0 view .LVU454
 1466 0012 0123     		movs	r3, #1
 1467 0014 0362     		str	r3, [r0, #32]
 572:Core/Src/main.c ****   {
 1468              		.loc 1 572 3 is_stmt 1 view .LVU455
 572:Core/Src/main.c ****   {
 1469              		.loc 1 572 7 is_stmt 0 view .LVU456
 1470 0016 FFF7FEFF 		bl	HAL_CRC_Init
 1471              	.LVL113:
 572:Core/Src/main.c ****   {
 1472              		.loc 1 572 6 discriminator 1 view .LVU457
 1473 001a 00B9     		cbnz	r0, .L49
 580:Core/Src/main.c **** 
 1474              		.loc 1 580 1 view .LVU458
 1475 001c 08BD     		pop	{r3, pc}
 1476              	.L49:
 574:Core/Src/main.c ****   }
 1477              		.loc 1 574 5 is_stmt 1 view .LVU459
 1478 001e FFF7FEFF 		bl	Error_Handler
 1479              	.LVL114:
 1480              	.L51:
 1481 0022 00BF     		.align	2
ARM GAS  /tmp/ccyDyxuM.s 			page 69


 1482              	.L50:
 1483 0024 00000000 		.word	hcrc
 1484 0028 00300240 		.word	1073885184
 1485              		.cfi_endproc
 1486              	.LFE330:
 1488              		.section	.text.MX_DCMI_Init,"ax",%progbits
 1489              		.align	1
 1490              		.syntax unified
 1491              		.thumb
 1492              		.thumb_func
 1494              	MX_DCMI_Init:
 1495              	.LFB331:
 588:Core/Src/main.c **** 
 1496              		.loc 1 588 1 view -0
 1497              		.cfi_startproc
 1498              		@ args = 0, pretend = 0, frame = 0
 1499              		@ frame_needed = 0, uses_anonymous_args = 0
 1500 0000 08B5     		push	{r3, lr}
 1501              	.LCFI17:
 1502              		.cfi_def_cfa_offset 8
 1503              		.cfi_offset 3, -8
 1504              		.cfi_offset 14, -4
 597:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1505              		.loc 1 597 3 view .LVU461
 597:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1506              		.loc 1 597 18 is_stmt 0 view .LVU462
 1507 0002 0A48     		ldr	r0, .L56
 1508 0004 0A4B     		ldr	r3, .L56+4
 1509 0006 0360     		str	r3, [r0]
 598:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 1510              		.loc 1 598 3 is_stmt 1 view .LVU463
 598:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 1511              		.loc 1 598 26 is_stmt 0 view .LVU464
 1512 0008 0023     		movs	r3, #0
 1513 000a 4360     		str	r3, [r0, #4]
 599:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 1514              		.loc 1 599 3 is_stmt 1 view .LVU465
 599:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 1515              		.loc 1 599 26 is_stmt 0 view .LVU466
 1516 000c 8360     		str	r3, [r0, #8]
 600:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1517              		.loc 1 600 3 is_stmt 1 view .LVU467
 600:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1518              		.loc 1 600 25 is_stmt 0 view .LVU468
 1519 000e C360     		str	r3, [r0, #12]
 601:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 1520              		.loc 1 601 3 is_stmt 1 view .LVU469
 601:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 1521              		.loc 1 601 25 is_stmt 0 view .LVU470
 1522 0010 0361     		str	r3, [r0, #16]
 602:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1523              		.loc 1 602 3 is_stmt 1 view .LVU471
 602:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1524              		.loc 1 602 26 is_stmt 0 view .LVU472
 1525 0012 4361     		str	r3, [r0, #20]
 603:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1526              		.loc 1 603 3 is_stmt 1 view .LVU473
ARM GAS  /tmp/ccyDyxuM.s 			page 70


 603:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1527              		.loc 1 603 31 is_stmt 0 view .LVU474
 1528 0014 8361     		str	r3, [r0, #24]
 604:Core/Src/main.c ****   hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 1529              		.loc 1 604 3 is_stmt 1 view .LVU475
 604:Core/Src/main.c ****   hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 1530              		.loc 1 604 23 is_stmt 0 view .LVU476
 1531 0016 0362     		str	r3, [r0, #32]
 605:Core/Src/main.c ****   hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 1532              		.loc 1 605 3 is_stmt 1 view .LVU477
 605:Core/Src/main.c ****   hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 1533              		.loc 1 605 29 is_stmt 0 view .LVU478
 1534 0018 4362     		str	r3, [r0, #36]
 606:Core/Src/main.c ****   hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 1535              		.loc 1 606 3 is_stmt 1 view .LVU479
 606:Core/Src/main.c ****   hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 1536              		.loc 1 606 30 is_stmt 0 view .LVU480
 1537 001a 8362     		str	r3, [r0, #40]
 607:Core/Src/main.c ****   hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 1538              		.loc 1 607 3 is_stmt 1 view .LVU481
 607:Core/Src/main.c ****   hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 1539              		.loc 1 607 29 is_stmt 0 view .LVU482
 1540 001c C362     		str	r3, [r0, #44]
 608:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1541              		.loc 1 608 3 is_stmt 1 view .LVU483
 608:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1542              		.loc 1 608 30 is_stmt 0 view .LVU484
 1543 001e 0363     		str	r3, [r0, #48]
 609:Core/Src/main.c ****   {
 1544              		.loc 1 609 3 is_stmt 1 view .LVU485
 609:Core/Src/main.c ****   {
 1545              		.loc 1 609 7 is_stmt 0 view .LVU486
 1546 0020 FFF7FEFF 		bl	HAL_DCMI_Init
 1547              	.LVL115:
 609:Core/Src/main.c ****   {
 1548              		.loc 1 609 6 discriminator 1 view .LVU487
 1549 0024 00B9     		cbnz	r0, .L55
 617:Core/Src/main.c **** 
 1550              		.loc 1 617 1 view .LVU488
 1551 0026 08BD     		pop	{r3, pc}
 1552              	.L55:
 611:Core/Src/main.c ****   }
 1553              		.loc 1 611 5 is_stmt 1 view .LVU489
 1554 0028 FFF7FEFF 		bl	Error_Handler
 1555              	.LVL116:
 1556              	.L57:
 1557              		.align	2
 1558              	.L56:
 1559 002c 00000000 		.word	hdcmi
 1560 0030 00000550 		.word	1342504960
 1561              		.cfi_endproc
 1562              	.LFE331:
 1564              		.section	.text.MX_DMA2D_Init,"ax",%progbits
 1565              		.align	1
 1566              		.syntax unified
 1567              		.thumb
 1568              		.thumb_func
ARM GAS  /tmp/ccyDyxuM.s 			page 71


 1570              	MX_DMA2D_Init:
 1571              	.LFB332:
 625:Core/Src/main.c **** 
 1572              		.loc 1 625 1 view -0
 1573              		.cfi_startproc
 1574              		@ args = 0, pretend = 0, frame = 0
 1575              		@ frame_needed = 0, uses_anonymous_args = 0
 1576 0000 08B5     		push	{r3, lr}
 1577              	.LCFI18:
 1578              		.cfi_def_cfa_offset 8
 1579              		.cfi_offset 3, -8
 1580              		.cfi_offset 14, -4
 634:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 1581              		.loc 1 634 3 view .LVU491
 634:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 1582              		.loc 1 634 19 is_stmt 0 view .LVU492
 1583 0002 0C48     		ldr	r0, .L64
 1584 0004 0C4B     		ldr	r3, .L64+4
 1585 0006 0360     		str	r3, [r0]
 635:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 1586              		.loc 1 635 3 is_stmt 1 view .LVU493
 635:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 1587              		.loc 1 635 20 is_stmt 0 view .LVU494
 1588 0008 0023     		movs	r3, #0
 1589 000a 4360     		str	r3, [r0, #4]
 636:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 1590              		.loc 1 636 3 is_stmt 1 view .LVU495
 636:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 1591              		.loc 1 636 25 is_stmt 0 view .LVU496
 1592 000c 8360     		str	r3, [r0, #8]
 637:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 1593              		.loc 1 637 3 is_stmt 1 view .LVU497
 637:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 1594              		.loc 1 637 28 is_stmt 0 view .LVU498
 1595 000e C360     		str	r3, [r0, #12]
 638:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 1596              		.loc 1 638 3 is_stmt 1 view .LVU499
 638:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 1597              		.loc 1 638 34 is_stmt 0 view .LVU500
 1598 0010 8362     		str	r3, [r0, #40]
 639:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 1599              		.loc 1 639 3 is_stmt 1 view .LVU501
 639:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 1600              		.loc 1 639 37 is_stmt 0 view .LVU502
 1601 0012 C362     		str	r3, [r0, #44]
 640:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 1602              		.loc 1 640 3 is_stmt 1 view .LVU503
 640:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 1603              		.loc 1 640 32 is_stmt 0 view .LVU504
 1604 0014 0363     		str	r3, [r0, #48]
 641:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 1605              		.loc 1 641 3 is_stmt 1 view .LVU505
 641:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 1606              		.loc 1 641 33 is_stmt 0 view .LVU506
 1607 0016 4363     		str	r3, [r0, #52]
 642:Core/Src/main.c ****   {
 1608              		.loc 1 642 3 is_stmt 1 view .LVU507
ARM GAS  /tmp/ccyDyxuM.s 			page 72


 642:Core/Src/main.c ****   {
 1609              		.loc 1 642 7 is_stmt 0 view .LVU508
 1610 0018 FFF7FEFF 		bl	HAL_DMA2D_Init
 1611              	.LVL117:
 642:Core/Src/main.c ****   {
 1612              		.loc 1 642 6 discriminator 1 view .LVU509
 1613 001c 28B9     		cbnz	r0, .L62
 646:Core/Src/main.c ****   {
 1614              		.loc 1 646 3 is_stmt 1 view .LVU510
 646:Core/Src/main.c ****   {
 1615              		.loc 1 646 7 is_stmt 0 view .LVU511
 1616 001e 0121     		movs	r1, #1
 1617 0020 0448     		ldr	r0, .L64
 1618 0022 FFF7FEFF 		bl	HAL_DMA2D_ConfigLayer
 1619              	.LVL118:
 646:Core/Src/main.c ****   {
 1620              		.loc 1 646 6 discriminator 1 view .LVU512
 1621 0026 10B9     		cbnz	r0, .L63
 654:Core/Src/main.c **** 
 1622              		.loc 1 654 1 view .LVU513
 1623 0028 08BD     		pop	{r3, pc}
 1624              	.L62:
 644:Core/Src/main.c ****   }
 1625              		.loc 1 644 5 is_stmt 1 view .LVU514
 1626 002a FFF7FEFF 		bl	Error_Handler
 1627              	.LVL119:
 1628              	.L63:
 648:Core/Src/main.c ****   }
 1629              		.loc 1 648 5 view .LVU515
 1630 002e FFF7FEFF 		bl	Error_Handler
 1631              	.LVL120:
 1632              	.L65:
 1633 0032 00BF     		.align	2
 1634              	.L64:
 1635 0034 00000000 		.word	hdma2d
 1636 0038 00B00240 		.word	1073917952
 1637              		.cfi_endproc
 1638              	.LFE332:
 1640              		.section	.text.MX_ETH_Init,"ax",%progbits
 1641              		.align	1
 1642              		.syntax unified
 1643              		.thumb
 1644              		.thumb_func
 1646              	MX_ETH_Init:
 1647              	.LFB333:
 662:Core/Src/main.c **** 
 1648              		.loc 1 662 1 view -0
 1649              		.cfi_startproc
 1650              		@ args = 0, pretend = 0, frame = 0
 1651              		@ frame_needed = 0, uses_anonymous_args = 0
 1652 0000 10B5     		push	{r4, lr}
 1653              	.LCFI19:
 1654              		.cfi_def_cfa_offset 8
 1655              		.cfi_offset 4, -8
 1656              		.cfi_offset 14, -4
 668:Core/Src/main.c **** 
 1657              		.loc 1 668 4 view .LVU517
ARM GAS  /tmp/ccyDyxuM.s 			page 73


 673:Core/Src/main.c ****   MACAddr[0] = 0x00;
 1658              		.loc 1 673 3 view .LVU518
 673:Core/Src/main.c ****   MACAddr[0] = 0x00;
 1659              		.loc 1 673 17 is_stmt 0 view .LVU519
 1660 0002 1448     		ldr	r0, .L70
 1661 0004 144B     		ldr	r3, .L70+4
 1662 0006 0360     		str	r3, [r0]
 674:Core/Src/main.c ****   MACAddr[1] = 0x80;
 1663              		.loc 1 674 3 is_stmt 1 view .LVU520
 674:Core/Src/main.c ****   MACAddr[1] = 0x80;
 1664              		.loc 1 674 14 is_stmt 0 view .LVU521
 1665 0008 144B     		ldr	r3, .L70+8
 1666 000a 0022     		movs	r2, #0
 1667 000c 1A70     		strb	r2, [r3]
 675:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 1668              		.loc 1 675 3 is_stmt 1 view .LVU522
 675:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 1669              		.loc 1 675 14 is_stmt 0 view .LVU523
 1670 000e 8021     		movs	r1, #128
 1671 0010 5970     		strb	r1, [r3, #1]
 676:Core/Src/main.c ****   MACAddr[3] = 0x00;
 1672              		.loc 1 676 3 is_stmt 1 view .LVU524
 676:Core/Src/main.c ****   MACAddr[3] = 0x00;
 1673              		.loc 1 676 14 is_stmt 0 view .LVU525
 1674 0012 E121     		movs	r1, #225
 1675 0014 9970     		strb	r1, [r3, #2]
 677:Core/Src/main.c ****   MACAddr[4] = 0x00;
 1676              		.loc 1 677 3 is_stmt 1 view .LVU526
 677:Core/Src/main.c ****   MACAddr[4] = 0x00;
 1677              		.loc 1 677 14 is_stmt 0 view .LVU527
 1678 0016 DA70     		strb	r2, [r3, #3]
 678:Core/Src/main.c ****   MACAddr[5] = 0x00;
 1679              		.loc 1 678 3 is_stmt 1 view .LVU528
 678:Core/Src/main.c ****   MACAddr[5] = 0x00;
 1680              		.loc 1 678 14 is_stmt 0 view .LVU529
 1681 0018 1A71     		strb	r2, [r3, #4]
 679:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 1682              		.loc 1 679 3 is_stmt 1 view .LVU530
 679:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 1683              		.loc 1 679 14 is_stmt 0 view .LVU531
 1684 001a 5A71     		strb	r2, [r3, #5]
 680:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 1685              		.loc 1 680 3 is_stmt 1 view .LVU532
 680:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 1686              		.loc 1 680 21 is_stmt 0 view .LVU533
 1687 001c 4360     		str	r3, [r0, #4]
 681:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 1688              		.loc 1 681 3 is_stmt 1 view .LVU534
 681:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 1689              		.loc 1 681 28 is_stmt 0 view .LVU535
 1690 001e 4FF40003 		mov	r3, #8388608
 1691 0022 8360     		str	r3, [r0, #8]
 682:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 1692              		.loc 1 682 3 is_stmt 1 view .LVU536
 682:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 1693              		.loc 1 682 20 is_stmt 0 view .LVU537
 1694 0024 0E4B     		ldr	r3, .L70+12
ARM GAS  /tmp/ccyDyxuM.s 			page 74


 1695 0026 C360     		str	r3, [r0, #12]
 683:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 1696              		.loc 1 683 3 is_stmt 1 view .LVU538
 683:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 1697              		.loc 1 683 20 is_stmt 0 view .LVU539
 1698 0028 0E4B     		ldr	r3, .L70+16
 1699 002a 0361     		str	r3, [r0, #16]
 684:Core/Src/main.c **** 
 1700              		.loc 1 684 3 is_stmt 1 view .LVU540
 684:Core/Src/main.c **** 
 1701              		.loc 1 684 23 is_stmt 0 view .LVU541
 1702 002c 40F2F453 		movw	r3, #1524
 1703 0030 4361     		str	r3, [r0, #20]
 690:Core/Src/main.c ****   {
 1704              		.loc 1 690 3 is_stmt 1 view .LVU542
 690:Core/Src/main.c ****   {
 1705              		.loc 1 690 7 is_stmt 0 view .LVU543
 1706 0032 FFF7FEFF 		bl	HAL_ETH_Init
 1707              	.LVL121:
 690:Core/Src/main.c ****   {
 1708              		.loc 1 690 6 discriminator 1 view .LVU544
 1709 0036 58B9     		cbnz	r0, .L69
 695:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 1710              		.loc 1 695 3 is_stmt 1 view .LVU545
 1711 0038 0B4C     		ldr	r4, .L70+20
 1712 003a 3822     		movs	r2, #56
 1713 003c 0021     		movs	r1, #0
 1714 003e 2046     		mov	r0, r4
 1715 0040 FFF7FEFF 		bl	memset
 1716              	.LVL122:
 696:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 1717              		.loc 1 696 3 view .LVU546
 696:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 1718              		.loc 1 696 23 is_stmt 0 view .LVU547
 1719 0044 2123     		movs	r3, #33
 1720 0046 2360     		str	r3, [r4]
 697:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 1721              		.loc 1 697 3 is_stmt 1 view .LVU548
 697:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 1722              		.loc 1 697 25 is_stmt 0 view .LVU549
 1723 0048 4FF44003 		mov	r3, #12582912
 1724 004c 6361     		str	r3, [r4, #20]
 698:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 1725              		.loc 1 698 3 is_stmt 1 view .LVU550
 703:Core/Src/main.c **** 
 1726              		.loc 1 703 1 is_stmt 0 view .LVU551
 1727 004e 10BD     		pop	{r4, pc}
 1728              	.L69:
 692:Core/Src/main.c ****   }
 1729              		.loc 1 692 5 is_stmt 1 view .LVU552
 1730 0050 FFF7FEFF 		bl	Error_Handler
 1731              	.LVL123:
 1732              	.L71:
 1733              		.align	2
 1734              	.L70:
 1735 0054 00000000 		.word	heth
 1736 0058 00800240 		.word	1073905664
ARM GAS  /tmp/ccyDyxuM.s 			page 75


 1737 005c 00000000 		.word	MACAddr.0
 1738 0060 00000000 		.word	DMATxDscrTab
 1739 0064 00000000 		.word	DMARxDscrTab
 1740 0068 00000000 		.word	TxConfig
 1741              		.cfi_endproc
 1742              	.LFE333:
 1744              		.section	.text.MX_FMC_Init,"ax",%progbits
 1745              		.align	1
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1750              	MX_FMC_Init:
 1751              	.LFB351:
1591:Core/Src/main.c **** 
 1752              		.loc 1 1591 1 view -0
 1753              		.cfi_startproc
 1754              		@ args = 0, pretend = 0, frame = 32
 1755              		@ frame_needed = 0, uses_anonymous_args = 0
 1756 0000 10B5     		push	{r4, lr}
 1757              	.LCFI20:
 1758              		.cfi_def_cfa_offset 8
 1759              		.cfi_offset 4, -8
 1760              		.cfi_offset 14, -4
 1761 0002 88B0     		sub	sp, sp, #32
 1762              	.LCFI21:
 1763              		.cfi_def_cfa_offset 40
1597:Core/Src/main.c **** 
 1764              		.loc 1 1597 3 view .LVU554
1597:Core/Src/main.c **** 
 1765              		.loc 1 1597 27 is_stmt 0 view .LVU555
 1766 0004 01A9     		add	r1, sp, #4
 1767 0006 0023     		movs	r3, #0
 1768 0008 0193     		str	r3, [sp, #4]
 1769 000a 4B60     		str	r3, [r1, #4]
 1770 000c 8B60     		str	r3, [r1, #8]
 1771 000e CB60     		str	r3, [r1, #12]
 1772 0010 0B61     		str	r3, [r1, #16]
 1773 0012 4B61     		str	r3, [r1, #20]
 1774 0014 8B61     		str	r3, [r1, #24]
1605:Core/Src/main.c ****   /* hsdram1.Init */
 1775              		.loc 1 1605 3 is_stmt 1 view .LVU556
1605:Core/Src/main.c ****   /* hsdram1.Init */
 1776              		.loc 1 1605 20 is_stmt 0 view .LVU557
 1777 0016 1348     		ldr	r0, .L76
 1778 0018 134A     		ldr	r2, .L76+4
 1779 001a 0260     		str	r2, [r0]
1607:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1780              		.loc 1 1607 3 is_stmt 1 view .LVU558
1607:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1781              		.loc 1 1607 23 is_stmt 0 view .LVU559
 1782 001c 4360     		str	r3, [r0, #4]
1608:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1783              		.loc 1 1608 3 is_stmt 1 view .LVU560
1608:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1784              		.loc 1 1608 33 is_stmt 0 view .LVU561
 1785 001e 8360     		str	r3, [r0, #8]
1609:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
ARM GAS  /tmp/ccyDyxuM.s 			page 76


 1786              		.loc 1 1609 3 is_stmt 1 view .LVU562
1609:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1787              		.loc 1 1609 30 is_stmt 0 view .LVU563
 1788 0020 0424     		movs	r4, #4
 1789 0022 C460     		str	r4, [r0, #12]
1610:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1790              		.loc 1 1610 3 is_stmt 1 view .LVU564
1610:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1791              		.loc 1 1610 32 is_stmt 0 view .LVU565
 1792 0024 1022     		movs	r2, #16
 1793 0026 0261     		str	r2, [r0, #16]
1611:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1794              		.loc 1 1611 3 is_stmt 1 view .LVU566
1611:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1795              		.loc 1 1611 35 is_stmt 0 view .LVU567
 1796 0028 4022     		movs	r2, #64
 1797 002a 4261     		str	r2, [r0, #20]
1612:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1798              		.loc 1 1612 3 is_stmt 1 view .LVU568
1612:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1799              		.loc 1 1612 27 is_stmt 0 view .LVU569
 1800 002c 4FF4C072 		mov	r2, #384
 1801 0030 8261     		str	r2, [r0, #24]
1613:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1802              		.loc 1 1613 3 is_stmt 1 view .LVU570
1613:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1803              		.loc 1 1613 32 is_stmt 0 view .LVU571
 1804 0032 C361     		str	r3, [r0, #28]
1614:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1805              		.loc 1 1614 3 is_stmt 1 view .LVU572
1614:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1806              		.loc 1 1614 30 is_stmt 0 view .LVU573
 1807 0034 4FF40062 		mov	r2, #2048
 1808 0038 0262     		str	r2, [r0, #32]
1615:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1809              		.loc 1 1615 3 is_stmt 1 view .LVU574
1615:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1810              		.loc 1 1615 26 is_stmt 0 view .LVU575
 1811 003a 4FF48052 		mov	r2, #4096
 1812 003e 4262     		str	r2, [r0, #36]
1616:Core/Src/main.c ****   /* SdramTiming */
 1813              		.loc 1 1616 3 is_stmt 1 view .LVU576
1616:Core/Src/main.c ****   /* SdramTiming */
 1814              		.loc 1 1616 30 is_stmt 0 view .LVU577
 1815 0040 8362     		str	r3, [r0, #40]
1618:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1816              		.loc 1 1618 3 is_stmt 1 view .LVU578
1618:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1817              		.loc 1 1618 33 is_stmt 0 view .LVU579
 1818 0042 0223     		movs	r3, #2
 1819 0044 0193     		str	r3, [sp, #4]
1619:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1820              		.loc 1 1619 3 is_stmt 1 view .LVU580
1619:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1821              		.loc 1 1619 36 is_stmt 0 view .LVU581
 1822 0046 0722     		movs	r2, #7
 1823 0048 0292     		str	r2, [sp, #8]
ARM GAS  /tmp/ccyDyxuM.s 			page 77


1620:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1824              		.loc 1 1620 3 is_stmt 1 view .LVU582
1620:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1825              		.loc 1 1620 31 is_stmt 0 view .LVU583
 1826 004a 0394     		str	r4, [sp, #12]
1621:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1827              		.loc 1 1621 3 is_stmt 1 view .LVU584
1621:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1828              		.loc 1 1621 29 is_stmt 0 view .LVU585
 1829 004c 0492     		str	r2, [sp, #16]
1622:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1830              		.loc 1 1622 3 is_stmt 1 view .LVU586
1622:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1831              		.loc 1 1622 33 is_stmt 0 view .LVU587
 1832 004e 0322     		movs	r2, #3
 1833 0050 0592     		str	r2, [sp, #20]
1623:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1834              		.loc 1 1623 3 is_stmt 1 view .LVU588
1623:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1835              		.loc 1 1623 23 is_stmt 0 view .LVU589
 1836 0052 0693     		str	r3, [sp, #24]
1624:Core/Src/main.c **** 
 1837              		.loc 1 1624 3 is_stmt 1 view .LVU590
1624:Core/Src/main.c **** 
 1838              		.loc 1 1624 24 is_stmt 0 view .LVU591
 1839 0054 0793     		str	r3, [sp, #28]
1626:Core/Src/main.c ****   {
 1840              		.loc 1 1626 3 is_stmt 1 view .LVU592
1626:Core/Src/main.c ****   {
 1841              		.loc 1 1626 7 is_stmt 0 view .LVU593
 1842 0056 FFF7FEFF 		bl	HAL_SDRAM_Init
 1843              	.LVL124:
1626:Core/Src/main.c ****   {
 1844              		.loc 1 1626 6 discriminator 1 view .LVU594
 1845 005a 08B9     		cbnz	r0, .L75
1634:Core/Src/main.c **** 
 1846              		.loc 1 1634 1 view .LVU595
 1847 005c 08B0     		add	sp, sp, #32
 1848              	.LCFI22:
 1849              		.cfi_remember_state
 1850              		.cfi_def_cfa_offset 8
 1851              		@ sp needed
 1852 005e 10BD     		pop	{r4, pc}
 1853              	.L75:
 1854              	.LCFI23:
 1855              		.cfi_restore_state
1628:Core/Src/main.c ****   }
 1856              		.loc 1 1628 5 is_stmt 1 view .LVU596
 1857 0060 FFF7FEFF 		bl	Error_Handler
 1858              	.LVL125:
 1859              	.L77:
 1860              		.align	2
 1861              	.L76:
 1862 0064 00000000 		.word	hsdram1
 1863 0068 400100A0 		.word	-1610612416
 1864              		.cfi_endproc
 1865              	.LFE351:
ARM GAS  /tmp/ccyDyxuM.s 			page 78


 1867              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1868              		.align	1
 1869              		.syntax unified
 1870              		.thumb
 1871              		.thumb_func
 1873              	MX_I2C1_Init:
 1874              	.LFB334:
 711:Core/Src/main.c **** 
 1875              		.loc 1 711 1 view -0
 1876              		.cfi_startproc
 1877              		@ args = 0, pretend = 0, frame = 0
 1878              		@ frame_needed = 0, uses_anonymous_args = 0
 1879 0000 08B5     		push	{r3, lr}
 1880              	.LCFI24:
 1881              		.cfi_def_cfa_offset 8
 1882              		.cfi_offset 3, -8
 1883              		.cfi_offset 14, -4
 720:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 1884              		.loc 1 720 3 view .LVU598
 720:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 1885              		.loc 1 720 18 is_stmt 0 view .LVU599
 1886 0002 1148     		ldr	r0, .L86
 1887 0004 114B     		ldr	r3, .L86+4
 1888 0006 0360     		str	r3, [r0]
 721:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1889              		.loc 1 721 3 is_stmt 1 view .LVU600
 721:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1890              		.loc 1 721 21 is_stmt 0 view .LVU601
 1891 0008 114B     		ldr	r3, .L86+8
 1892 000a 4360     		str	r3, [r0, #4]
 722:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1893              		.loc 1 722 3 is_stmt 1 view .LVU602
 722:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1894              		.loc 1 722 26 is_stmt 0 view .LVU603
 1895 000c 0023     		movs	r3, #0
 1896 000e 8360     		str	r3, [r0, #8]
 723:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1897              		.loc 1 723 3 is_stmt 1 view .LVU604
 723:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1898              		.loc 1 723 29 is_stmt 0 view .LVU605
 1899 0010 0122     		movs	r2, #1
 1900 0012 C260     		str	r2, [r0, #12]
 724:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1901              		.loc 1 724 3 is_stmt 1 view .LVU606
 724:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1902              		.loc 1 724 30 is_stmt 0 view .LVU607
 1903 0014 0361     		str	r3, [r0, #16]
 725:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1904              		.loc 1 725 3 is_stmt 1 view .LVU608
 725:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1905              		.loc 1 725 26 is_stmt 0 view .LVU609
 1906 0016 4361     		str	r3, [r0, #20]
 726:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1907              		.loc 1 726 3 is_stmt 1 view .LVU610
 726:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1908              		.loc 1 726 31 is_stmt 0 view .LVU611
 1909 0018 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccyDyxuM.s 			page 79


 727:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1910              		.loc 1 727 3 is_stmt 1 view .LVU612
 727:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1911              		.loc 1 727 30 is_stmt 0 view .LVU613
 1912 001a C361     		str	r3, [r0, #28]
 728:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1913              		.loc 1 728 3 is_stmt 1 view .LVU614
 728:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1914              		.loc 1 728 28 is_stmt 0 view .LVU615
 1915 001c 0362     		str	r3, [r0, #32]
 729:Core/Src/main.c ****   {
 1916              		.loc 1 729 3 is_stmt 1 view .LVU616
 729:Core/Src/main.c ****   {
 1917              		.loc 1 729 7 is_stmt 0 view .LVU617
 1918 001e FFF7FEFF 		bl	HAL_I2C_Init
 1919              	.LVL126:
 729:Core/Src/main.c ****   {
 1920              		.loc 1 729 6 discriminator 1 view .LVU618
 1921 0022 50B9     		cbnz	r0, .L83
 736:Core/Src/main.c ****   {
 1922              		.loc 1 736 3 is_stmt 1 view .LVU619
 736:Core/Src/main.c ****   {
 1923              		.loc 1 736 7 is_stmt 0 view .LVU620
 1924 0024 0021     		movs	r1, #0
 1925 0026 0848     		ldr	r0, .L86
 1926 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1927              	.LVL127:
 736:Core/Src/main.c ****   {
 1928              		.loc 1 736 6 discriminator 1 view .LVU621
 1929 002c 38B9     		cbnz	r0, .L84
 743:Core/Src/main.c ****   {
 1930              		.loc 1 743 3 is_stmt 1 view .LVU622
 743:Core/Src/main.c ****   {
 1931              		.loc 1 743 7 is_stmt 0 view .LVU623
 1932 002e 0021     		movs	r1, #0
 1933 0030 0548     		ldr	r0, .L86
 1934 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1935              	.LVL128:
 743:Core/Src/main.c ****   {
 1936              		.loc 1 743 6 discriminator 1 view .LVU624
 1937 0036 20B9     		cbnz	r0, .L85
 751:Core/Src/main.c **** 
 1938              		.loc 1 751 1 view .LVU625
 1939 0038 08BD     		pop	{r3, pc}
 1940              	.L83:
 731:Core/Src/main.c ****   }
 1941              		.loc 1 731 5 is_stmt 1 view .LVU626
 1942 003a FFF7FEFF 		bl	Error_Handler
 1943              	.LVL129:
 1944              	.L84:
 738:Core/Src/main.c ****   }
 1945              		.loc 1 738 5 view .LVU627
 1946 003e FFF7FEFF 		bl	Error_Handler
 1947              	.LVL130:
 1948              	.L85:
 745:Core/Src/main.c ****   }
 1949              		.loc 1 745 5 view .LVU628
ARM GAS  /tmp/ccyDyxuM.s 			page 80


 1950 0042 FFF7FEFF 		bl	Error_Handler
 1951              	.LVL131:
 1952              	.L87:
 1953 0046 00BF     		.align	2
 1954              	.L86:
 1955 0048 00000000 		.word	hi2c1
 1956 004c 00540040 		.word	1073763328
 1957 0050 FFEAC000 		.word	12643071
 1958              		.cfi_endproc
 1959              	.LFE334:
 1961              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1962              		.align	1
 1963              		.syntax unified
 1964              		.thumb
 1965              		.thumb_func
 1967              	MX_I2C3_Init:
 1968              	.LFB335:
 759:Core/Src/main.c **** 
 1969              		.loc 1 759 1 view -0
 1970              		.cfi_startproc
 1971              		@ args = 0, pretend = 0, frame = 0
 1972              		@ frame_needed = 0, uses_anonymous_args = 0
 1973 0000 08B5     		push	{r3, lr}
 1974              	.LCFI25:
 1975              		.cfi_def_cfa_offset 8
 1976              		.cfi_offset 3, -8
 1977              		.cfi_offset 14, -4
 768:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1978              		.loc 1 768 3 view .LVU630
 768:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1979              		.loc 1 768 18 is_stmt 0 view .LVU631
 1980 0002 1148     		ldr	r0, .L96
 1981 0004 114B     		ldr	r3, .L96+4
 1982 0006 0360     		str	r3, [r0]
 769:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1983              		.loc 1 769 3 is_stmt 1 view .LVU632
 769:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1984              		.loc 1 769 21 is_stmt 0 view .LVU633
 1985 0008 114B     		ldr	r3, .L96+8
 1986 000a 4360     		str	r3, [r0, #4]
 770:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1987              		.loc 1 770 3 is_stmt 1 view .LVU634
 770:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1988              		.loc 1 770 26 is_stmt 0 view .LVU635
 1989 000c 0023     		movs	r3, #0
 1990 000e 8360     		str	r3, [r0, #8]
 771:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1991              		.loc 1 771 3 is_stmt 1 view .LVU636
 771:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1992              		.loc 1 771 29 is_stmt 0 view .LVU637
 1993 0010 0122     		movs	r2, #1
 1994 0012 C260     		str	r2, [r0, #12]
 772:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1995              		.loc 1 772 3 is_stmt 1 view .LVU638
 772:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1996              		.loc 1 772 30 is_stmt 0 view .LVU639
 1997 0014 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccyDyxuM.s 			page 81


 773:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1998              		.loc 1 773 3 is_stmt 1 view .LVU640
 773:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1999              		.loc 1 773 26 is_stmt 0 view .LVU641
 2000 0016 4361     		str	r3, [r0, #20]
 774:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2001              		.loc 1 774 3 is_stmt 1 view .LVU642
 774:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2002              		.loc 1 774 31 is_stmt 0 view .LVU643
 2003 0018 8361     		str	r3, [r0, #24]
 775:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2004              		.loc 1 775 3 is_stmt 1 view .LVU644
 775:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2005              		.loc 1 775 30 is_stmt 0 view .LVU645
 2006 001a C361     		str	r3, [r0, #28]
 776:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 2007              		.loc 1 776 3 is_stmt 1 view .LVU646
 776:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 2008              		.loc 1 776 28 is_stmt 0 view .LVU647
 2009 001c 0362     		str	r3, [r0, #32]
 777:Core/Src/main.c ****   {
 2010              		.loc 1 777 3 is_stmt 1 view .LVU648
 777:Core/Src/main.c ****   {
 2011              		.loc 1 777 7 is_stmt 0 view .LVU649
 2012 001e FFF7FEFF 		bl	HAL_I2C_Init
 2013              	.LVL132:
 777:Core/Src/main.c ****   {
 2014              		.loc 1 777 6 discriminator 1 view .LVU650
 2015 0022 50B9     		cbnz	r0, .L93
 784:Core/Src/main.c ****   {
 2016              		.loc 1 784 3 is_stmt 1 view .LVU651
 784:Core/Src/main.c ****   {
 2017              		.loc 1 784 7 is_stmt 0 view .LVU652
 2018 0024 0021     		movs	r1, #0
 2019 0026 0848     		ldr	r0, .L96
 2020 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 2021              	.LVL133:
 784:Core/Src/main.c ****   {
 2022              		.loc 1 784 6 discriminator 1 view .LVU653
 2023 002c 38B9     		cbnz	r0, .L94
 791:Core/Src/main.c ****   {
 2024              		.loc 1 791 3 is_stmt 1 view .LVU654
 791:Core/Src/main.c ****   {
 2025              		.loc 1 791 7 is_stmt 0 view .LVU655
 2026 002e 0021     		movs	r1, #0
 2027 0030 0548     		ldr	r0, .L96
 2028 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 2029              	.LVL134:
 791:Core/Src/main.c ****   {
 2030              		.loc 1 791 6 discriminator 1 view .LVU656
 2031 0036 20B9     		cbnz	r0, .L95
 799:Core/Src/main.c **** 
 2032              		.loc 1 799 1 view .LVU657
 2033 0038 08BD     		pop	{r3, pc}
 2034              	.L93:
 779:Core/Src/main.c ****   }
 2035              		.loc 1 779 5 is_stmt 1 view .LVU658
ARM GAS  /tmp/ccyDyxuM.s 			page 82


 2036 003a FFF7FEFF 		bl	Error_Handler
 2037              	.LVL135:
 2038              	.L94:
 786:Core/Src/main.c ****   }
 2039              		.loc 1 786 5 view .LVU659
 2040 003e FFF7FEFF 		bl	Error_Handler
 2041              	.LVL136:
 2042              	.L95:
 793:Core/Src/main.c ****   }
 2043              		.loc 1 793 5 view .LVU660
 2044 0042 FFF7FEFF 		bl	Error_Handler
 2045              	.LVL137:
 2046              	.L97:
 2047 0046 00BF     		.align	2
 2048              	.L96:
 2049 0048 00000000 		.word	hi2c3
 2050 004c 005C0040 		.word	1073765376
 2051 0050 FFEAC000 		.word	12643071
 2052              		.cfi_endproc
 2053              	.LFE335:
 2055              		.section	.text.MX_LTDC_Init,"ax",%progbits
 2056              		.align	1
 2057              		.syntax unified
 2058              		.thumb
 2059              		.thumb_func
 2061              	MX_LTDC_Init:
 2062              	.LFB336:
 807:Core/Src/main.c **** 
 2063              		.loc 1 807 1 view -0
 2064              		.cfi_startproc
 2065              		@ args = 0, pretend = 0, frame = 0
 2066              		@ frame_needed = 0, uses_anonymous_args = 0
 2067 0000 10B5     		push	{r4, lr}
 2068              	.LCFI26:
 2069              		.cfi_def_cfa_offset 8
 2070              		.cfi_offset 4, -8
 2071              		.cfi_offset 14, -4
 818:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 2072              		.loc 1 818 3 view .LVU662
 818:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 2073              		.loc 1 818 18 is_stmt 0 view .LVU663
 2074 0002 2648     		ldr	r0, .L104
 2075 0004 264B     		ldr	r3, .L104+4
 2076 0006 0360     		str	r3, [r0]
 819:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 2077              		.loc 1 819 3 is_stmt 1 view .LVU664
 819:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 2078              		.loc 1 819 25 is_stmt 0 view .LVU665
 2079 0008 0023     		movs	r3, #0
 2080 000a 4360     		str	r3, [r0, #4]
 820:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 2081              		.loc 1 820 3 is_stmt 1 view .LVU666
 820:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 2082              		.loc 1 820 25 is_stmt 0 view .LVU667
 2083 000c 8360     		str	r3, [r0, #8]
 821:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 2084              		.loc 1 821 3 is_stmt 1 view .LVU668
ARM GAS  /tmp/ccyDyxuM.s 			page 83


 821:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 2085              		.loc 1 821 25 is_stmt 0 view .LVU669
 2086 000e C360     		str	r3, [r0, #12]
 822:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 2087              		.loc 1 822 3 is_stmt 1 view .LVU670
 822:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 2088              		.loc 1 822 25 is_stmt 0 view .LVU671
 2089 0010 0361     		str	r3, [r0, #16]
 823:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 2090              		.loc 1 823 3 is_stmt 1 view .LVU672
 823:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 2091              		.loc 1 823 29 is_stmt 0 view .LVU673
 2092 0012 2822     		movs	r2, #40
 2093 0014 4261     		str	r2, [r0, #20]
 824:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 2094              		.loc 1 824 3 is_stmt 1 view .LVU674
 824:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 2095              		.loc 1 824 27 is_stmt 0 view .LVU675
 2096 0016 0922     		movs	r2, #9
 2097 0018 8261     		str	r2, [r0, #24]
 825:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 2098              		.loc 1 825 3 is_stmt 1 view .LVU676
 825:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 2099              		.loc 1 825 29 is_stmt 0 view .LVU677
 2100 001a 3522     		movs	r2, #53
 2101 001c C261     		str	r2, [r0, #28]
 826:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 2102              		.loc 1 826 3 is_stmt 1 view .LVU678
 826:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 2103              		.loc 1 826 29 is_stmt 0 view .LVU679
 2104 001e 0B22     		movs	r2, #11
 2105 0020 0262     		str	r2, [r0, #32]
 827:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 2106              		.loc 1 827 3 is_stmt 1 view .LVU680
 827:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 2107              		.loc 1 827 33 is_stmt 0 view .LVU681
 2108 0022 40F21522 		movw	r2, #533
 2109 0026 4262     		str	r2, [r0, #36]
 828:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 2110              		.loc 1 828 3 is_stmt 1 view .LVU682
 828:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 2111              		.loc 1 828 33 is_stmt 0 view .LVU683
 2112 0028 40F21B12 		movw	r2, #283
 2113 002c 8262     		str	r2, [r0, #40]
 829:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 2114              		.loc 1 829 3 is_stmt 1 view .LVU684
 829:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 2115              		.loc 1 829 25 is_stmt 0 view .LVU685
 2116 002e 40F23522 		movw	r2, #565
 2117 0032 C262     		str	r2, [r0, #44]
 830:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 2118              		.loc 1 830 3 is_stmt 1 view .LVU686
 830:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 2119              		.loc 1 830 25 is_stmt 0 view .LVU687
 2120 0034 40F21D12 		movw	r2, #285
 2121 0038 0263     		str	r2, [r0, #48]
 831:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
ARM GAS  /tmp/ccyDyxuM.s 			page 84


 2122              		.loc 1 831 3 is_stmt 1 view .LVU688
 831:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 2123              		.loc 1 831 29 is_stmt 0 view .LVU689
 2124 003a 80F83430 		strb	r3, [r0, #52]
 832:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 2125              		.loc 1 832 3 is_stmt 1 view .LVU690
 832:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 2126              		.loc 1 832 30 is_stmt 0 view .LVU691
 2127 003e 80F83530 		strb	r3, [r0, #53]
 833:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 2128              		.loc 1 833 3 is_stmt 1 view .LVU692
 833:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 2129              		.loc 1 833 28 is_stmt 0 view .LVU693
 2130 0042 80F83630 		strb	r3, [r0, #54]
 834:Core/Src/main.c ****   {
 2131              		.loc 1 834 3 is_stmt 1 view .LVU694
 834:Core/Src/main.c ****   {
 2132              		.loc 1 834 7 is_stmt 0 view .LVU695
 2133 0046 FFF7FEFF 		bl	HAL_LTDC_Init
 2134              	.LVL138:
 834:Core/Src/main.c ****   {
 2135              		.loc 1 834 6 discriminator 1 view .LVU696
 2136 004a 18BB     		cbnz	r0, .L102
 838:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 2137              		.loc 1 838 3 is_stmt 1 view .LVU697
 838:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 2138              		.loc 1 838 22 is_stmt 0 view .LVU698
 2139 004c 1549     		ldr	r1, .L104+8
 2140 004e 0022     		movs	r2, #0
 2141 0050 0A60     		str	r2, [r1]
 839:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 2142              		.loc 1 839 3 is_stmt 1 view .LVU699
 839:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 2143              		.loc 1 839 22 is_stmt 0 view .LVU700
 2144 0052 4FF4F070 		mov	r0, #480
 2145 0056 4860     		str	r0, [r1, #4]
 840:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 2146              		.loc 1 840 3 is_stmt 1 view .LVU701
 840:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 2147              		.loc 1 840 22 is_stmt 0 view .LVU702
 2148 0058 8A60     		str	r2, [r1, #8]
 841:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 2149              		.loc 1 841 3 is_stmt 1 view .LVU703
 841:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 2150              		.loc 1 841 22 is_stmt 0 view .LVU704
 2151 005a 4FF48873 		mov	r3, #272
 2152 005e CB60     		str	r3, [r1, #12]
 842:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 2153              		.loc 1 842 3 is_stmt 1 view .LVU705
 842:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 2154              		.loc 1 842 25 is_stmt 0 view .LVU706
 2155 0060 0224     		movs	r4, #2
 2156 0062 0C61     		str	r4, [r1, #16]
 843:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 2157              		.loc 1 843 3 is_stmt 1 view .LVU707
 843:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 2158              		.loc 1 843 19 is_stmt 0 view .LVU708
ARM GAS  /tmp/ccyDyxuM.s 			page 85


 2159 0064 FF24     		movs	r4, #255
 2160 0066 4C61     		str	r4, [r1, #20]
 844:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 2161              		.loc 1 844 3 is_stmt 1 view .LVU709
 844:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 2162              		.loc 1 844 20 is_stmt 0 view .LVU710
 2163 0068 8A61     		str	r2, [r1, #24]
 845:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 2164              		.loc 1 845 3 is_stmt 1 view .LVU711
 845:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 2165              		.loc 1 845 29 is_stmt 0 view .LVU712
 2166 006a 4FF4C064 		mov	r4, #1536
 2167 006e CC61     		str	r4, [r1, #28]
 846:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 2168              		.loc 1 846 3 is_stmt 1 view .LVU713
 846:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 2169              		.loc 1 846 29 is_stmt 0 view .LVU714
 2170 0070 0724     		movs	r4, #7
 2171 0072 0C62     		str	r4, [r1, #32]
 847:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 2172              		.loc 1 847 3 is_stmt 1 view .LVU715
 847:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 2173              		.loc 1 847 27 is_stmt 0 view .LVU716
 2174 0074 4FF04044 		mov	r4, #-1073741824
 2175 0078 4C62     		str	r4, [r1, #36]
 848:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 2176              		.loc 1 848 3 is_stmt 1 view .LVU717
 848:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 2177              		.loc 1 848 24 is_stmt 0 view .LVU718
 2178 007a 8862     		str	r0, [r1, #40]
 849:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 2179              		.loc 1 849 3 is_stmt 1 view .LVU719
 849:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 2180              		.loc 1 849 25 is_stmt 0 view .LVU720
 2181 007c CB62     		str	r3, [r1, #44]
 850:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 2182              		.loc 1 850 3 is_stmt 1 view .LVU721
 850:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 2183              		.loc 1 850 28 is_stmt 0 view .LVU722
 2184 007e 81F83020 		strb	r2, [r1, #48]
 851:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 2185              		.loc 1 851 3 is_stmt 1 view .LVU723
 851:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 2186              		.loc 1 851 29 is_stmt 0 view .LVU724
 2187 0082 81F83120 		strb	r2, [r1, #49]
 852:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 2188              		.loc 1 852 3 is_stmt 1 view .LVU725
 852:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 2189              		.loc 1 852 27 is_stmt 0 view .LVU726
 2190 0086 81F83220 		strb	r2, [r1, #50]
 853:Core/Src/main.c ****   {
 2191              		.loc 1 853 3 is_stmt 1 view .LVU727
 853:Core/Src/main.c ****   {
 2192              		.loc 1 853 7 is_stmt 0 view .LVU728
 2193 008a 0448     		ldr	r0, .L104
 2194 008c FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 2195              	.LVL139:
ARM GAS  /tmp/ccyDyxuM.s 			page 86


 853:Core/Src/main.c ****   {
 2196              		.loc 1 853 6 discriminator 1 view .LVU729
 2197 0090 10B9     		cbnz	r0, .L103
 861:Core/Src/main.c **** 
 2198              		.loc 1 861 1 view .LVU730
 2199 0092 10BD     		pop	{r4, pc}
 2200              	.L102:
 836:Core/Src/main.c ****   }
 2201              		.loc 1 836 5 is_stmt 1 view .LVU731
 2202 0094 FFF7FEFF 		bl	Error_Handler
 2203              	.LVL140:
 2204              	.L103:
 855:Core/Src/main.c ****   }
 2205              		.loc 1 855 5 view .LVU732
 2206 0098 FFF7FEFF 		bl	Error_Handler
 2207              	.LVL141:
 2208              	.L105:
 2209              		.align	2
 2210              	.L104:
 2211 009c 00000000 		.word	hltdc
 2212 00a0 00680140 		.word	1073833984
 2213 00a4 00000000 		.word	pLayerCfg
 2214              		.cfi_endproc
 2215              	.LFE336:
 2217              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 2218              		.align	1
 2219              		.syntax unified
 2220              		.thumb
 2221              		.thumb_func
 2223              	MX_QUADSPI_Init:
 2224              	.LFB337:
 869:Core/Src/main.c **** 
 2225              		.loc 1 869 1 view -0
 2226              		.cfi_startproc
 2227              		@ args = 0, pretend = 0, frame = 0
 2228              		@ frame_needed = 0, uses_anonymous_args = 0
 2229 0000 08B5     		push	{r3, lr}
 2230              	.LCFI27:
 2231              		.cfi_def_cfa_offset 8
 2232              		.cfi_offset 3, -8
 2233              		.cfi_offset 14, -4
 879:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 2234              		.loc 1 879 3 view .LVU734
 879:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 2235              		.loc 1 879 18 is_stmt 0 view .LVU735
 2236 0002 0C48     		ldr	r0, .L110
 2237 0004 0C4B     		ldr	r3, .L110+4
 2238 0006 0360     		str	r3, [r0]
 880:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 2239              		.loc 1 880 3 is_stmt 1 view .LVU736
 880:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 2240              		.loc 1 880 29 is_stmt 0 view .LVU737
 2241 0008 0123     		movs	r3, #1
 2242 000a 4360     		str	r3, [r0, #4]
 881:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 2243              		.loc 1 881 3 is_stmt 1 view .LVU738
 881:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
ARM GAS  /tmp/ccyDyxuM.s 			page 87


 2244              		.loc 1 881 28 is_stmt 0 view .LVU739
 2245 000c 0423     		movs	r3, #4
 2246 000e 8360     		str	r3, [r0, #8]
 882:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 2247              		.loc 1 882 3 is_stmt 1 view .LVU740
 882:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 2248              		.loc 1 882 29 is_stmt 0 view .LVU741
 2249 0010 1023     		movs	r3, #16
 2250 0012 C360     		str	r3, [r0, #12]
 883:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 2251              		.loc 1 883 3 is_stmt 1 view .LVU742
 883:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 2252              		.loc 1 883 24 is_stmt 0 view .LVU743
 2253 0014 1823     		movs	r3, #24
 2254 0016 0361     		str	r3, [r0, #16]
 884:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 2255              		.loc 1 884 3 is_stmt 1 view .LVU744
 884:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 2256              		.loc 1 884 33 is_stmt 0 view .LVU745
 2257 0018 4FF4A063 		mov	r3, #1280
 2258 001c 4361     		str	r3, [r0, #20]
 885:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 2259              		.loc 1 885 3 is_stmt 1 view .LVU746
 885:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 2260              		.loc 1 885 24 is_stmt 0 view .LVU747
 2261 001e 0023     		movs	r3, #0
 2262 0020 8361     		str	r3, [r0, #24]
 886:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 2263              		.loc 1 886 3 is_stmt 1 view .LVU748
 886:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 2264              		.loc 1 886 22 is_stmt 0 view .LVU749
 2265 0022 C361     		str	r3, [r0, #28]
 887:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 2266              		.loc 1 887 3 is_stmt 1 view .LVU750
 887:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 2267              		.loc 1 887 24 is_stmt 0 view .LVU751
 2268 0024 0362     		str	r3, [r0, #32]
 888:Core/Src/main.c ****   {
 2269              		.loc 1 888 3 is_stmt 1 view .LVU752
 888:Core/Src/main.c ****   {
 2270              		.loc 1 888 7 is_stmt 0 view .LVU753
 2271 0026 FFF7FEFF 		bl	HAL_QSPI_Init
 2272              	.LVL142:
 888:Core/Src/main.c ****   {
 2273              		.loc 1 888 6 discriminator 1 view .LVU754
 2274 002a 00B9     		cbnz	r0, .L109
 896:Core/Src/main.c **** 
 2275              		.loc 1 896 1 view .LVU755
 2276 002c 08BD     		pop	{r3, pc}
 2277              	.L109:
 890:Core/Src/main.c ****   }
 2278              		.loc 1 890 5 is_stmt 1 view .LVU756
 2279 002e FFF7FEFF 		bl	Error_Handler
 2280              	.LVL143:
 2281              	.L111:
 2282 0032 00BF     		.align	2
 2283              	.L110:
ARM GAS  /tmp/ccyDyxuM.s 			page 88


 2284 0034 00000000 		.word	hqspi
 2285 0038 001000A0 		.word	-1610608640
 2286              		.cfi_endproc
 2287              	.LFE337:
 2289              		.section	.text.MX_RTC_Init,"ax",%progbits
 2290              		.align	1
 2291              		.syntax unified
 2292              		.thumb
 2293              		.thumb_func
 2295              	MX_RTC_Init:
 2296              	.LFB338:
 904:Core/Src/main.c **** 
 2297              		.loc 1 904 1 view -0
 2298              		.cfi_startproc
 2299              		@ args = 0, pretend = 0, frame = 64
 2300              		@ frame_needed = 0, uses_anonymous_args = 0
 2301 0000 10B5     		push	{r4, lr}
 2302              	.LCFI28:
 2303              		.cfi_def_cfa_offset 8
 2304              		.cfi_offset 4, -8
 2305              		.cfi_offset 14, -4
 2306 0002 90B0     		sub	sp, sp, #64
 2307              	.LCFI29:
 2308              		.cfi_def_cfa_offset 72
 910:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2309              		.loc 1 910 3 view .LVU758
 910:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2310              		.loc 1 910 19 is_stmt 0 view .LVU759
 2311 0004 0024     		movs	r4, #0
 2312 0006 0B94     		str	r4, [sp, #44]
 2313 0008 0C94     		str	r4, [sp, #48]
 2314 000a 0D94     		str	r4, [sp, #52]
 2315 000c 0E94     		str	r4, [sp, #56]
 2316 000e 0F94     		str	r4, [sp, #60]
 911:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 2317              		.loc 1 911 3 is_stmt 1 view .LVU760
 911:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 2318              		.loc 1 911 19 is_stmt 0 view .LVU761
 2319 0010 0A94     		str	r4, [sp, #40]
 912:Core/Src/main.c **** 
 2320              		.loc 1 912 3 is_stmt 1 view .LVU762
 912:Core/Src/main.c **** 
 2321              		.loc 1 912 20 is_stmt 0 view .LVU763
 2322 0012 2822     		movs	r2, #40
 2323 0014 2146     		mov	r1, r4
 2324 0016 6846     		mov	r0, sp
 2325 0018 FFF7FEFF 		bl	memset
 2326              	.LVL144:
 920:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2327              		.loc 1 920 3 is_stmt 1 view .LVU764
 920:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2328              		.loc 1 920 17 is_stmt 0 view .LVU765
 2329 001c 3148     		ldr	r0, .L126
 2330 001e 324B     		ldr	r3, .L126+4
 2331 0020 0360     		str	r3, [r0]
 921:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2332              		.loc 1 921 3 is_stmt 1 view .LVU766
ARM GAS  /tmp/ccyDyxuM.s 			page 89


 921:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2333              		.loc 1 921 24 is_stmt 0 view .LVU767
 2334 0022 4460     		str	r4, [r0, #4]
 922:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2335              		.loc 1 922 3 is_stmt 1 view .LVU768
 922:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2336              		.loc 1 922 26 is_stmt 0 view .LVU769
 2337 0024 7F23     		movs	r3, #127
 2338 0026 8360     		str	r3, [r0, #8]
 923:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2339              		.loc 1 923 3 is_stmt 1 view .LVU770
 923:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2340              		.loc 1 923 25 is_stmt 0 view .LVU771
 2341 0028 FF23     		movs	r3, #255
 2342 002a C360     		str	r3, [r0, #12]
 924:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2343              		.loc 1 924 3 is_stmt 1 view .LVU772
 924:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2344              		.loc 1 924 20 is_stmt 0 view .LVU773
 2345 002c 0461     		str	r4, [r0, #16]
 925:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2346              		.loc 1 925 3 is_stmt 1 view .LVU774
 925:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2347              		.loc 1 925 28 is_stmt 0 view .LVU775
 2348 002e 4461     		str	r4, [r0, #20]
 926:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2349              		.loc 1 926 3 is_stmt 1 view .LVU776
 926:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2350              		.loc 1 926 24 is_stmt 0 view .LVU777
 2351 0030 8461     		str	r4, [r0, #24]
 927:Core/Src/main.c ****   {
 2352              		.loc 1 927 3 is_stmt 1 view .LVU778
 927:Core/Src/main.c ****   {
 2353              		.loc 1 927 7 is_stmt 0 view .LVU779
 2354 0032 FFF7FEFF 		bl	HAL_RTC_Init
 2355              	.LVL145:
 927:Core/Src/main.c ****   {
 2356              		.loc 1 927 6 discriminator 1 view .LVU780
 2357 0036 0028     		cmp	r0, #0
 2358 0038 47D1     		bne	.L120
 938:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2359              		.loc 1 938 3 is_stmt 1 view .LVU781
 938:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2360              		.loc 1 938 15 is_stmt 0 view .LVU782
 2361 003a 0023     		movs	r3, #0
 2362 003c 8DF82C30 		strb	r3, [sp, #44]
 939:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2363              		.loc 1 939 3 is_stmt 1 view .LVU783
 939:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2364              		.loc 1 939 17 is_stmt 0 view .LVU784
 2365 0040 8DF82D30 		strb	r3, [sp, #45]
 940:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2366              		.loc 1 940 3 is_stmt 1 view .LVU785
 940:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2367              		.loc 1 940 17 is_stmt 0 view .LVU786
 2368 0044 8DF82E30 		strb	r3, [sp, #46]
 941:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
ARM GAS  /tmp/ccyDyxuM.s 			page 90


 2369              		.loc 1 941 3 is_stmt 1 view .LVU787
 941:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2370              		.loc 1 941 24 is_stmt 0 view .LVU788
 2371 0048 0E93     		str	r3, [sp, #56]
 942:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2372              		.loc 1 942 3 is_stmt 1 view .LVU789
 942:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2373              		.loc 1 942 24 is_stmt 0 view .LVU790
 2374 004a 0F93     		str	r3, [sp, #60]
 943:Core/Src/main.c ****   {
 2375              		.loc 1 943 3 is_stmt 1 view .LVU791
 943:Core/Src/main.c ****   {
 2376              		.loc 1 943 7 is_stmt 0 view .LVU792
 2377 004c 0122     		movs	r2, #1
 2378 004e 0BA9     		add	r1, sp, #44
 2379 0050 2448     		ldr	r0, .L126
 2380 0052 FFF7FEFF 		bl	HAL_RTC_SetTime
 2381              	.LVL146:
 943:Core/Src/main.c ****   {
 2382              		.loc 1 943 6 discriminator 1 view .LVU793
 2383 0056 0028     		cmp	r0, #0
 2384 0058 39D1     		bne	.L121
 947:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2385              		.loc 1 947 3 is_stmt 1 view .LVU794
 947:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2386              		.loc 1 947 17 is_stmt 0 view .LVU795
 2387 005a 0122     		movs	r2, #1
 2388 005c 8DF82820 		strb	r2, [sp, #40]
 948:Core/Src/main.c ****   sDate.Date = 0x1;
 2389              		.loc 1 948 3 is_stmt 1 view .LVU796
 948:Core/Src/main.c ****   sDate.Date = 0x1;
 2390              		.loc 1 948 15 is_stmt 0 view .LVU797
 2391 0060 8DF82920 		strb	r2, [sp, #41]
 949:Core/Src/main.c ****   sDate.Year = 0x0;
 2392              		.loc 1 949 3 is_stmt 1 view .LVU798
 949:Core/Src/main.c ****   sDate.Year = 0x0;
 2393              		.loc 1 949 14 is_stmt 0 view .LVU799
 2394 0064 8DF82A20 		strb	r2, [sp, #42]
 950:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 2395              		.loc 1 950 3 is_stmt 1 view .LVU800
 950:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 2396              		.loc 1 950 14 is_stmt 0 view .LVU801
 2397 0068 0023     		movs	r3, #0
 2398 006a 8DF82B30 		strb	r3, [sp, #43]
 951:Core/Src/main.c ****   {
 2399              		.loc 1 951 3 is_stmt 1 view .LVU802
 951:Core/Src/main.c ****   {
 2400              		.loc 1 951 7 is_stmt 0 view .LVU803
 2401 006e 0AA9     		add	r1, sp, #40
 2402 0070 1C48     		ldr	r0, .L126
 2403 0072 FFF7FEFF 		bl	HAL_RTC_SetDate
 2404              	.LVL147:
 951:Core/Src/main.c ****   {
 2405              		.loc 1 951 6 discriminator 1 view .LVU804
 2406 0076 60BB     		cbnz	r0, .L122
 958:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 2407              		.loc 1 958 3 is_stmt 1 view .LVU805
ARM GAS  /tmp/ccyDyxuM.s 			page 91


 958:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 2408              		.loc 1 958 26 is_stmt 0 view .LVU806
 2409 0078 0023     		movs	r3, #0
 2410 007a 8DF80030 		strb	r3, [sp]
 959:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 2411              		.loc 1 959 3 is_stmt 1 view .LVU807
 959:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 2412              		.loc 1 959 28 is_stmt 0 view .LVU808
 2413 007e 8DF80130 		strb	r3, [sp, #1]
 960:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 2414              		.loc 1 960 3 is_stmt 1 view .LVU809
 960:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 2415              		.loc 1 960 28 is_stmt 0 view .LVU810
 2416 0082 8DF80230 		strb	r3, [sp, #2]
 961:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2417              		.loc 1 961 3 is_stmt 1 view .LVU811
 961:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2418              		.loc 1 961 31 is_stmt 0 view .LVU812
 2419 0086 0193     		str	r3, [sp, #4]
 962:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2420              		.loc 1 962 3 is_stmt 1 view .LVU813
 962:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2421              		.loc 1 962 35 is_stmt 0 view .LVU814
 2422 0088 0393     		str	r3, [sp, #12]
 963:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 2423              		.loc 1 963 3 is_stmt 1 view .LVU815
 963:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 2424              		.loc 1 963 35 is_stmt 0 view .LVU816
 2425 008a 0493     		str	r3, [sp, #16]
 964:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 2426              		.loc 1 964 3 is_stmt 1 view .LVU817
 964:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 2427              		.loc 1 964 20 is_stmt 0 view .LVU818
 2428 008c 0593     		str	r3, [sp, #20]
 965:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 2429              		.loc 1 965 3 is_stmt 1 view .LVU819
 965:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 2430              		.loc 1 965 29 is_stmt 0 view .LVU820
 2431 008e 0693     		str	r3, [sp, #24]
 966:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 2432              		.loc 1 966 3 is_stmt 1 view .LVU821
 966:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 2433              		.loc 1 966 30 is_stmt 0 view .LVU822
 2434 0090 0793     		str	r3, [sp, #28]
 967:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 2435              		.loc 1 967 3 is_stmt 1 view .LVU823
 967:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 2436              		.loc 1 967 27 is_stmt 0 view .LVU824
 2437 0092 0122     		movs	r2, #1
 2438 0094 8DF82020 		strb	r2, [sp, #32]
 968:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2439              		.loc 1 968 3 is_stmt 1 view .LVU825
 968:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2440              		.loc 1 968 16 is_stmt 0 view .LVU826
 2441 0098 4FF48073 		mov	r3, #256
 2442 009c 0993     		str	r3, [sp, #36]
 969:Core/Src/main.c ****   {
ARM GAS  /tmp/ccyDyxuM.s 			page 92


 2443              		.loc 1 969 3 is_stmt 1 view .LVU827
 969:Core/Src/main.c ****   {
 2444              		.loc 1 969 7 is_stmt 0 view .LVU828
 2445 009e 6946     		mov	r1, sp
 2446 00a0 1048     		ldr	r0, .L126
 2447 00a2 FFF7FEFF 		bl	HAL_RTC_SetAlarm
 2448              	.LVL148:
 969:Core/Src/main.c ****   {
 2449              		.loc 1 969 6 discriminator 1 view .LVU829
 2450 00a6 B0B9     		cbnz	r0, .L123
 976:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2451              		.loc 1 976 3 is_stmt 1 view .LVU830
 976:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2452              		.loc 1 976 16 is_stmt 0 view .LVU831
 2453 00a8 4FF40073 		mov	r3, #512
 2454 00ac 0993     		str	r3, [sp, #36]
 977:Core/Src/main.c ****   {
 2455              		.loc 1 977 3 is_stmt 1 view .LVU832
 977:Core/Src/main.c ****   {
 2456              		.loc 1 977 7 is_stmt 0 view .LVU833
 2457 00ae 0122     		movs	r2, #1
 2458 00b0 6946     		mov	r1, sp
 2459 00b2 0C48     		ldr	r0, .L126
 2460 00b4 FFF7FEFF 		bl	HAL_RTC_SetAlarm
 2461              	.LVL149:
 977:Core/Src/main.c ****   {
 2462              		.loc 1 977 6 discriminator 1 view .LVU834
 2463 00b8 78B9     		cbnz	r0, .L124
 984:Core/Src/main.c ****   {
 2464              		.loc 1 984 3 is_stmt 1 view .LVU835
 984:Core/Src/main.c ****   {
 2465              		.loc 1 984 7 is_stmt 0 view .LVU836
 2466 00ba 0222     		movs	r2, #2
 2467 00bc 0021     		movs	r1, #0
 2468 00be 0948     		ldr	r0, .L126
 2469 00c0 FFF7FEFF 		bl	HAL_RTCEx_SetTimeStamp
 2470              	.LVL150:
 984:Core/Src/main.c ****   {
 2471              		.loc 1 984 6 discriminator 1 view .LVU837
 2472 00c4 58B9     		cbnz	r0, .L125
 992:Core/Src/main.c **** 
 2473              		.loc 1 992 1 view .LVU838
 2474 00c6 10B0     		add	sp, sp, #64
 2475              	.LCFI30:
 2476              		.cfi_remember_state
 2477              		.cfi_def_cfa_offset 8
 2478              		@ sp needed
 2479 00c8 10BD     		pop	{r4, pc}
 2480              	.L120:
 2481              	.LCFI31:
 2482              		.cfi_restore_state
 929:Core/Src/main.c ****   }
 2483              		.loc 1 929 5 is_stmt 1 view .LVU839
 2484 00ca FFF7FEFF 		bl	Error_Handler
 2485              	.LVL151:
 2486              	.L121:
 945:Core/Src/main.c ****   }
ARM GAS  /tmp/ccyDyxuM.s 			page 93


 2487              		.loc 1 945 5 view .LVU840
 2488 00ce FFF7FEFF 		bl	Error_Handler
 2489              	.LVL152:
 2490              	.L122:
 953:Core/Src/main.c ****   }
 2491              		.loc 1 953 5 view .LVU841
 2492 00d2 FFF7FEFF 		bl	Error_Handler
 2493              	.LVL153:
 2494              	.L123:
 971:Core/Src/main.c ****   }
 2495              		.loc 1 971 5 view .LVU842
 2496 00d6 FFF7FEFF 		bl	Error_Handler
 2497              	.LVL154:
 2498              	.L124:
 979:Core/Src/main.c ****   }
 2499              		.loc 1 979 5 view .LVU843
 2500 00da FFF7FEFF 		bl	Error_Handler
 2501              	.LVL155:
 2502              	.L125:
 986:Core/Src/main.c ****   }
 2503              		.loc 1 986 5 view .LVU844
 2504 00de FFF7FEFF 		bl	Error_Handler
 2505              	.LVL156:
 2506              	.L127:
 2507 00e2 00BF     		.align	2
 2508              	.L126:
 2509 00e4 00000000 		.word	hrtc
 2510 00e8 00280040 		.word	1073752064
 2511              		.cfi_endproc
 2512              	.LFE338:
 2514              		.section	.text.MX_SAI2_Init,"ax",%progbits
 2515              		.align	1
 2516              		.syntax unified
 2517              		.thumb
 2518              		.thumb_func
 2520              	MX_SAI2_Init:
 2521              	.LFB339:
1000:Core/Src/main.c **** 
 2522              		.loc 1 1000 1 view -0
 2523              		.cfi_startproc
 2524              		@ args = 0, pretend = 0, frame = 0
 2525              		@ frame_needed = 0, uses_anonymous_args = 0
 2526 0000 08B5     		push	{r3, lr}
 2527              	.LCFI32:
 2528              		.cfi_def_cfa_offset 8
 2529              		.cfi_offset 3, -8
 2530              		.cfi_offset 14, -4
1009:Core/Src/main.c ****   hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 2531              		.loc 1 1009 3 view .LVU846
1009:Core/Src/main.c ****   hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 2532              		.loc 1 1009 25 is_stmt 0 view .LVU847
 2533 0002 2348     		ldr	r0, .L134
 2534 0004 234B     		ldr	r3, .L134+4
 2535 0006 0360     		str	r3, [r0]
1010:Core/Src/main.c ****   hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 2536              		.loc 1 1010 3 is_stmt 1 view .LVU848
1010:Core/Src/main.c ****   hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
ARM GAS  /tmp/ccyDyxuM.s 			page 94


 2537              		.loc 1 1010 30 is_stmt 0 view .LVU849
 2538 0008 0023     		movs	r3, #0
 2539 000a 0363     		str	r3, [r0, #48]
1011:Core/Src/main.c ****   hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 2540              		.loc 1 1011 3 is_stmt 1 view .LVU850
1011:Core/Src/main.c ****   hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 2541              		.loc 1 1011 31 is_stmt 0 view .LVU851
 2542 000c 4360     		str	r3, [r0, #4]
1012:Core/Src/main.c ****   hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2543              		.loc 1 1012 3 is_stmt 1 view .LVU852
1012:Core/Src/main.c ****   hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2544              		.loc 1 1012 30 is_stmt 0 view .LVU853
 2545 000e 4022     		movs	r2, #64
 2546 0010 4263     		str	r2, [r0, #52]
1013:Core/Src/main.c ****   hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2547              		.loc 1 1013 3 is_stmt 1 view .LVU854
1013:Core/Src/main.c ****   hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2548              		.loc 1 1013 30 is_stmt 0 view .LVU855
 2549 0012 8363     		str	r3, [r0, #56]
1014:Core/Src/main.c ****   hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 2550              		.loc 1 1014 3 is_stmt 1 view .LVU856
1014:Core/Src/main.c ****   hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 2551              		.loc 1 1014 35 is_stmt 0 view .LVU857
 2552 0014 C363     		str	r3, [r0, #60]
1015:Core/Src/main.c ****   hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2553              		.loc 1 1015 3 is_stmt 1 view .LVU858
1015:Core/Src/main.c ****   hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2554              		.loc 1 1015 29 is_stmt 0 view .LVU859
 2555 0016 8360     		str	r3, [r0, #8]
1016:Core/Src/main.c ****   hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 2556              		.loc 1 1016 3 is_stmt 1 view .LVU860
1016:Core/Src/main.c ****   hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 2557              		.loc 1 1016 33 is_stmt 0 view .LVU861
 2558 0018 0361     		str	r3, [r0, #16]
1017:Core/Src/main.c ****   hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2559              		.loc 1 1017 3 is_stmt 1 view .LVU862
1017:Core/Src/main.c ****   hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2560              		.loc 1 1017 31 is_stmt 0 view .LVU863
 2561 001a 4361     		str	r3, [r0, #20]
1018:Core/Src/main.c ****   hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 2562              		.loc 1 1018 3 is_stmt 1 view .LVU864
1018:Core/Src/main.c ****   hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 2563              		.loc 1 1018 35 is_stmt 0 view .LVU865
 2564 001c 8361     		str	r3, [r0, #24]
1019:Core/Src/main.c ****   hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2565              		.loc 1 1019 3 is_stmt 1 view .LVU866
1019:Core/Src/main.c ****   hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2566              		.loc 1 1019 36 is_stmt 0 view .LVU867
 2567 001e 1E4A     		ldr	r2, .L134+8
 2568 0020 C261     		str	r2, [r0, #28]
1020:Core/Src/main.c ****   hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 2569              		.loc 1 1020 3 is_stmt 1 view .LVU868
1020:Core/Src/main.c ****   hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 2570              		.loc 1 1020 32 is_stmt 0 view .LVU869
 2571 0022 C360     		str	r3, [r0, #12]
1021:Core/Src/main.c ****   hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 2572              		.loc 1 1021 3 is_stmt 1 view .LVU870
ARM GAS  /tmp/ccyDyxuM.s 			page 95


1021:Core/Src/main.c ****   hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 2573              		.loc 1 1021 36 is_stmt 0 view .LVU871
 2574 0024 4362     		str	r3, [r0, #36]
1022:Core/Src/main.c ****   hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2575              		.loc 1 1022 3 is_stmt 1 view .LVU872
1022:Core/Src/main.c ****   hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2576              		.loc 1 1022 36 is_stmt 0 view .LVU873
 2577 0026 8362     		str	r3, [r0, #40]
1023:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FrameLength = 8;
 2578              		.loc 1 1023 3 is_stmt 1 view .LVU874
1023:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FrameLength = 8;
 2579              		.loc 1 1023 30 is_stmt 0 view .LVU875
 2580 0028 C362     		str	r3, [r0, #44]
1024:Core/Src/main.c ****   hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 2581              		.loc 1 1024 3 is_stmt 1 view .LVU876
1024:Core/Src/main.c ****   hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 2582              		.loc 1 1024 38 is_stmt 0 view .LVU877
 2583 002a 0822     		movs	r2, #8
 2584 002c 0264     		str	r2, [r0, #64]
1025:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2585              		.loc 1 1025 3 is_stmt 1 view .LVU878
1025:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2586              		.loc 1 1025 44 is_stmt 0 view .LVU879
 2587 002e 0122     		movs	r2, #1
 2588 0030 4264     		str	r2, [r0, #68]
1026:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2589              		.loc 1 1026 3 is_stmt 1 view .LVU880
1026:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2590              		.loc 1 1026 39 is_stmt 0 view .LVU881
 2591 0032 8364     		str	r3, [r0, #72]
1027:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2592              		.loc 1 1027 3 is_stmt 1 view .LVU882
1027:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2593              		.loc 1 1027 37 is_stmt 0 view .LVU883
 2594 0034 C364     		str	r3, [r0, #76]
1028:Core/Src/main.c ****   hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 2595              		.loc 1 1028 3 is_stmt 1 view .LVU884
1028:Core/Src/main.c ****   hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 2596              		.loc 1 1028 35 is_stmt 0 view .LVU885
 2597 0036 0365     		str	r3, [r0, #80]
1029:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2598              		.loc 1 1029 3 is_stmt 1 view .LVU886
1029:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2599              		.loc 1 1029 40 is_stmt 0 view .LVU887
 2600 0038 4365     		str	r3, [r0, #84]
1030:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotNumber = 1;
 2601              		.loc 1 1030 3 is_stmt 1 view .LVU888
1030:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotNumber = 1;
 2602              		.loc 1 1030 34 is_stmt 0 view .LVU889
 2603 003a 8365     		str	r3, [r0, #88]
1031:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 2604              		.loc 1 1031 3 is_stmt 1 view .LVU890
1031:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 2605              		.loc 1 1031 36 is_stmt 0 view .LVU891
 2606 003c C265     		str	r2, [r0, #92]
1032:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 2607              		.loc 1 1032 3 is_stmt 1 view .LVU892
ARM GAS  /tmp/ccyDyxuM.s 			page 96


1032:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 2608              		.loc 1 1032 36 is_stmt 0 view .LVU893
 2609 003e 0366     		str	r3, [r0, #96]
1033:Core/Src/main.c ****   {
 2610              		.loc 1 1033 3 is_stmt 1 view .LVU894
1033:Core/Src/main.c ****   {
 2611              		.loc 1 1033 7 is_stmt 0 view .LVU895
 2612 0040 FFF7FEFF 		bl	HAL_SAI_Init
 2613              	.LVL157:
1033:Core/Src/main.c ****   {
 2614              		.loc 1 1033 6 discriminator 1 view .LVU896
 2615 0044 00BB     		cbnz	r0, .L132
1037:Core/Src/main.c ****   hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 2616              		.loc 1 1037 3 is_stmt 1 view .LVU897
1037:Core/Src/main.c ****   hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 2617              		.loc 1 1037 25 is_stmt 0 view .LVU898
 2618 0046 1548     		ldr	r0, .L134+12
 2619 0048 154B     		ldr	r3, .L134+16
 2620 004a 0360     		str	r3, [r0]
1038:Core/Src/main.c ****   hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 2621              		.loc 1 1038 3 is_stmt 1 view .LVU899
1038:Core/Src/main.c ****   hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 2622              		.loc 1 1038 30 is_stmt 0 view .LVU900
 2623 004c 0023     		movs	r3, #0
 2624 004e 0363     		str	r3, [r0, #48]
1039:Core/Src/main.c ****   hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 2625              		.loc 1 1039 3 is_stmt 1 view .LVU901
1039:Core/Src/main.c ****   hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 2626              		.loc 1 1039 31 is_stmt 0 view .LVU902
 2627 0050 0322     		movs	r2, #3
 2628 0052 4260     		str	r2, [r0, #4]
1040:Core/Src/main.c ****   hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2629              		.loc 1 1040 3 is_stmt 1 view .LVU903
1040:Core/Src/main.c ****   hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2630              		.loc 1 1040 30 is_stmt 0 view .LVU904
 2631 0054 4022     		movs	r2, #64
 2632 0056 4263     		str	r2, [r0, #52]
1041:Core/Src/main.c ****   hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2633              		.loc 1 1041 3 is_stmt 1 view .LVU905
1041:Core/Src/main.c ****   hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2634              		.loc 1 1041 30 is_stmt 0 view .LVU906
 2635 0058 8363     		str	r3, [r0, #56]
1042:Core/Src/main.c ****   hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 2636              		.loc 1 1042 3 is_stmt 1 view .LVU907
1042:Core/Src/main.c ****   hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 2637              		.loc 1 1042 35 is_stmt 0 view .LVU908
 2638 005a C363     		str	r3, [r0, #60]
1043:Core/Src/main.c ****   hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2639              		.loc 1 1043 3 is_stmt 1 view .LVU909
1043:Core/Src/main.c ****   hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2640              		.loc 1 1043 29 is_stmt 0 view .LVU910
 2641 005c 0122     		movs	r2, #1
 2642 005e 8260     		str	r2, [r0, #8]
1044:Core/Src/main.c ****   hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2643              		.loc 1 1044 3 is_stmt 1 view .LVU911
1044:Core/Src/main.c ****   hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2644              		.loc 1 1044 33 is_stmt 0 view .LVU912
ARM GAS  /tmp/ccyDyxuM.s 			page 97


 2645 0060 0361     		str	r3, [r0, #16]
1045:Core/Src/main.c ****   hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2646              		.loc 1 1045 3 is_stmt 1 view .LVU913
1045:Core/Src/main.c ****   hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2647              		.loc 1 1045 35 is_stmt 0 view .LVU914
 2648 0062 8361     		str	r3, [r0, #24]
1046:Core/Src/main.c ****   hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 2649              		.loc 1 1046 3 is_stmt 1 view .LVU915
1046:Core/Src/main.c ****   hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 2650              		.loc 1 1046 32 is_stmt 0 view .LVU916
 2651 0064 C360     		str	r3, [r0, #12]
1047:Core/Src/main.c ****   hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 2652              		.loc 1 1047 3 is_stmt 1 view .LVU917
1047:Core/Src/main.c ****   hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 2653              		.loc 1 1047 36 is_stmt 0 view .LVU918
 2654 0066 4362     		str	r3, [r0, #36]
1048:Core/Src/main.c ****   hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2655              		.loc 1 1048 3 is_stmt 1 view .LVU919
1048:Core/Src/main.c ****   hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2656              		.loc 1 1048 36 is_stmt 0 view .LVU920
 2657 0068 8362     		str	r3, [r0, #40]
1049:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FrameLength = 8;
 2658              		.loc 1 1049 3 is_stmt 1 view .LVU921
1049:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FrameLength = 8;
 2659              		.loc 1 1049 30 is_stmt 0 view .LVU922
 2660 006a C362     		str	r3, [r0, #44]
1050:Core/Src/main.c ****   hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 2661              		.loc 1 1050 3 is_stmt 1 view .LVU923
1050:Core/Src/main.c ****   hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 2662              		.loc 1 1050 38 is_stmt 0 view .LVU924
 2663 006c 0821     		movs	r1, #8
 2664 006e 0164     		str	r1, [r0, #64]
1051:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2665              		.loc 1 1051 3 is_stmt 1 view .LVU925
1051:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2666              		.loc 1 1051 44 is_stmt 0 view .LVU926
 2667 0070 4264     		str	r2, [r0, #68]
1052:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2668              		.loc 1 1052 3 is_stmt 1 view .LVU927
1052:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2669              		.loc 1 1052 39 is_stmt 0 view .LVU928
 2670 0072 8364     		str	r3, [r0, #72]
1053:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2671              		.loc 1 1053 3 is_stmt 1 view .LVU929
1053:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2672              		.loc 1 1053 37 is_stmt 0 view .LVU930
 2673 0074 C364     		str	r3, [r0, #76]
1054:Core/Src/main.c ****   hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 2674              		.loc 1 1054 3 is_stmt 1 view .LVU931
1054:Core/Src/main.c ****   hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 2675              		.loc 1 1054 35 is_stmt 0 view .LVU932
 2676 0076 0365     		str	r3, [r0, #80]
1055:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2677              		.loc 1 1055 3 is_stmt 1 view .LVU933
1055:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2678              		.loc 1 1055 40 is_stmt 0 view .LVU934
 2679 0078 4365     		str	r3, [r0, #84]
ARM GAS  /tmp/ccyDyxuM.s 			page 98


1056:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotNumber = 1;
 2680              		.loc 1 1056 3 is_stmt 1 view .LVU935
1056:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotNumber = 1;
 2681              		.loc 1 1056 34 is_stmt 0 view .LVU936
 2682 007a 8365     		str	r3, [r0, #88]
1057:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 2683              		.loc 1 1057 3 is_stmt 1 view .LVU937
1057:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 2684              		.loc 1 1057 36 is_stmt 0 view .LVU938
 2685 007c C265     		str	r2, [r0, #92]
1058:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 2686              		.loc 1 1058 3 is_stmt 1 view .LVU939
1058:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 2687              		.loc 1 1058 36 is_stmt 0 view .LVU940
 2688 007e 0366     		str	r3, [r0, #96]
1059:Core/Src/main.c ****   {
 2689              		.loc 1 1059 3 is_stmt 1 view .LVU941
1059:Core/Src/main.c ****   {
 2690              		.loc 1 1059 7 is_stmt 0 view .LVU942
 2691 0080 FFF7FEFF 		bl	HAL_SAI_Init
 2692              	.LVL158:
1059:Core/Src/main.c ****   {
 2693              		.loc 1 1059 6 discriminator 1 view .LVU943
 2694 0084 10B9     		cbnz	r0, .L133
1067:Core/Src/main.c **** 
 2695              		.loc 1 1067 1 view .LVU944
 2696 0086 08BD     		pop	{r3, pc}
 2697              	.L132:
1035:Core/Src/main.c ****   }
 2698              		.loc 1 1035 5 is_stmt 1 view .LVU945
 2699 0088 FFF7FEFF 		bl	Error_Handler
 2700              	.LVL159:
 2701              	.L133:
1061:Core/Src/main.c ****   }
 2702              		.loc 1 1061 5 view .LVU946
 2703 008c FFF7FEFF 		bl	Error_Handler
 2704              	.LVL160:
 2705              	.L135:
 2706              		.align	2
 2707              	.L134:
 2708 0090 00000000 		.word	hsai_BlockA2
 2709 0094 045C0140 		.word	1073830916
 2710 0098 00EE0200 		.word	192000
 2711 009c 00000000 		.word	hsai_BlockB2
 2712 00a0 245C0140 		.word	1073830948
 2713              		.cfi_endproc
 2714              	.LFE339:
 2716              		.section	.text.MX_SPDIFRX_Init,"ax",%progbits
 2717              		.align	1
 2718              		.syntax unified
 2719              		.thumb
 2720              		.thumb_func
 2722              	MX_SPDIFRX_Init:
 2723              	.LFB341:
1103:Core/Src/main.c **** 
 2724              		.loc 1 1103 1 view -0
 2725              		.cfi_startproc
ARM GAS  /tmp/ccyDyxuM.s 			page 99


 2726              		@ args = 0, pretend = 0, frame = 0
 2727              		@ frame_needed = 0, uses_anonymous_args = 0
 2728 0000 08B5     		push	{r3, lr}
 2729              	.LCFI33:
 2730              		.cfi_def_cfa_offset 8
 2731              		.cfi_offset 3, -8
 2732              		.cfi_offset 14, -4
1112:Core/Src/main.c ****   hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 2733              		.loc 1 1112 3 view .LVU948
1112:Core/Src/main.c ****   hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 2734              		.loc 1 1112 19 is_stmt 0 view .LVU949
 2735 0002 0A48     		ldr	r0, .L140
 2736 0004 4FF04023 		mov	r3, #1073758208
 2737 0008 0360     		str	r3, [r0]
1113:Core/Src/main.c ****   hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 2738              		.loc 1 1113 3 is_stmt 1 view .LVU950
1113:Core/Src/main.c ****   hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 2739              		.loc 1 1113 30 is_stmt 0 view .LVU951
 2740 000a 0023     		movs	r3, #0
 2741 000c 4360     		str	r3, [r0, #4]
1114:Core/Src/main.c ****   hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 2742              		.loc 1 1114 3 is_stmt 1 view .LVU952
1114:Core/Src/main.c ****   hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 2743              		.loc 1 1114 23 is_stmt 0 view .LVU953
 2744 000e 8360     		str	r3, [r0, #8]
1115:Core/Src/main.c ****   hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 2745              		.loc 1 1115 3 is_stmt 1 view .LVU954
1115:Core/Src/main.c ****   hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 2746              		.loc 1 1115 31 is_stmt 0 view .LVU955
 2747 0010 C360     		str	r3, [r0, #12]
1116:Core/Src/main.c ****   hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 2748              		.loc 1 1116 3 is_stmt 1 view .LVU956
1116:Core/Src/main.c ****   hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 2749              		.loc 1 1116 32 is_stmt 0 view .LVU957
 2750 0012 0361     		str	r3, [r0, #16]
1117:Core/Src/main.c ****   hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 2751              		.loc 1 1117 3 is_stmt 1 view .LVU958
1117:Core/Src/main.c ****   hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 2752              		.loc 1 1117 26 is_stmt 0 view .LVU959
 2753 0014 4361     		str	r3, [r0, #20]
1118:Core/Src/main.c ****   hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 2754              		.loc 1 1118 3 is_stmt 1 view .LVU960
1118:Core/Src/main.c ****   hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 2755              		.loc 1 1118 26 is_stmt 0 view .LVU961
 2756 0016 8361     		str	r3, [r0, #24]
1119:Core/Src/main.c ****   hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 2757              		.loc 1 1119 3 is_stmt 1 view .LVU962
1119:Core/Src/main.c ****   hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 2758              		.loc 1 1119 32 is_stmt 0 view .LVU963
 2759 0018 C361     		str	r3, [r0, #28]
1120:Core/Src/main.c ****   hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 2760              		.loc 1 1120 3 is_stmt 1 view .LVU964
1120:Core/Src/main.c ****   hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 2761              		.loc 1 1120 33 is_stmt 0 view .LVU965
 2762 001a 0362     		str	r3, [r0, #32]
1121:Core/Src/main.c ****   hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 2763              		.loc 1 1121 3 is_stmt 1 view .LVU966
ARM GAS  /tmp/ccyDyxuM.s 			page 100


1121:Core/Src/main.c ****   hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 2764              		.loc 1 1121 31 is_stmt 0 view .LVU967
 2765 001c 4362     		str	r3, [r0, #36]
1122:Core/Src/main.c ****   if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 2766              		.loc 1 1122 3 is_stmt 1 view .LVU968
1122:Core/Src/main.c ****   if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 2767              		.loc 1 1122 31 is_stmt 0 view .LVU969
 2768 001e 8362     		str	r3, [r0, #40]
1123:Core/Src/main.c ****   {
 2769              		.loc 1 1123 3 is_stmt 1 view .LVU970
1123:Core/Src/main.c ****   {
 2770              		.loc 1 1123 7 is_stmt 0 view .LVU971
 2771 0020 FFF7FEFF 		bl	HAL_SPDIFRX_Init
 2772              	.LVL161:
1123:Core/Src/main.c ****   {
 2773              		.loc 1 1123 6 discriminator 1 view .LVU972
 2774 0024 00B9     		cbnz	r0, .L139
1131:Core/Src/main.c **** 
 2775              		.loc 1 1131 1 view .LVU973
 2776 0026 08BD     		pop	{r3, pc}
 2777              	.L139:
1125:Core/Src/main.c ****   }
 2778              		.loc 1 1125 5 is_stmt 1 view .LVU974
 2779 0028 FFF7FEFF 		bl	Error_Handler
 2780              	.LVL162:
 2781              	.L141:
 2782              		.align	2
 2783              	.L140:
 2784 002c 00000000 		.word	hspdif
 2785              		.cfi_endproc
 2786              	.LFE341:
 2788              		.section	.text.MX_SPI2_Init,"ax",%progbits
 2789              		.align	1
 2790              		.syntax unified
 2791              		.thumb
 2792              		.thumb_func
 2794              	MX_SPI2_Init:
 2795              	.LFB342:
1139:Core/Src/main.c **** 
 2796              		.loc 1 1139 1 view -0
 2797              		.cfi_startproc
 2798              		@ args = 0, pretend = 0, frame = 0
 2799              		@ frame_needed = 0, uses_anonymous_args = 0
 2800 0000 08B5     		push	{r3, lr}
 2801              	.LCFI34:
 2802              		.cfi_def_cfa_offset 8
 2803              		.cfi_offset 3, -8
 2804              		.cfi_offset 14, -4
1149:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2805              		.loc 1 1149 3 view .LVU976
1149:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2806              		.loc 1 1149 18 is_stmt 0 view .LVU977
 2807 0002 0F48     		ldr	r0, .L146
 2808 0004 0F4B     		ldr	r3, .L146+4
 2809 0006 0360     		str	r3, [r0]
1150:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 2810              		.loc 1 1150 3 is_stmt 1 view .LVU978
ARM GAS  /tmp/ccyDyxuM.s 			page 101


1150:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 2811              		.loc 1 1150 19 is_stmt 0 view .LVU979
 2812 0008 4FF48273 		mov	r3, #260
 2813 000c 4360     		str	r3, [r0, #4]
1151:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 2814              		.loc 1 1151 3 is_stmt 1 view .LVU980
1151:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 2815              		.loc 1 1151 24 is_stmt 0 view .LVU981
 2816 000e 0023     		movs	r3, #0
 2817 0010 8360     		str	r3, [r0, #8]
1152:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 2818              		.loc 1 1152 3 is_stmt 1 view .LVU982
1152:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 2819              		.loc 1 1152 23 is_stmt 0 view .LVU983
 2820 0012 4FF44072 		mov	r2, #768
 2821 0016 C260     		str	r2, [r0, #12]
1153:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2822              		.loc 1 1153 3 is_stmt 1 view .LVU984
1153:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2823              		.loc 1 1153 26 is_stmt 0 view .LVU985
 2824 0018 0361     		str	r3, [r0, #16]
1154:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2825              		.loc 1 1154 3 is_stmt 1 view .LVU986
1154:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2826              		.loc 1 1154 23 is_stmt 0 view .LVU987
 2827 001a 4361     		str	r3, [r0, #20]
1155:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2828              		.loc 1 1155 3 is_stmt 1 view .LVU988
1155:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2829              		.loc 1 1155 18 is_stmt 0 view .LVU989
 2830 001c 4FF40072 		mov	r2, #512
 2831 0020 8261     		str	r2, [r0, #24]
1156:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2832              		.loc 1 1156 3 is_stmt 1 view .LVU990
1156:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2833              		.loc 1 1156 32 is_stmt 0 view .LVU991
 2834 0022 C361     		str	r3, [r0, #28]
1157:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2835              		.loc 1 1157 3 is_stmt 1 view .LVU992
1157:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2836              		.loc 1 1157 23 is_stmt 0 view .LVU993
 2837 0024 0362     		str	r3, [r0, #32]
1158:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2838              		.loc 1 1158 3 is_stmt 1 view .LVU994
1158:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2839              		.loc 1 1158 21 is_stmt 0 view .LVU995
 2840 0026 4362     		str	r3, [r0, #36]
1159:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2841              		.loc 1 1159 3 is_stmt 1 view .LVU996
1159:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2842              		.loc 1 1159 29 is_stmt 0 view .LVU997
 2843 0028 8362     		str	r3, [r0, #40]
1160:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2844              		.loc 1 1160 3 is_stmt 1 view .LVU998
1160:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2845              		.loc 1 1160 28 is_stmt 0 view .LVU999
 2846 002a 0722     		movs	r2, #7
ARM GAS  /tmp/ccyDyxuM.s 			page 102


 2847 002c C262     		str	r2, [r0, #44]
1161:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2848              		.loc 1 1161 3 is_stmt 1 view .LVU1000
1161:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2849              		.loc 1 1161 24 is_stmt 0 view .LVU1001
 2850 002e 0363     		str	r3, [r0, #48]
1162:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2851              		.loc 1 1162 3 is_stmt 1 view .LVU1002
1162:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2852              		.loc 1 1162 23 is_stmt 0 view .LVU1003
 2853 0030 0823     		movs	r3, #8
 2854 0032 4363     		str	r3, [r0, #52]
1163:Core/Src/main.c ****   {
 2855              		.loc 1 1163 3 is_stmt 1 view .LVU1004
1163:Core/Src/main.c ****   {
 2856              		.loc 1 1163 7 is_stmt 0 view .LVU1005
 2857 0034 FFF7FEFF 		bl	HAL_SPI_Init
 2858              	.LVL163:
1163:Core/Src/main.c ****   {
 2859              		.loc 1 1163 6 discriminator 1 view .LVU1006
 2860 0038 00B9     		cbnz	r0, .L145
1171:Core/Src/main.c **** 
 2861              		.loc 1 1171 1 view .LVU1007
 2862 003a 08BD     		pop	{r3, pc}
 2863              	.L145:
1165:Core/Src/main.c ****   }
 2864              		.loc 1 1165 5 is_stmt 1 view .LVU1008
 2865 003c FFF7FEFF 		bl	Error_Handler
 2866              	.LVL164:
 2867              	.L147:
 2868              		.align	2
 2869              	.L146:
 2870 0040 00000000 		.word	hspi2
 2871 0044 00380040 		.word	1073756160
 2872              		.cfi_endproc
 2873              	.LFE342:
 2875              		.section	.text.MX_TIM1_Init,"ax",%progbits
 2876              		.align	1
 2877              		.syntax unified
 2878              		.thumb
 2879              		.thumb_func
 2881              	MX_TIM1_Init:
 2882              	.LFB343:
1179:Core/Src/main.c **** 
 2883              		.loc 1 1179 1 view -0
 2884              		.cfi_startproc
 2885              		@ args = 0, pretend = 0, frame = 104
 2886              		@ frame_needed = 0, uses_anonymous_args = 0
 2887 0000 10B5     		push	{r4, lr}
 2888              	.LCFI35:
 2889              		.cfi_def_cfa_offset 8
 2890              		.cfi_offset 4, -8
 2891              		.cfi_offset 14, -4
 2892 0002 9AB0     		sub	sp, sp, #104
 2893              	.LCFI36:
 2894              		.cfi_def_cfa_offset 112
1185:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  /tmp/ccyDyxuM.s 			page 103


 2895              		.loc 1 1185 3 view .LVU1010
1185:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2896              		.loc 1 1185 26 is_stmt 0 view .LVU1011
 2897 0004 0024     		movs	r4, #0
 2898 0006 1694     		str	r4, [sp, #88]
 2899 0008 1794     		str	r4, [sp, #92]
 2900 000a 1894     		str	r4, [sp, #96]
 2901 000c 1994     		str	r4, [sp, #100]
1186:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2902              		.loc 1 1186 3 is_stmt 1 view .LVU1012
1186:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2903              		.loc 1 1186 27 is_stmt 0 view .LVU1013
 2904 000e 1394     		str	r4, [sp, #76]
 2905 0010 1494     		str	r4, [sp, #80]
 2906 0012 1594     		str	r4, [sp, #84]
1187:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2907              		.loc 1 1187 3 is_stmt 1 view .LVU1014
1187:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2908              		.loc 1 1187 22 is_stmt 0 view .LVU1015
 2909 0014 0C94     		str	r4, [sp, #48]
 2910 0016 0D94     		str	r4, [sp, #52]
 2911 0018 0E94     		str	r4, [sp, #56]
 2912 001a 0F94     		str	r4, [sp, #60]
 2913 001c 1094     		str	r4, [sp, #64]
 2914 001e 1194     		str	r4, [sp, #68]
 2915 0020 1294     		str	r4, [sp, #72]
1188:Core/Src/main.c **** 
 2916              		.loc 1 1188 3 is_stmt 1 view .LVU1016
1188:Core/Src/main.c **** 
 2917              		.loc 1 1188 34 is_stmt 0 view .LVU1017
 2918 0022 2C22     		movs	r2, #44
 2919 0024 2146     		mov	r1, r4
 2920 0026 01A8     		add	r0, sp, #4
 2921 0028 FFF7FEFF 		bl	memset
 2922              	.LVL165:
1193:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2923              		.loc 1 1193 3 is_stmt 1 view .LVU1018
1193:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2924              		.loc 1 1193 18 is_stmt 0 view .LVU1019
 2925 002c 2D48     		ldr	r0, .L162
 2926 002e 2E4B     		ldr	r3, .L162+4
 2927 0030 0360     		str	r3, [r0]
1194:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2928              		.loc 1 1194 3 is_stmt 1 view .LVU1020
1194:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2929              		.loc 1 1194 24 is_stmt 0 view .LVU1021
 2930 0032 4460     		str	r4, [r0, #4]
1195:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2931              		.loc 1 1195 3 is_stmt 1 view .LVU1022
1195:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2932              		.loc 1 1195 26 is_stmt 0 view .LVU1023
 2933 0034 8460     		str	r4, [r0, #8]
1196:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2934              		.loc 1 1196 3 is_stmt 1 view .LVU1024
1196:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2935              		.loc 1 1196 21 is_stmt 0 view .LVU1025
 2936 0036 4FF6FF73 		movw	r3, #65535
ARM GAS  /tmp/ccyDyxuM.s 			page 104


 2937 003a C360     		str	r3, [r0, #12]
1197:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2938              		.loc 1 1197 3 is_stmt 1 view .LVU1026
1197:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2939              		.loc 1 1197 28 is_stmt 0 view .LVU1027
 2940 003c 0461     		str	r4, [r0, #16]
1198:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2941              		.loc 1 1198 3 is_stmt 1 view .LVU1028
1198:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2942              		.loc 1 1198 32 is_stmt 0 view .LVU1029
 2943 003e 4461     		str	r4, [r0, #20]
1199:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 2944              		.loc 1 1199 3 is_stmt 1 view .LVU1030
1199:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 2945              		.loc 1 1199 32 is_stmt 0 view .LVU1031
 2946 0040 8461     		str	r4, [r0, #24]
1200:Core/Src/main.c ****   {
 2947              		.loc 1 1200 3 is_stmt 1 view .LVU1032
1200:Core/Src/main.c ****   {
 2948              		.loc 1 1200 7 is_stmt 0 view .LVU1033
 2949 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2950              	.LVL166:
1200:Core/Src/main.c ****   {
 2951              		.loc 1 1200 6 discriminator 1 view .LVU1034
 2952 0046 0028     		cmp	r0, #0
 2953 0048 3FD1     		bne	.L156
1204:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2954              		.loc 1 1204 3 is_stmt 1 view .LVU1035
1204:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2955              		.loc 1 1204 34 is_stmt 0 view .LVU1036
 2956 004a 4FF48053 		mov	r3, #4096
 2957 004e 1693     		str	r3, [sp, #88]
1205:Core/Src/main.c ****   {
 2958              		.loc 1 1205 3 is_stmt 1 view .LVU1037
1205:Core/Src/main.c ****   {
 2959              		.loc 1 1205 7 is_stmt 0 view .LVU1038
 2960 0050 16A9     		add	r1, sp, #88
 2961 0052 2448     		ldr	r0, .L162
 2962 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2963              	.LVL167:
1205:Core/Src/main.c ****   {
 2964              		.loc 1 1205 6 discriminator 1 view .LVU1039
 2965 0058 0028     		cmp	r0, #0
 2966 005a 38D1     		bne	.L157
1209:Core/Src/main.c ****   {
 2967              		.loc 1 1209 3 is_stmt 1 view .LVU1040
1209:Core/Src/main.c ****   {
 2968              		.loc 1 1209 7 is_stmt 0 view .LVU1041
 2969 005c 2148     		ldr	r0, .L162
 2970 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2971              	.LVL168:
1209:Core/Src/main.c ****   {
 2972              		.loc 1 1209 6 discriminator 1 view .LVU1042
 2973 0062 0028     		cmp	r0, #0
 2974 0064 35D1     		bne	.L158
1213:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2975              		.loc 1 1213 3 is_stmt 1 view .LVU1043
ARM GAS  /tmp/ccyDyxuM.s 			page 105


1213:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2976              		.loc 1 1213 37 is_stmt 0 view .LVU1044
 2977 0066 0023     		movs	r3, #0
 2978 0068 1393     		str	r3, [sp, #76]
1214:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2979              		.loc 1 1214 3 is_stmt 1 view .LVU1045
1214:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2980              		.loc 1 1214 38 is_stmt 0 view .LVU1046
 2981 006a 1493     		str	r3, [sp, #80]
1215:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 2982              		.loc 1 1215 3 is_stmt 1 view .LVU1047
1215:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 2983              		.loc 1 1215 33 is_stmt 0 view .LVU1048
 2984 006c 1593     		str	r3, [sp, #84]
1216:Core/Src/main.c ****   {
 2985              		.loc 1 1216 3 is_stmt 1 view .LVU1049
1216:Core/Src/main.c ****   {
 2986              		.loc 1 1216 7 is_stmt 0 view .LVU1050
 2987 006e 13A9     		add	r1, sp, #76
 2988 0070 1C48     		ldr	r0, .L162
 2989 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2990              	.LVL169:
1216:Core/Src/main.c ****   {
 2991              		.loc 1 1216 6 discriminator 1 view .LVU1051
 2992 0076 0028     		cmp	r0, #0
 2993 0078 2DD1     		bne	.L159
1220:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2994              		.loc 1 1220 3 is_stmt 1 view .LVU1052
1220:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2995              		.loc 1 1220 20 is_stmt 0 view .LVU1053
 2996 007a 6023     		movs	r3, #96
 2997 007c 0C93     		str	r3, [sp, #48]
1221:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2998              		.loc 1 1221 3 is_stmt 1 view .LVU1054
1221:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2999              		.loc 1 1221 19 is_stmt 0 view .LVU1055
 3000 007e 0022     		movs	r2, #0
 3001 0080 0D92     		str	r2, [sp, #52]
1222:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 3002              		.loc 1 1222 3 is_stmt 1 view .LVU1056
1222:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 3003              		.loc 1 1222 24 is_stmt 0 view .LVU1057
 3004 0082 0E92     		str	r2, [sp, #56]
1223:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3005              		.loc 1 1223 3 is_stmt 1 view .LVU1058
1223:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3006              		.loc 1 1223 25 is_stmt 0 view .LVU1059
 3007 0084 0F92     		str	r2, [sp, #60]
1224:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 3008              		.loc 1 1224 3 is_stmt 1 view .LVU1060
1224:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 3009              		.loc 1 1224 24 is_stmt 0 view .LVU1061
 3010 0086 1092     		str	r2, [sp, #64]
1225:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 3011              		.loc 1 1225 3 is_stmt 1 view .LVU1062
1225:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 3012              		.loc 1 1225 25 is_stmt 0 view .LVU1063
ARM GAS  /tmp/ccyDyxuM.s 			page 106


 3013 0088 1192     		str	r2, [sp, #68]
1226:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3014              		.loc 1 1226 3 is_stmt 1 view .LVU1064
1226:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3015              		.loc 1 1226 26 is_stmt 0 view .LVU1065
 3016 008a 1292     		str	r2, [sp, #72]
1227:Core/Src/main.c ****   {
 3017              		.loc 1 1227 3 is_stmt 1 view .LVU1066
1227:Core/Src/main.c ****   {
 3018              		.loc 1 1227 7 is_stmt 0 view .LVU1067
 3019 008c 0CA9     		add	r1, sp, #48
 3020 008e 1548     		ldr	r0, .L162
 3021 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3022              	.LVL170:
1227:Core/Src/main.c ****   {
 3023              		.loc 1 1227 6 discriminator 1 view .LVU1068
 3024 0094 08BB     		cbnz	r0, .L160
1231:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 3025              		.loc 1 1231 3 is_stmt 1 view .LVU1069
1231:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 3026              		.loc 1 1231 40 is_stmt 0 view .LVU1070
 3027 0096 0023     		movs	r3, #0
 3028 0098 0193     		str	r3, [sp, #4]
1232:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 3029              		.loc 1 1232 3 is_stmt 1 view .LVU1071
1232:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 3030              		.loc 1 1232 41 is_stmt 0 view .LVU1072
 3031 009a 0293     		str	r3, [sp, #8]
1233:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 3032              		.loc 1 1233 3 is_stmt 1 view .LVU1073
1233:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 3033              		.loc 1 1233 34 is_stmt 0 view .LVU1074
 3034 009c 0393     		str	r3, [sp, #12]
1234:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 3035              		.loc 1 1234 3 is_stmt 1 view .LVU1075
1234:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 3036              		.loc 1 1234 33 is_stmt 0 view .LVU1076
 3037 009e 0493     		str	r3, [sp, #16]
1235:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 3038              		.loc 1 1235 3 is_stmt 1 view .LVU1077
1235:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 3039              		.loc 1 1235 35 is_stmt 0 view .LVU1078
 3040 00a0 0593     		str	r3, [sp, #20]
1236:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 3041              		.loc 1 1236 3 is_stmt 1 view .LVU1079
1236:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 3042              		.loc 1 1236 38 is_stmt 0 view .LVU1080
 3043 00a2 4FF40052 		mov	r2, #8192
 3044 00a6 0692     		str	r2, [sp, #24]
1237:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 3045              		.loc 1 1237 3 is_stmt 1 view .LVU1081
1237:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 3046              		.loc 1 1237 36 is_stmt 0 view .LVU1082
 3047 00a8 0793     		str	r3, [sp, #28]
1238:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 3048              		.loc 1 1238 3 is_stmt 1 view .LVU1083
1238:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
ARM GAS  /tmp/ccyDyxuM.s 			page 107


 3049              		.loc 1 1238 36 is_stmt 0 view .LVU1084
 3050 00aa 0893     		str	r3, [sp, #32]
1239:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 3051              		.loc 1 1239 3 is_stmt 1 view .LVU1085
1239:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 3052              		.loc 1 1239 39 is_stmt 0 view .LVU1086
 3053 00ac 4FF00072 		mov	r2, #33554432
 3054 00b0 0992     		str	r2, [sp, #36]
1240:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 3055              		.loc 1 1240 3 is_stmt 1 view .LVU1087
1240:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 3056              		.loc 1 1240 37 is_stmt 0 view .LVU1088
 3057 00b2 0A93     		str	r3, [sp, #40]
1241:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 3058              		.loc 1 1241 3 is_stmt 1 view .LVU1089
1241:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 3059              		.loc 1 1241 40 is_stmt 0 view .LVU1090
 3060 00b4 0B93     		str	r3, [sp, #44]
1242:Core/Src/main.c ****   {
 3061              		.loc 1 1242 3 is_stmt 1 view .LVU1091
1242:Core/Src/main.c ****   {
 3062              		.loc 1 1242 7 is_stmt 0 view .LVU1092
 3063 00b6 01A9     		add	r1, sp, #4
 3064 00b8 0A48     		ldr	r0, .L162
 3065 00ba FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 3066              	.LVL171:
1242:Core/Src/main.c ****   {
 3067              		.loc 1 1242 6 discriminator 1 view .LVU1093
 3068 00be 70B9     		cbnz	r0, .L161
1249:Core/Src/main.c **** 
 3069              		.loc 1 1249 3 is_stmt 1 view .LVU1094
 3070 00c0 0848     		ldr	r0, .L162
 3071 00c2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3072              	.LVL172:
1251:Core/Src/main.c **** 
 3073              		.loc 1 1251 1 is_stmt 0 view .LVU1095
 3074 00c6 1AB0     		add	sp, sp, #104
 3075              	.LCFI37:
 3076              		.cfi_remember_state
 3077              		.cfi_def_cfa_offset 8
 3078              		@ sp needed
 3079 00c8 10BD     		pop	{r4, pc}
 3080              	.L156:
 3081              	.LCFI38:
 3082              		.cfi_restore_state
1202:Core/Src/main.c ****   }
 3083              		.loc 1 1202 5 is_stmt 1 view .LVU1096
 3084 00ca FFF7FEFF 		bl	Error_Handler
 3085              	.LVL173:
 3086              	.L157:
1207:Core/Src/main.c ****   }
 3087              		.loc 1 1207 5 view .LVU1097
 3088 00ce FFF7FEFF 		bl	Error_Handler
 3089              	.LVL174:
 3090              	.L158:
1211:Core/Src/main.c ****   }
 3091              		.loc 1 1211 5 view .LVU1098
ARM GAS  /tmp/ccyDyxuM.s 			page 108


 3092 00d2 FFF7FEFF 		bl	Error_Handler
 3093              	.LVL175:
 3094              	.L159:
1218:Core/Src/main.c ****   }
 3095              		.loc 1 1218 5 view .LVU1099
 3096 00d6 FFF7FEFF 		bl	Error_Handler
 3097              	.LVL176:
 3098              	.L160:
1229:Core/Src/main.c ****   }
 3099              		.loc 1 1229 5 view .LVU1100
 3100 00da FFF7FEFF 		bl	Error_Handler
 3101              	.LVL177:
 3102              	.L161:
1244:Core/Src/main.c ****   }
 3103              		.loc 1 1244 5 view .LVU1101
 3104 00de FFF7FEFF 		bl	Error_Handler
 3105              	.LVL178:
 3106              	.L163:
 3107 00e2 00BF     		.align	2
 3108              	.L162:
 3109 00e4 00000000 		.word	htim1
 3110 00e8 00000140 		.word	1073807360
 3111              		.cfi_endproc
 3112              	.LFE343:
 3114              		.section	.text.MX_TIM2_Init,"ax",%progbits
 3115              		.align	1
 3116              		.syntax unified
 3117              		.thumb
 3118              		.thumb_func
 3120              	MX_TIM2_Init:
 3121              	.LFB344:
1259:Core/Src/main.c **** 
 3122              		.loc 1 1259 1 view -0
 3123              		.cfi_startproc
 3124              		@ args = 0, pretend = 0, frame = 56
 3125              		@ frame_needed = 0, uses_anonymous_args = 0
 3126 0000 00B5     		push	{lr}
 3127              	.LCFI39:
 3128              		.cfi_def_cfa_offset 4
 3129              		.cfi_offset 14, -4
 3130 0002 8FB0     		sub	sp, sp, #60
 3131              	.LCFI40:
 3132              		.cfi_def_cfa_offset 64
1265:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3133              		.loc 1 1265 3 view .LVU1103
1265:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3134              		.loc 1 1265 26 is_stmt 0 view .LVU1104
 3135 0004 0023     		movs	r3, #0
 3136 0006 0A93     		str	r3, [sp, #40]
 3137 0008 0B93     		str	r3, [sp, #44]
 3138 000a 0C93     		str	r3, [sp, #48]
 3139 000c 0D93     		str	r3, [sp, #52]
1266:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3140              		.loc 1 1266 3 is_stmt 1 view .LVU1105
1266:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3141              		.loc 1 1266 27 is_stmt 0 view .LVU1106
 3142 000e 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccyDyxuM.s 			page 109


 3143 0010 0893     		str	r3, [sp, #32]
 3144 0012 0993     		str	r3, [sp, #36]
1267:Core/Src/main.c **** 
 3145              		.loc 1 1267 3 is_stmt 1 view .LVU1107
1267:Core/Src/main.c **** 
 3146              		.loc 1 1267 22 is_stmt 0 view .LVU1108
 3147 0014 0093     		str	r3, [sp]
 3148 0016 0193     		str	r3, [sp, #4]
 3149 0018 0293     		str	r3, [sp, #8]
 3150 001a 0393     		str	r3, [sp, #12]
 3151 001c 0493     		str	r3, [sp, #16]
 3152 001e 0593     		str	r3, [sp, #20]
 3153 0020 0693     		str	r3, [sp, #24]
1272:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 3154              		.loc 1 1272 3 is_stmt 1 view .LVU1109
1272:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 3155              		.loc 1 1272 18 is_stmt 0 view .LVU1110
 3156 0022 1E48     		ldr	r0, .L176
 3157 0024 4FF08042 		mov	r2, #1073741824
 3158 0028 0260     		str	r2, [r0]
1273:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 3159              		.loc 1 1273 3 is_stmt 1 view .LVU1111
1273:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 3160              		.loc 1 1273 24 is_stmt 0 view .LVU1112
 3161 002a 4360     		str	r3, [r0, #4]
1274:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 3162              		.loc 1 1274 3 is_stmt 1 view .LVU1113
1274:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 3163              		.loc 1 1274 26 is_stmt 0 view .LVU1114
 3164 002c 8360     		str	r3, [r0, #8]
1275:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3165              		.loc 1 1275 3 is_stmt 1 view .LVU1115
1275:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3166              		.loc 1 1275 21 is_stmt 0 view .LVU1116
 3167 002e 4FF0FF32 		mov	r2, #-1
 3168 0032 C260     		str	r2, [r0, #12]
1276:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3169              		.loc 1 1276 3 is_stmt 1 view .LVU1117
1276:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3170              		.loc 1 1276 28 is_stmt 0 view .LVU1118
 3171 0034 0361     		str	r3, [r0, #16]
1277:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 3172              		.loc 1 1277 3 is_stmt 1 view .LVU1119
1277:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 3173              		.loc 1 1277 32 is_stmt 0 view .LVU1120
 3174 0036 8361     		str	r3, [r0, #24]
1278:Core/Src/main.c ****   {
 3175              		.loc 1 1278 3 is_stmt 1 view .LVU1121
1278:Core/Src/main.c ****   {
 3176              		.loc 1 1278 7 is_stmt 0 view .LVU1122
 3177 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3178              	.LVL179:
1278:Core/Src/main.c ****   {
 3179              		.loc 1 1278 6 discriminator 1 view .LVU1123
 3180 003c 20BB     		cbnz	r0, .L171
1282:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 3181              		.loc 1 1282 3 is_stmt 1 view .LVU1124
ARM GAS  /tmp/ccyDyxuM.s 			page 110


1282:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 3182              		.loc 1 1282 34 is_stmt 0 view .LVU1125
 3183 003e 4FF48053 		mov	r3, #4096
 3184 0042 0A93     		str	r3, [sp, #40]
1283:Core/Src/main.c ****   {
 3185              		.loc 1 1283 3 is_stmt 1 view .LVU1126
1283:Core/Src/main.c ****   {
 3186              		.loc 1 1283 7 is_stmt 0 view .LVU1127
 3187 0044 0AA9     		add	r1, sp, #40
 3188 0046 1548     		ldr	r0, .L176
 3189 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3190              	.LVL180:
1283:Core/Src/main.c ****   {
 3191              		.loc 1 1283 6 discriminator 1 view .LVU1128
 3192 004c F0B9     		cbnz	r0, .L172
1287:Core/Src/main.c ****   {
 3193              		.loc 1 1287 3 is_stmt 1 view .LVU1129
1287:Core/Src/main.c ****   {
 3194              		.loc 1 1287 7 is_stmt 0 view .LVU1130
 3195 004e 1348     		ldr	r0, .L176
 3196 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3197              	.LVL181:
1287:Core/Src/main.c ****   {
 3198              		.loc 1 1287 6 discriminator 1 view .LVU1131
 3199 0054 E0B9     		cbnz	r0, .L173
1291:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3200              		.loc 1 1291 3 is_stmt 1 view .LVU1132
1291:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3201              		.loc 1 1291 37 is_stmt 0 view .LVU1133
 3202 0056 0023     		movs	r3, #0
 3203 0058 0793     		str	r3, [sp, #28]
1292:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 3204              		.loc 1 1292 3 is_stmt 1 view .LVU1134
1292:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 3205              		.loc 1 1292 33 is_stmt 0 view .LVU1135
 3206 005a 0993     		str	r3, [sp, #36]
1293:Core/Src/main.c ****   {
 3207              		.loc 1 1293 3 is_stmt 1 view .LVU1136
1293:Core/Src/main.c ****   {
 3208              		.loc 1 1293 7 is_stmt 0 view .LVU1137
 3209 005c 07A9     		add	r1, sp, #28
 3210 005e 0F48     		ldr	r0, .L176
 3211 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3212              	.LVL182:
1293:Core/Src/main.c ****   {
 3213              		.loc 1 1293 6 discriminator 1 view .LVU1138
 3214 0064 B0B9     		cbnz	r0, .L174
1297:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3215              		.loc 1 1297 3 is_stmt 1 view .LVU1139
1297:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3216              		.loc 1 1297 20 is_stmt 0 view .LVU1140
 3217 0066 6023     		movs	r3, #96
 3218 0068 0093     		str	r3, [sp]
1298:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3219              		.loc 1 1298 3 is_stmt 1 view .LVU1141
1298:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3220              		.loc 1 1298 19 is_stmt 0 view .LVU1142
ARM GAS  /tmp/ccyDyxuM.s 			page 111


 3221 006a 0022     		movs	r2, #0
 3222 006c 0192     		str	r2, [sp, #4]
1299:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3223              		.loc 1 1299 3 is_stmt 1 view .LVU1143
1299:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3224              		.loc 1 1299 24 is_stmt 0 view .LVU1144
 3225 006e 0292     		str	r2, [sp, #8]
1300:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3226              		.loc 1 1300 3 is_stmt 1 view .LVU1145
1300:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3227              		.loc 1 1300 24 is_stmt 0 view .LVU1146
 3228 0070 0492     		str	r2, [sp, #16]
1301:Core/Src/main.c ****   {
 3229              		.loc 1 1301 3 is_stmt 1 view .LVU1147
1301:Core/Src/main.c ****   {
 3230              		.loc 1 1301 7 is_stmt 0 view .LVU1148
 3231 0072 6946     		mov	r1, sp
 3232 0074 0948     		ldr	r0, .L176
 3233 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3234              	.LVL183:
1301:Core/Src/main.c ****   {
 3235              		.loc 1 1301 6 discriminator 1 view .LVU1149
 3236 007a 68B9     		cbnz	r0, .L175
1308:Core/Src/main.c **** 
 3237              		.loc 1 1308 3 is_stmt 1 view .LVU1150
 3238 007c 0748     		ldr	r0, .L176
 3239 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3240              	.LVL184:
1310:Core/Src/main.c **** 
 3241              		.loc 1 1310 1 is_stmt 0 view .LVU1151
 3242 0082 0FB0     		add	sp, sp, #60
 3243              	.LCFI41:
 3244              		.cfi_remember_state
 3245              		.cfi_def_cfa_offset 4
 3246              		@ sp needed
 3247 0084 5DF804FB 		ldr	pc, [sp], #4
 3248              	.L171:
 3249              	.LCFI42:
 3250              		.cfi_restore_state
1280:Core/Src/main.c ****   }
 3251              		.loc 1 1280 5 is_stmt 1 view .LVU1152
 3252 0088 FFF7FEFF 		bl	Error_Handler
 3253              	.LVL185:
 3254              	.L172:
1285:Core/Src/main.c ****   }
 3255              		.loc 1 1285 5 view .LVU1153
 3256 008c FFF7FEFF 		bl	Error_Handler
 3257              	.LVL186:
 3258              	.L173:
1289:Core/Src/main.c ****   }
 3259              		.loc 1 1289 5 view .LVU1154
 3260 0090 FFF7FEFF 		bl	Error_Handler
 3261              	.LVL187:
 3262              	.L174:
1295:Core/Src/main.c ****   }
 3263              		.loc 1 1295 5 view .LVU1155
 3264 0094 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccyDyxuM.s 			page 112


 3265              	.LVL188:
 3266              	.L175:
1303:Core/Src/main.c ****   }
 3267              		.loc 1 1303 5 view .LVU1156
 3268 0098 FFF7FEFF 		bl	Error_Handler
 3269              	.LVL189:
 3270              	.L177:
 3271              		.align	2
 3272              	.L176:
 3273 009c 00000000 		.word	htim2
 3274              		.cfi_endproc
 3275              	.LFE344:
 3277              		.section	.text.MX_TIM3_Init,"ax",%progbits
 3278              		.align	1
 3279              		.syntax unified
 3280              		.thumb
 3281              		.thumb_func
 3283              	MX_TIM3_Init:
 3284              	.LFB345:
1318:Core/Src/main.c **** 
 3285              		.loc 1 1318 1 view -0
 3286              		.cfi_startproc
 3287              		@ args = 0, pretend = 0, frame = 56
 3288              		@ frame_needed = 0, uses_anonymous_args = 0
 3289 0000 00B5     		push	{lr}
 3290              	.LCFI43:
 3291              		.cfi_def_cfa_offset 4
 3292              		.cfi_offset 14, -4
 3293 0002 8FB0     		sub	sp, sp, #60
 3294              	.LCFI44:
 3295              		.cfi_def_cfa_offset 64
1324:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3296              		.loc 1 1324 3 view .LVU1158
1324:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3297              		.loc 1 1324 26 is_stmt 0 view .LVU1159
 3298 0004 0023     		movs	r3, #0
 3299 0006 0A93     		str	r3, [sp, #40]
 3300 0008 0B93     		str	r3, [sp, #44]
 3301 000a 0C93     		str	r3, [sp, #48]
 3302 000c 0D93     		str	r3, [sp, #52]
1325:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3303              		.loc 1 1325 3 is_stmt 1 view .LVU1160
1325:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3304              		.loc 1 1325 27 is_stmt 0 view .LVU1161
 3305 000e 0793     		str	r3, [sp, #28]
 3306 0010 0893     		str	r3, [sp, #32]
 3307 0012 0993     		str	r3, [sp, #36]
1326:Core/Src/main.c **** 
 3308              		.loc 1 1326 3 is_stmt 1 view .LVU1162
1326:Core/Src/main.c **** 
 3309              		.loc 1 1326 22 is_stmt 0 view .LVU1163
 3310 0014 0093     		str	r3, [sp]
 3311 0016 0193     		str	r3, [sp, #4]
 3312 0018 0293     		str	r3, [sp, #8]
 3313 001a 0393     		str	r3, [sp, #12]
 3314 001c 0493     		str	r3, [sp, #16]
 3315 001e 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccyDyxuM.s 			page 113


 3316 0020 0693     		str	r3, [sp, #24]
1331:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 3317              		.loc 1 1331 3 is_stmt 1 view .LVU1164
1331:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 3318              		.loc 1 1331 18 is_stmt 0 view .LVU1165
 3319 0022 1E48     		ldr	r0, .L190
 3320 0024 1E4A     		ldr	r2, .L190+4
 3321 0026 0260     		str	r2, [r0]
1332:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 3322              		.loc 1 1332 3 is_stmt 1 view .LVU1166
1332:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 3323              		.loc 1 1332 24 is_stmt 0 view .LVU1167
 3324 0028 4360     		str	r3, [r0, #4]
1333:Core/Src/main.c ****   htim3.Init.Period = 65535;
 3325              		.loc 1 1333 3 is_stmt 1 view .LVU1168
1333:Core/Src/main.c ****   htim3.Init.Period = 65535;
 3326              		.loc 1 1333 26 is_stmt 0 view .LVU1169
 3327 002a 8360     		str	r3, [r0, #8]
1334:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3328              		.loc 1 1334 3 is_stmt 1 view .LVU1170
1334:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3329              		.loc 1 1334 21 is_stmt 0 view .LVU1171
 3330 002c 4FF6FF72 		movw	r2, #65535
 3331 0030 C260     		str	r2, [r0, #12]
1335:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3332              		.loc 1 1335 3 is_stmt 1 view .LVU1172
1335:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3333              		.loc 1 1335 28 is_stmt 0 view .LVU1173
 3334 0032 0361     		str	r3, [r0, #16]
1336:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 3335              		.loc 1 1336 3 is_stmt 1 view .LVU1174
1336:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 3336              		.loc 1 1336 32 is_stmt 0 view .LVU1175
 3337 0034 8361     		str	r3, [r0, #24]
1337:Core/Src/main.c ****   {
 3338              		.loc 1 1337 3 is_stmt 1 view .LVU1176
1337:Core/Src/main.c ****   {
 3339              		.loc 1 1337 7 is_stmt 0 view .LVU1177
 3340 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3341              	.LVL190:
1337:Core/Src/main.c ****   {
 3342              		.loc 1 1337 6 discriminator 1 view .LVU1178
 3343 003a 20BB     		cbnz	r0, .L185
1341:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 3344              		.loc 1 1341 3 is_stmt 1 view .LVU1179
1341:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 3345              		.loc 1 1341 34 is_stmt 0 view .LVU1180
 3346 003c 4FF48053 		mov	r3, #4096
 3347 0040 0A93     		str	r3, [sp, #40]
1342:Core/Src/main.c ****   {
 3348              		.loc 1 1342 3 is_stmt 1 view .LVU1181
1342:Core/Src/main.c ****   {
 3349              		.loc 1 1342 7 is_stmt 0 view .LVU1182
 3350 0042 0AA9     		add	r1, sp, #40
 3351 0044 1548     		ldr	r0, .L190
 3352 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3353              	.LVL191:
ARM GAS  /tmp/ccyDyxuM.s 			page 114


1342:Core/Src/main.c ****   {
 3354              		.loc 1 1342 6 discriminator 1 view .LVU1183
 3355 004a F0B9     		cbnz	r0, .L186
1346:Core/Src/main.c ****   {
 3356              		.loc 1 1346 3 is_stmt 1 view .LVU1184
1346:Core/Src/main.c ****   {
 3357              		.loc 1 1346 7 is_stmt 0 view .LVU1185
 3358 004c 1348     		ldr	r0, .L190
 3359 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3360              	.LVL192:
1346:Core/Src/main.c ****   {
 3361              		.loc 1 1346 6 discriminator 1 view .LVU1186
 3362 0052 E0B9     		cbnz	r0, .L187
1350:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3363              		.loc 1 1350 3 is_stmt 1 view .LVU1187
1350:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3364              		.loc 1 1350 37 is_stmt 0 view .LVU1188
 3365 0054 0023     		movs	r3, #0
 3366 0056 0793     		str	r3, [sp, #28]
1351:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 3367              		.loc 1 1351 3 is_stmt 1 view .LVU1189
1351:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 3368              		.loc 1 1351 33 is_stmt 0 view .LVU1190
 3369 0058 0993     		str	r3, [sp, #36]
1352:Core/Src/main.c ****   {
 3370              		.loc 1 1352 3 is_stmt 1 view .LVU1191
1352:Core/Src/main.c ****   {
 3371              		.loc 1 1352 7 is_stmt 0 view .LVU1192
 3372 005a 07A9     		add	r1, sp, #28
 3373 005c 0F48     		ldr	r0, .L190
 3374 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3375              	.LVL193:
1352:Core/Src/main.c ****   {
 3376              		.loc 1 1352 6 discriminator 1 view .LVU1193
 3377 0062 B0B9     		cbnz	r0, .L188
1356:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3378              		.loc 1 1356 3 is_stmt 1 view .LVU1194
1356:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3379              		.loc 1 1356 20 is_stmt 0 view .LVU1195
 3380 0064 6023     		movs	r3, #96
 3381 0066 0093     		str	r3, [sp]
1357:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3382              		.loc 1 1357 3 is_stmt 1 view .LVU1196
1357:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3383              		.loc 1 1357 19 is_stmt 0 view .LVU1197
 3384 0068 0022     		movs	r2, #0
 3385 006a 0192     		str	r2, [sp, #4]
1358:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3386              		.loc 1 1358 3 is_stmt 1 view .LVU1198
1358:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3387              		.loc 1 1358 24 is_stmt 0 view .LVU1199
 3388 006c 0292     		str	r2, [sp, #8]
1359:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3389              		.loc 1 1359 3 is_stmt 1 view .LVU1200
1359:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3390              		.loc 1 1359 24 is_stmt 0 view .LVU1201
 3391 006e 0492     		str	r2, [sp, #16]
ARM GAS  /tmp/ccyDyxuM.s 			page 115


1360:Core/Src/main.c ****   {
 3392              		.loc 1 1360 3 is_stmt 1 view .LVU1202
1360:Core/Src/main.c ****   {
 3393              		.loc 1 1360 7 is_stmt 0 view .LVU1203
 3394 0070 6946     		mov	r1, sp
 3395 0072 0A48     		ldr	r0, .L190
 3396 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3397              	.LVL194:
1360:Core/Src/main.c ****   {
 3398              		.loc 1 1360 6 discriminator 1 view .LVU1204
 3399 0078 68B9     		cbnz	r0, .L189
1367:Core/Src/main.c **** 
 3400              		.loc 1 1367 3 is_stmt 1 view .LVU1205
 3401 007a 0848     		ldr	r0, .L190
 3402 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3403              	.LVL195:
1369:Core/Src/main.c **** 
 3404              		.loc 1 1369 1 is_stmt 0 view .LVU1206
 3405 0080 0FB0     		add	sp, sp, #60
 3406              	.LCFI45:
 3407              		.cfi_remember_state
 3408              		.cfi_def_cfa_offset 4
 3409              		@ sp needed
 3410 0082 5DF804FB 		ldr	pc, [sp], #4
 3411              	.L185:
 3412              	.LCFI46:
 3413              		.cfi_restore_state
1339:Core/Src/main.c ****   }
 3414              		.loc 1 1339 5 is_stmt 1 view .LVU1207
 3415 0086 FFF7FEFF 		bl	Error_Handler
 3416              	.LVL196:
 3417              	.L186:
1344:Core/Src/main.c ****   }
 3418              		.loc 1 1344 5 view .LVU1208
 3419 008a FFF7FEFF 		bl	Error_Handler
 3420              	.LVL197:
 3421              	.L187:
1348:Core/Src/main.c ****   }
 3422              		.loc 1 1348 5 view .LVU1209
 3423 008e FFF7FEFF 		bl	Error_Handler
 3424              	.LVL198:
 3425              	.L188:
1354:Core/Src/main.c ****   }
 3426              		.loc 1 1354 5 view .LVU1210
 3427 0092 FFF7FEFF 		bl	Error_Handler
 3428              	.LVL199:
 3429              	.L189:
1362:Core/Src/main.c ****   }
 3430              		.loc 1 1362 5 view .LVU1211
 3431 0096 FFF7FEFF 		bl	Error_Handler
 3432              	.LVL200:
 3433              	.L191:
 3434 009a 00BF     		.align	2
 3435              	.L190:
 3436 009c 00000000 		.word	htim3
 3437 00a0 00040040 		.word	1073742848
 3438              		.cfi_endproc
ARM GAS  /tmp/ccyDyxuM.s 			page 116


 3439              	.LFE345:
 3441              		.section	.text.MX_TIM5_Init,"ax",%progbits
 3442              		.align	1
 3443              		.syntax unified
 3444              		.thumb
 3445              		.thumb_func
 3447              	MX_TIM5_Init:
 3448              	.LFB346:
1377:Core/Src/main.c **** 
 3449              		.loc 1 1377 1 view -0
 3450              		.cfi_startproc
 3451              		@ args = 0, pretend = 0, frame = 56
 3452              		@ frame_needed = 0, uses_anonymous_args = 0
 3453 0000 00B5     		push	{lr}
 3454              	.LCFI47:
 3455              		.cfi_def_cfa_offset 4
 3456              		.cfi_offset 14, -4
 3457 0002 8FB0     		sub	sp, sp, #60
 3458              	.LCFI48:
 3459              		.cfi_def_cfa_offset 64
1383:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3460              		.loc 1 1383 3 view .LVU1213
1383:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3461              		.loc 1 1383 26 is_stmt 0 view .LVU1214
 3462 0004 0023     		movs	r3, #0
 3463 0006 0A93     		str	r3, [sp, #40]
 3464 0008 0B93     		str	r3, [sp, #44]
 3465 000a 0C93     		str	r3, [sp, #48]
 3466 000c 0D93     		str	r3, [sp, #52]
1384:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3467              		.loc 1 1384 3 is_stmt 1 view .LVU1215
1384:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3468              		.loc 1 1384 27 is_stmt 0 view .LVU1216
 3469 000e 0793     		str	r3, [sp, #28]
 3470 0010 0893     		str	r3, [sp, #32]
 3471 0012 0993     		str	r3, [sp, #36]
1385:Core/Src/main.c **** 
 3472              		.loc 1 1385 3 is_stmt 1 view .LVU1217
1385:Core/Src/main.c **** 
 3473              		.loc 1 1385 22 is_stmt 0 view .LVU1218
 3474 0014 0093     		str	r3, [sp]
 3475 0016 0193     		str	r3, [sp, #4]
 3476 0018 0293     		str	r3, [sp, #8]
 3477 001a 0393     		str	r3, [sp, #12]
 3478 001c 0493     		str	r3, [sp, #16]
 3479 001e 0593     		str	r3, [sp, #20]
 3480 0020 0693     		str	r3, [sp, #24]
1390:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 3481              		.loc 1 1390 3 is_stmt 1 view .LVU1219
1390:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 3482              		.loc 1 1390 18 is_stmt 0 view .LVU1220
 3483 0022 1E48     		ldr	r0, .L204
 3484 0024 1E4A     		ldr	r2, .L204+4
 3485 0026 0260     		str	r2, [r0]
1391:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 3486              		.loc 1 1391 3 is_stmt 1 view .LVU1221
1391:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccyDyxuM.s 			page 117


 3487              		.loc 1 1391 24 is_stmt 0 view .LVU1222
 3488 0028 4360     		str	r3, [r0, #4]
1392:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 3489              		.loc 1 1392 3 is_stmt 1 view .LVU1223
1392:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 3490              		.loc 1 1392 26 is_stmt 0 view .LVU1224
 3491 002a 8360     		str	r3, [r0, #8]
1393:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3492              		.loc 1 1393 3 is_stmt 1 view .LVU1225
1393:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3493              		.loc 1 1393 21 is_stmt 0 view .LVU1226
 3494 002c 4FF0FF32 		mov	r2, #-1
 3495 0030 C260     		str	r2, [r0, #12]
1394:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3496              		.loc 1 1394 3 is_stmt 1 view .LVU1227
1394:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3497              		.loc 1 1394 28 is_stmt 0 view .LVU1228
 3498 0032 0361     		str	r3, [r0, #16]
1395:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 3499              		.loc 1 1395 3 is_stmt 1 view .LVU1229
1395:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 3500              		.loc 1 1395 32 is_stmt 0 view .LVU1230
 3501 0034 8361     		str	r3, [r0, #24]
1396:Core/Src/main.c ****   {
 3502              		.loc 1 1396 3 is_stmt 1 view .LVU1231
1396:Core/Src/main.c ****   {
 3503              		.loc 1 1396 7 is_stmt 0 view .LVU1232
 3504 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3505              	.LVL201:
1396:Core/Src/main.c ****   {
 3506              		.loc 1 1396 6 discriminator 1 view .LVU1233
 3507 003a 28BB     		cbnz	r0, .L199
1400:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 3508              		.loc 1 1400 3 is_stmt 1 view .LVU1234
1400:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 3509              		.loc 1 1400 34 is_stmt 0 view .LVU1235
 3510 003c 4FF48053 		mov	r3, #4096
 3511 0040 0A93     		str	r3, [sp, #40]
1401:Core/Src/main.c ****   {
 3512              		.loc 1 1401 3 is_stmt 1 view .LVU1236
1401:Core/Src/main.c ****   {
 3513              		.loc 1 1401 7 is_stmt 0 view .LVU1237
 3514 0042 0AA9     		add	r1, sp, #40
 3515 0044 1548     		ldr	r0, .L204
 3516 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3517              	.LVL202:
1401:Core/Src/main.c ****   {
 3518              		.loc 1 1401 6 discriminator 1 view .LVU1238
 3519 004a F8B9     		cbnz	r0, .L200
1405:Core/Src/main.c ****   {
 3520              		.loc 1 1405 3 is_stmt 1 view .LVU1239
1405:Core/Src/main.c ****   {
 3521              		.loc 1 1405 7 is_stmt 0 view .LVU1240
 3522 004c 1348     		ldr	r0, .L204
 3523 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3524              	.LVL203:
1405:Core/Src/main.c ****   {
ARM GAS  /tmp/ccyDyxuM.s 			page 118


 3525              		.loc 1 1405 6 discriminator 1 view .LVU1241
 3526 0052 E8B9     		cbnz	r0, .L201
1409:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3527              		.loc 1 1409 3 is_stmt 1 view .LVU1242
1409:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3528              		.loc 1 1409 37 is_stmt 0 view .LVU1243
 3529 0054 0023     		movs	r3, #0
 3530 0056 0793     		str	r3, [sp, #28]
1410:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 3531              		.loc 1 1410 3 is_stmt 1 view .LVU1244
1410:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 3532              		.loc 1 1410 33 is_stmt 0 view .LVU1245
 3533 0058 0993     		str	r3, [sp, #36]
1411:Core/Src/main.c ****   {
 3534              		.loc 1 1411 3 is_stmt 1 view .LVU1246
1411:Core/Src/main.c ****   {
 3535              		.loc 1 1411 7 is_stmt 0 view .LVU1247
 3536 005a 07A9     		add	r1, sp, #28
 3537 005c 0F48     		ldr	r0, .L204
 3538 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3539              	.LVL204:
1411:Core/Src/main.c ****   {
 3540              		.loc 1 1411 6 discriminator 1 view .LVU1248
 3541 0062 B8B9     		cbnz	r0, .L202
1415:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3542              		.loc 1 1415 3 is_stmt 1 view .LVU1249
1415:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3543              		.loc 1 1415 20 is_stmt 0 view .LVU1250
 3544 0064 6023     		movs	r3, #96
 3545 0066 0093     		str	r3, [sp]
1416:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3546              		.loc 1 1416 3 is_stmt 1 view .LVU1251
1416:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3547              		.loc 1 1416 19 is_stmt 0 view .LVU1252
 3548 0068 0023     		movs	r3, #0
 3549 006a 0193     		str	r3, [sp, #4]
1417:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3550              		.loc 1 1417 3 is_stmt 1 view .LVU1253
1417:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3551              		.loc 1 1417 24 is_stmt 0 view .LVU1254
 3552 006c 0293     		str	r3, [sp, #8]
1418:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 3553              		.loc 1 1418 3 is_stmt 1 view .LVU1255
1418:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 3554              		.loc 1 1418 24 is_stmt 0 view .LVU1256
 3555 006e 0493     		str	r3, [sp, #16]
1419:Core/Src/main.c ****   {
 3556              		.loc 1 1419 3 is_stmt 1 view .LVU1257
1419:Core/Src/main.c ****   {
 3557              		.loc 1 1419 7 is_stmt 0 view .LVU1258
 3558 0070 0C22     		movs	r2, #12
 3559 0072 6946     		mov	r1, sp
 3560 0074 0948     		ldr	r0, .L204
 3561 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3562              	.LVL205:
1419:Core/Src/main.c ****   {
 3563              		.loc 1 1419 6 discriminator 1 view .LVU1259
ARM GAS  /tmp/ccyDyxuM.s 			page 119


 3564 007a 68B9     		cbnz	r0, .L203
1426:Core/Src/main.c **** 
 3565              		.loc 1 1426 3 is_stmt 1 view .LVU1260
 3566 007c 0748     		ldr	r0, .L204
 3567 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3568              	.LVL206:
1428:Core/Src/main.c **** 
 3569              		.loc 1 1428 1 is_stmt 0 view .LVU1261
 3570 0082 0FB0     		add	sp, sp, #60
 3571              	.LCFI49:
 3572              		.cfi_remember_state
 3573              		.cfi_def_cfa_offset 4
 3574              		@ sp needed
 3575 0084 5DF804FB 		ldr	pc, [sp], #4
 3576              	.L199:
 3577              	.LCFI50:
 3578              		.cfi_restore_state
1398:Core/Src/main.c ****   }
 3579              		.loc 1 1398 5 is_stmt 1 view .LVU1262
 3580 0088 FFF7FEFF 		bl	Error_Handler
 3581              	.LVL207:
 3582              	.L200:
1403:Core/Src/main.c ****   }
 3583              		.loc 1 1403 5 view .LVU1263
 3584 008c FFF7FEFF 		bl	Error_Handler
 3585              	.LVL208:
 3586              	.L201:
1407:Core/Src/main.c ****   }
 3587              		.loc 1 1407 5 view .LVU1264
 3588 0090 FFF7FEFF 		bl	Error_Handler
 3589              	.LVL209:
 3590              	.L202:
1413:Core/Src/main.c ****   }
 3591              		.loc 1 1413 5 view .LVU1265
 3592 0094 FFF7FEFF 		bl	Error_Handler
 3593              	.LVL210:
 3594              	.L203:
1421:Core/Src/main.c ****   }
 3595              		.loc 1 1421 5 view .LVU1266
 3596 0098 FFF7FEFF 		bl	Error_Handler
 3597              	.LVL211:
 3598              	.L205:
 3599              		.align	2
 3600              	.L204:
 3601 009c 00000000 		.word	htim5
 3602 00a0 000C0040 		.word	1073744896
 3603              		.cfi_endproc
 3604              	.LFE346:
 3606              		.section	.text.MX_TIM8_Init,"ax",%progbits
 3607              		.align	1
 3608              		.syntax unified
 3609              		.thumb
 3610              		.thumb_func
 3612              	MX_TIM8_Init:
 3613              	.LFB347:
1436:Core/Src/main.c **** 
 3614              		.loc 1 1436 1 view -0
ARM GAS  /tmp/ccyDyxuM.s 			page 120


 3615              		.cfi_startproc
 3616              		@ args = 0, pretend = 0, frame = 32
 3617              		@ frame_needed = 0, uses_anonymous_args = 0
 3618 0000 00B5     		push	{lr}
 3619              	.LCFI51:
 3620              		.cfi_def_cfa_offset 4
 3621              		.cfi_offset 14, -4
 3622 0002 89B0     		sub	sp, sp, #36
 3623              	.LCFI52:
 3624              		.cfi_def_cfa_offset 40
1442:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3625              		.loc 1 1442 3 view .LVU1268
1442:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3626              		.loc 1 1442 26 is_stmt 0 view .LVU1269
 3627 0004 0023     		movs	r3, #0
 3628 0006 0493     		str	r3, [sp, #16]
 3629 0008 0593     		str	r3, [sp, #20]
 3630 000a 0693     		str	r3, [sp, #24]
 3631 000c 0793     		str	r3, [sp, #28]
1443:Core/Src/main.c **** 
 3632              		.loc 1 1443 3 is_stmt 1 view .LVU1270
1443:Core/Src/main.c **** 
 3633              		.loc 1 1443 27 is_stmt 0 view .LVU1271
 3634 000e 0193     		str	r3, [sp, #4]
 3635 0010 0293     		str	r3, [sp, #8]
 3636 0012 0393     		str	r3, [sp, #12]
1448:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
 3637              		.loc 1 1448 3 is_stmt 1 view .LVU1272
1448:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
 3638              		.loc 1 1448 18 is_stmt 0 view .LVU1273
 3639 0014 1348     		ldr	r0, .L214
 3640 0016 144A     		ldr	r2, .L214+4
 3641 0018 0260     		str	r2, [r0]
1449:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 3642              		.loc 1 1449 3 is_stmt 1 view .LVU1274
1449:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 3643              		.loc 1 1449 24 is_stmt 0 view .LVU1275
 3644 001a 4360     		str	r3, [r0, #4]
1450:Core/Src/main.c ****   htim8.Init.Period = 65535;
 3645              		.loc 1 1450 3 is_stmt 1 view .LVU1276
1450:Core/Src/main.c ****   htim8.Init.Period = 65535;
 3646              		.loc 1 1450 26 is_stmt 0 view .LVU1277
 3647 001c 8360     		str	r3, [r0, #8]
1451:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3648              		.loc 1 1451 3 is_stmt 1 view .LVU1278
1451:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3649              		.loc 1 1451 21 is_stmt 0 view .LVU1279
 3650 001e 4FF6FF72 		movw	r2, #65535
 3651 0022 C260     		str	r2, [r0, #12]
1452:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 3652              		.loc 1 1452 3 is_stmt 1 view .LVU1280
1452:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 3653              		.loc 1 1452 28 is_stmt 0 view .LVU1281
 3654 0024 0361     		str	r3, [r0, #16]
1453:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3655              		.loc 1 1453 3 is_stmt 1 view .LVU1282
1453:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /tmp/ccyDyxuM.s 			page 121


 3656              		.loc 1 1453 32 is_stmt 0 view .LVU1283
 3657 0026 4361     		str	r3, [r0, #20]
1454:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 3658              		.loc 1 1454 3 is_stmt 1 view .LVU1284
1454:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 3659              		.loc 1 1454 32 is_stmt 0 view .LVU1285
 3660 0028 8361     		str	r3, [r0, #24]
1455:Core/Src/main.c ****   {
 3661              		.loc 1 1455 3 is_stmt 1 view .LVU1286
1455:Core/Src/main.c ****   {
 3662              		.loc 1 1455 7 is_stmt 0 view .LVU1287
 3663 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 3664              	.LVL212:
1455:Core/Src/main.c ****   {
 3665              		.loc 1 1455 6 discriminator 1 view .LVU1288
 3666 002e 98B9     		cbnz	r0, .L211
1459:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 3667              		.loc 1 1459 3 is_stmt 1 view .LVU1289
1459:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 3668              		.loc 1 1459 34 is_stmt 0 view .LVU1290
 3669 0030 4FF48053 		mov	r3, #4096
 3670 0034 0493     		str	r3, [sp, #16]
1460:Core/Src/main.c ****   {
 3671              		.loc 1 1460 3 is_stmt 1 view .LVU1291
1460:Core/Src/main.c ****   {
 3672              		.loc 1 1460 7 is_stmt 0 view .LVU1292
 3673 0036 04A9     		add	r1, sp, #16
 3674 0038 0A48     		ldr	r0, .L214
 3675 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3676              	.LVL213:
1460:Core/Src/main.c ****   {
 3677              		.loc 1 1460 6 discriminator 1 view .LVU1293
 3678 003e 68B9     		cbnz	r0, .L212
1464:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 3679              		.loc 1 1464 3 is_stmt 1 view .LVU1294
1464:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 3680              		.loc 1 1464 37 is_stmt 0 view .LVU1295
 3681 0040 0023     		movs	r3, #0
 3682 0042 0193     		str	r3, [sp, #4]
1465:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3683              		.loc 1 1465 3 is_stmt 1 view .LVU1296
1465:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3684              		.loc 1 1465 38 is_stmt 0 view .LVU1297
 3685 0044 0293     		str	r3, [sp, #8]
1466:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 3686              		.loc 1 1466 3 is_stmt 1 view .LVU1298
1466:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 3687              		.loc 1 1466 33 is_stmt 0 view .LVU1299
 3688 0046 0393     		str	r3, [sp, #12]
1467:Core/Src/main.c ****   {
 3689              		.loc 1 1467 3 is_stmt 1 view .LVU1300
1467:Core/Src/main.c ****   {
 3690              		.loc 1 1467 7 is_stmt 0 view .LVU1301
 3691 0048 01A9     		add	r1, sp, #4
 3692 004a 0648     		ldr	r0, .L214
 3693 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3694              	.LVL214:
ARM GAS  /tmp/ccyDyxuM.s 			page 122


1467:Core/Src/main.c ****   {
 3695              		.loc 1 1467 6 discriminator 1 view .LVU1302
 3696 0050 30B9     		cbnz	r0, .L213
1475:Core/Src/main.c **** 
 3697              		.loc 1 1475 1 view .LVU1303
 3698 0052 09B0     		add	sp, sp, #36
 3699              	.LCFI53:
 3700              		.cfi_remember_state
 3701              		.cfi_def_cfa_offset 4
 3702              		@ sp needed
 3703 0054 5DF804FB 		ldr	pc, [sp], #4
 3704              	.L211:
 3705              	.LCFI54:
 3706              		.cfi_restore_state
1457:Core/Src/main.c ****   }
 3707              		.loc 1 1457 5 is_stmt 1 view .LVU1304
 3708 0058 FFF7FEFF 		bl	Error_Handler
 3709              	.LVL215:
 3710              	.L212:
1462:Core/Src/main.c ****   }
 3711              		.loc 1 1462 5 view .LVU1305
 3712 005c FFF7FEFF 		bl	Error_Handler
 3713              	.LVL216:
 3714              	.L213:
1469:Core/Src/main.c ****   }
 3715              		.loc 1 1469 5 view .LVU1306
 3716 0060 FFF7FEFF 		bl	Error_Handler
 3717              	.LVL217:
 3718              	.L215:
 3719              		.align	2
 3720              	.L214:
 3721 0064 00000000 		.word	htim8
 3722 0068 00040140 		.word	1073808384
 3723              		.cfi_endproc
 3724              	.LFE347:
 3726              		.section	.text.MX_TIM12_Init,"ax",%progbits
 3727              		.align	1
 3728              		.syntax unified
 3729              		.thumb
 3730              		.thumb_func
 3732              	MX_TIM12_Init:
 3733              	.LFB348:
1483:Core/Src/main.c **** 
 3734              		.loc 1 1483 1 view -0
 3735              		.cfi_startproc
 3736              		@ args = 0, pretend = 0, frame = 32
 3737              		@ frame_needed = 0, uses_anonymous_args = 0
 3738 0000 00B5     		push	{lr}
 3739              	.LCFI55:
 3740              		.cfi_def_cfa_offset 4
 3741              		.cfi_offset 14, -4
 3742 0002 89B0     		sub	sp, sp, #36
 3743              	.LCFI56:
 3744              		.cfi_def_cfa_offset 40
1489:Core/Src/main.c **** 
 3745              		.loc 1 1489 3 view .LVU1308
1489:Core/Src/main.c **** 
ARM GAS  /tmp/ccyDyxuM.s 			page 123


 3746              		.loc 1 1489 22 is_stmt 0 view .LVU1309
 3747 0004 0023     		movs	r3, #0
 3748 0006 0193     		str	r3, [sp, #4]
 3749 0008 0293     		str	r3, [sp, #8]
 3750 000a 0393     		str	r3, [sp, #12]
 3751 000c 0493     		str	r3, [sp, #16]
 3752 000e 0593     		str	r3, [sp, #20]
 3753 0010 0693     		str	r3, [sp, #24]
 3754 0012 0793     		str	r3, [sp, #28]
1494:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 3755              		.loc 1 1494 3 is_stmt 1 view .LVU1310
1494:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 3756              		.loc 1 1494 19 is_stmt 0 view .LVU1311
 3757 0014 1048     		ldr	r0, .L222
 3758 0016 114A     		ldr	r2, .L222+4
 3759 0018 0260     		str	r2, [r0]
1495:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 3760              		.loc 1 1495 3 is_stmt 1 view .LVU1312
1495:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 3761              		.loc 1 1495 25 is_stmt 0 view .LVU1313
 3762 001a 4360     		str	r3, [r0, #4]
1496:Core/Src/main.c ****   htim12.Init.Period = 65535;
 3763              		.loc 1 1496 3 is_stmt 1 view .LVU1314
1496:Core/Src/main.c ****   htim12.Init.Period = 65535;
 3764              		.loc 1 1496 27 is_stmt 0 view .LVU1315
 3765 001c 8360     		str	r3, [r0, #8]
1497:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3766              		.loc 1 1497 3 is_stmt 1 view .LVU1316
1497:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3767              		.loc 1 1497 22 is_stmt 0 view .LVU1317
 3768 001e 4FF6FF72 		movw	r2, #65535
 3769 0022 C260     		str	r2, [r0, #12]
1498:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3770              		.loc 1 1498 3 is_stmt 1 view .LVU1318
1498:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3771              		.loc 1 1498 29 is_stmt 0 view .LVU1319
 3772 0024 0361     		str	r3, [r0, #16]
1499:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 3773              		.loc 1 1499 3 is_stmt 1 view .LVU1320
1499:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 3774              		.loc 1 1499 33 is_stmt 0 view .LVU1321
 3775 0026 8361     		str	r3, [r0, #24]
1500:Core/Src/main.c ****   {
 3776              		.loc 1 1500 3 is_stmt 1 view .LVU1322
1500:Core/Src/main.c ****   {
 3777              		.loc 1 1500 7 is_stmt 0 view .LVU1323
 3778 0028 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3779              	.LVL218:
1500:Core/Src/main.c ****   {
 3780              		.loc 1 1500 6 discriminator 1 view .LVU1324
 3781 002c 80B9     		cbnz	r0, .L220
1504:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3782              		.loc 1 1504 3 is_stmt 1 view .LVU1325
1504:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3783              		.loc 1 1504 20 is_stmt 0 view .LVU1326
 3784 002e 6023     		movs	r3, #96
 3785 0030 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccyDyxuM.s 			page 124


1505:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3786              		.loc 1 1505 3 is_stmt 1 view .LVU1327
1505:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3787              		.loc 1 1505 19 is_stmt 0 view .LVU1328
 3788 0032 0022     		movs	r2, #0
 3789 0034 0292     		str	r2, [sp, #8]
1506:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3790              		.loc 1 1506 3 is_stmt 1 view .LVU1329
1506:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3791              		.loc 1 1506 24 is_stmt 0 view .LVU1330
 3792 0036 0392     		str	r2, [sp, #12]
1507:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3793              		.loc 1 1507 3 is_stmt 1 view .LVU1331
1507:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3794              		.loc 1 1507 24 is_stmt 0 view .LVU1332
 3795 0038 0592     		str	r2, [sp, #20]
1508:Core/Src/main.c ****   {
 3796              		.loc 1 1508 3 is_stmt 1 view .LVU1333
1508:Core/Src/main.c ****   {
 3797              		.loc 1 1508 7 is_stmt 0 view .LVU1334
 3798 003a 01A9     		add	r1, sp, #4
 3799 003c 0648     		ldr	r0, .L222
 3800 003e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3801              	.LVL219:
1508:Core/Src/main.c ****   {
 3802              		.loc 1 1508 6 discriminator 1 view .LVU1335
 3803 0042 38B9     		cbnz	r0, .L221
1515:Core/Src/main.c **** 
 3804              		.loc 1 1515 3 is_stmt 1 view .LVU1336
 3805 0044 0448     		ldr	r0, .L222
 3806 0046 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3807              	.LVL220:
1517:Core/Src/main.c **** 
 3808              		.loc 1 1517 1 is_stmt 0 view .LVU1337
 3809 004a 09B0     		add	sp, sp, #36
 3810              	.LCFI57:
 3811              		.cfi_remember_state
 3812              		.cfi_def_cfa_offset 4
 3813              		@ sp needed
 3814 004c 5DF804FB 		ldr	pc, [sp], #4
 3815              	.L220:
 3816              	.LCFI58:
 3817              		.cfi_restore_state
1502:Core/Src/main.c ****   }
 3818              		.loc 1 1502 5 is_stmt 1 view .LVU1338
 3819 0050 FFF7FEFF 		bl	Error_Handler
 3820              	.LVL221:
 3821              	.L221:
1510:Core/Src/main.c ****   }
 3822              		.loc 1 1510 5 view .LVU1339
 3823 0054 FFF7FEFF 		bl	Error_Handler
 3824              	.LVL222:
 3825              	.L223:
 3826              		.align	2
 3827              	.L222:
 3828 0058 00000000 		.word	htim12
 3829 005c 00180040 		.word	1073747968
ARM GAS  /tmp/ccyDyxuM.s 			page 125


 3830              		.cfi_endproc
 3831              	.LFE348:
 3833              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 3834              		.align	1
 3835              		.syntax unified
 3836              		.thumb
 3837              		.thumb_func
 3839              	MX_USART1_UART_Init:
 3840              	.LFB349:
1525:Core/Src/main.c **** 
 3841              		.loc 1 1525 1 view -0
 3842              		.cfi_startproc
 3843              		@ args = 0, pretend = 0, frame = 0
 3844              		@ frame_needed = 0, uses_anonymous_args = 0
 3845 0000 08B5     		push	{r3, lr}
 3846              	.LCFI59:
 3847              		.cfi_def_cfa_offset 8
 3848              		.cfi_offset 3, -8
 3849              		.cfi_offset 14, -4
1534:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 3850              		.loc 1 1534 3 view .LVU1341
1534:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 3851              		.loc 1 1534 19 is_stmt 0 view .LVU1342
 3852 0002 0B48     		ldr	r0, .L228
 3853 0004 0B4B     		ldr	r3, .L228+4
 3854 0006 0360     		str	r3, [r0]
1535:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 3855              		.loc 1 1535 3 is_stmt 1 view .LVU1343
1535:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 3856              		.loc 1 1535 24 is_stmt 0 view .LVU1344
 3857 0008 4FF4E133 		mov	r3, #115200
 3858 000c 4360     		str	r3, [r0, #4]
1536:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 3859              		.loc 1 1536 3 is_stmt 1 view .LVU1345
1536:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 3860              		.loc 1 1536 26 is_stmt 0 view .LVU1346
 3861 000e 0023     		movs	r3, #0
 3862 0010 8360     		str	r3, [r0, #8]
1537:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 3863              		.loc 1 1537 3 is_stmt 1 view .LVU1347
1537:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 3864              		.loc 1 1537 24 is_stmt 0 view .LVU1348
 3865 0012 C360     		str	r3, [r0, #12]
1538:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 3866              		.loc 1 1538 3 is_stmt 1 view .LVU1349
1538:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 3867              		.loc 1 1538 22 is_stmt 0 view .LVU1350
 3868 0014 0361     		str	r3, [r0, #16]
1539:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3869              		.loc 1 1539 3 is_stmt 1 view .LVU1351
1539:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3870              		.loc 1 1539 20 is_stmt 0 view .LVU1352
 3871 0016 0C22     		movs	r2, #12
 3872 0018 4261     		str	r2, [r0, #20]
1540:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 3873              		.loc 1 1540 3 is_stmt 1 view .LVU1353
1540:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  /tmp/ccyDyxuM.s 			page 126


 3874              		.loc 1 1540 25 is_stmt 0 view .LVU1354
 3875 001a 8361     		str	r3, [r0, #24]
1541:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3876              		.loc 1 1541 3 is_stmt 1 view .LVU1355
1541:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3877              		.loc 1 1541 28 is_stmt 0 view .LVU1356
 3878 001c C361     		str	r3, [r0, #28]
1542:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3879              		.loc 1 1542 3 is_stmt 1 view .LVU1357
1542:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3880              		.loc 1 1542 30 is_stmt 0 view .LVU1358
 3881 001e 0362     		str	r3, [r0, #32]
1543:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 3882              		.loc 1 1543 3 is_stmt 1 view .LVU1359
1543:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 3883              		.loc 1 1543 38 is_stmt 0 view .LVU1360
 3884 0020 4362     		str	r3, [r0, #36]
1544:Core/Src/main.c ****   {
 3885              		.loc 1 1544 3 is_stmt 1 view .LVU1361
1544:Core/Src/main.c ****   {
 3886              		.loc 1 1544 7 is_stmt 0 view .LVU1362
 3887 0022 FFF7FEFF 		bl	HAL_UART_Init
 3888              	.LVL223:
1544:Core/Src/main.c ****   {
 3889              		.loc 1 1544 6 discriminator 1 view .LVU1363
 3890 0026 00B9     		cbnz	r0, .L227
1552:Core/Src/main.c **** 
 3891              		.loc 1 1552 1 view .LVU1364
 3892 0028 08BD     		pop	{r3, pc}
 3893              	.L227:
1546:Core/Src/main.c ****   }
 3894              		.loc 1 1546 5 is_stmt 1 view .LVU1365
 3895 002a FFF7FEFF 		bl	Error_Handler
 3896              	.LVL224:
 3897              	.L229:
 3898 002e 00BF     		.align	2
 3899              	.L228:
 3900 0030 00000000 		.word	huart1
 3901 0034 00100140 		.word	1073811456
 3902              		.cfi_endproc
 3903              	.LFE349:
 3905              		.section	.text.MX_USART6_UART_Init,"ax",%progbits
 3906              		.align	1
 3907              		.syntax unified
 3908              		.thumb
 3909              		.thumb_func
 3911              	MX_USART6_UART_Init:
 3912              	.LFB350:
1560:Core/Src/main.c **** 
 3913              		.loc 1 1560 1 view -0
 3914              		.cfi_startproc
 3915              		@ args = 0, pretend = 0, frame = 0
 3916              		@ frame_needed = 0, uses_anonymous_args = 0
 3917 0000 08B5     		push	{r3, lr}
 3918              	.LCFI60:
 3919              		.cfi_def_cfa_offset 8
 3920              		.cfi_offset 3, -8
ARM GAS  /tmp/ccyDyxuM.s 			page 127


 3921              		.cfi_offset 14, -4
1569:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 3922              		.loc 1 1569 3 view .LVU1367
1569:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 3923              		.loc 1 1569 19 is_stmt 0 view .LVU1368
 3924 0002 0B48     		ldr	r0, .L234
 3925 0004 0B4B     		ldr	r3, .L234+4
 3926 0006 0360     		str	r3, [r0]
1570:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 3927              		.loc 1 1570 3 is_stmt 1 view .LVU1369
1570:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 3928              		.loc 1 1570 24 is_stmt 0 view .LVU1370
 3929 0008 4FF4E133 		mov	r3, #115200
 3930 000c 4360     		str	r3, [r0, #4]
1571:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 3931              		.loc 1 1571 3 is_stmt 1 view .LVU1371
1571:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 3932              		.loc 1 1571 26 is_stmt 0 view .LVU1372
 3933 000e 0023     		movs	r3, #0
 3934 0010 8360     		str	r3, [r0, #8]
1572:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 3935              		.loc 1 1572 3 is_stmt 1 view .LVU1373
1572:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 3936              		.loc 1 1572 24 is_stmt 0 view .LVU1374
 3937 0012 C360     		str	r3, [r0, #12]
1573:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 3938              		.loc 1 1573 3 is_stmt 1 view .LVU1375
1573:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 3939              		.loc 1 1573 22 is_stmt 0 view .LVU1376
 3940 0014 0361     		str	r3, [r0, #16]
1574:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3941              		.loc 1 1574 3 is_stmt 1 view .LVU1377
1574:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3942              		.loc 1 1574 20 is_stmt 0 view .LVU1378
 3943 0016 0C22     		movs	r2, #12
 3944 0018 4261     		str	r2, [r0, #20]
1575:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 3945              		.loc 1 1575 3 is_stmt 1 view .LVU1379
1575:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 3946              		.loc 1 1575 25 is_stmt 0 view .LVU1380
 3947 001a 8361     		str	r3, [r0, #24]
1576:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3948              		.loc 1 1576 3 is_stmt 1 view .LVU1381
1576:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3949              		.loc 1 1576 28 is_stmt 0 view .LVU1382
 3950 001c C361     		str	r3, [r0, #28]
1577:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3951              		.loc 1 1577 3 is_stmt 1 view .LVU1383
1577:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3952              		.loc 1 1577 30 is_stmt 0 view .LVU1384
 3953 001e 0362     		str	r3, [r0, #32]
1578:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 3954              		.loc 1 1578 3 is_stmt 1 view .LVU1385
1578:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 3955              		.loc 1 1578 38 is_stmt 0 view .LVU1386
 3956 0020 4362     		str	r3, [r0, #36]
1579:Core/Src/main.c ****   {
ARM GAS  /tmp/ccyDyxuM.s 			page 128


 3957              		.loc 1 1579 3 is_stmt 1 view .LVU1387
1579:Core/Src/main.c ****   {
 3958              		.loc 1 1579 7 is_stmt 0 view .LVU1388
 3959 0022 FFF7FEFF 		bl	HAL_UART_Init
 3960              	.LVL225:
1579:Core/Src/main.c ****   {
 3961              		.loc 1 1579 6 discriminator 1 view .LVU1389
 3962 0026 00B9     		cbnz	r0, .L233
1587:Core/Src/main.c **** 
 3963              		.loc 1 1587 1 view .LVU1390
 3964 0028 08BD     		pop	{r3, pc}
 3965              	.L233:
1581:Core/Src/main.c ****   }
 3966              		.loc 1 1581 5 is_stmt 1 view .LVU1391
 3967 002a FFF7FEFF 		bl	Error_Handler
 3968              	.LVL226:
 3969              	.L235:
 3970 002e 00BF     		.align	2
 3971              	.L234:
 3972 0030 00000000 		.word	huart6
 3973 0034 00140140 		.word	1073812480
 3974              		.cfi_endproc
 3975              	.LFE350:
 3977              		.section	.text.SystemClock_Config,"ax",%progbits
 3978              		.align	1
 3979              		.global	SystemClock_Config
 3980              		.syntax unified
 3981              		.thumb
 3982              		.thumb_func
 3984              	SystemClock_Config:
 3985              	.LFB327:
 420:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 3986              		.loc 1 420 1 view -0
 3987              		.cfi_startproc
 3988              		@ args = 0, pretend = 0, frame = 80
 3989              		@ frame_needed = 0, uses_anonymous_args = 0
 3990 0000 10B5     		push	{r4, lr}
 3991              	.LCFI61:
 3992              		.cfi_def_cfa_offset 8
 3993              		.cfi_offset 4, -8
 3994              		.cfi_offset 14, -4
 3995 0002 94B0     		sub	sp, sp, #80
 3996              	.LCFI62:
 3997              		.cfi_def_cfa_offset 88
 421:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3998              		.loc 1 421 3 view .LVU1393
 421:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3999              		.loc 1 421 22 is_stmt 0 view .LVU1394
 4000 0004 08AC     		add	r4, sp, #32
 4001 0006 3022     		movs	r2, #48
 4002 0008 0021     		movs	r1, #0
 4003 000a 2046     		mov	r0, r4
 4004 000c FFF7FEFF 		bl	memset
 4005              	.LVL227:
 422:Core/Src/main.c **** 
 4006              		.loc 1 422 3 is_stmt 1 view .LVU1395
 422:Core/Src/main.c **** 
ARM GAS  /tmp/ccyDyxuM.s 			page 129


 4007              		.loc 1 422 22 is_stmt 0 view .LVU1396
 4008 0010 0023     		movs	r3, #0
 4009 0012 0393     		str	r3, [sp, #12]
 4010 0014 0493     		str	r3, [sp, #16]
 4011 0016 0593     		str	r3, [sp, #20]
 4012 0018 0693     		str	r3, [sp, #24]
 4013 001a 0793     		str	r3, [sp, #28]
 426:Core/Src/main.c **** 
 4014              		.loc 1 426 3 is_stmt 1 view .LVU1397
 4015 001c FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 4016              	.LVL228:
 430:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4017              		.loc 1 430 3 view .LVU1398
 4018              	.LBB17:
 430:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4019              		.loc 1 430 3 view .LVU1399
 430:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4020              		.loc 1 430 3 view .LVU1400
 4021 0020 234B     		ldr	r3, .L244
 4022 0022 1A6C     		ldr	r2, [r3, #64]
 4023 0024 42F08052 		orr	r2, r2, #268435456
 4024 0028 1A64     		str	r2, [r3, #64]
 430:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4025              		.loc 1 430 3 view .LVU1401
 4026 002a 1B6C     		ldr	r3, [r3, #64]
 4027 002c 03F08053 		and	r3, r3, #268435456
 4028 0030 0193     		str	r3, [sp, #4]
 430:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4029              		.loc 1 430 3 view .LVU1402
 4030 0032 019B     		ldr	r3, [sp, #4]
 4031              	.LBE17:
 430:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 4032              		.loc 1 430 3 view .LVU1403
 431:Core/Src/main.c **** 
 4033              		.loc 1 431 3 view .LVU1404
 4034              	.LBB18:
 431:Core/Src/main.c **** 
 4035              		.loc 1 431 3 view .LVU1405
 431:Core/Src/main.c **** 
 4036              		.loc 1 431 3 view .LVU1406
 4037 0034 1F4B     		ldr	r3, .L244+4
 4038 0036 1A68     		ldr	r2, [r3]
 4039 0038 42F44042 		orr	r2, r2, #49152
 4040 003c 1A60     		str	r2, [r3]
 431:Core/Src/main.c **** 
 4041              		.loc 1 431 3 view .LVU1407
 4042 003e 1B68     		ldr	r3, [r3]
 4043 0040 03F44043 		and	r3, r3, #49152
 4044 0044 0293     		str	r3, [sp, #8]
 431:Core/Src/main.c **** 
 4045              		.loc 1 431 3 view .LVU1408
 4046 0046 029B     		ldr	r3, [sp, #8]
 4047              	.LBE18:
 431:Core/Src/main.c **** 
 4048              		.loc 1 431 3 view .LVU1409
 436:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 4049              		.loc 1 436 3 view .LVU1410
ARM GAS  /tmp/ccyDyxuM.s 			page 130


 436:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 4050              		.loc 1 436 36 is_stmt 0 view .LVU1411
 4051 0048 0923     		movs	r3, #9
 4052 004a 0893     		str	r3, [sp, #32]
 437:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 4053              		.loc 1 437 3 is_stmt 1 view .LVU1412
 437:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 4054              		.loc 1 437 30 is_stmt 0 view .LVU1413
 4055 004c 4FF48032 		mov	r2, #65536
 4056 0050 0992     		str	r2, [sp, #36]
 438:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 4057              		.loc 1 438 3 is_stmt 1 view .LVU1414
 438:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 4058              		.loc 1 438 30 is_stmt 0 view .LVU1415
 4059 0052 0122     		movs	r2, #1
 4060 0054 0D92     		str	r2, [sp, #52]
 439:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 4061              		.loc 1 439 3 is_stmt 1 view .LVU1416
 439:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 4062              		.loc 1 439 34 is_stmt 0 view .LVU1417
 4063 0056 0222     		movs	r2, #2
 4064 0058 0E92     		str	r2, [sp, #56]
 440:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 4065              		.loc 1 440 3 is_stmt 1 view .LVU1418
 440:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 4066              		.loc 1 440 35 is_stmt 0 view .LVU1419
 4067 005a 4FF48001 		mov	r1, #4194304
 4068 005e 0F91     		str	r1, [sp, #60]
 441:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 4069              		.loc 1 441 3 is_stmt 1 view .LVU1420
 441:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 4070              		.loc 1 441 30 is_stmt 0 view .LVU1421
 4071 0060 1921     		movs	r1, #25
 4072 0062 1091     		str	r1, [sp, #64]
 442:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 4073              		.loc 1 442 3 is_stmt 1 view .LVU1422
 442:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 4074              		.loc 1 442 30 is_stmt 0 view .LVU1423
 4075 0064 4FF4C871 		mov	r1, #400
 4076 0068 1191     		str	r1, [sp, #68]
 443:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 4077              		.loc 1 443 3 is_stmt 1 view .LVU1424
 443:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 4078              		.loc 1 443 30 is_stmt 0 view .LVU1425
 4079 006a 1292     		str	r2, [sp, #72]
 444:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 4080              		.loc 1 444 3 is_stmt 1 view .LVU1426
 444:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 4081              		.loc 1 444 30 is_stmt 0 view .LVU1427
 4082 006c 1393     		str	r3, [sp, #76]
 445:Core/Src/main.c ****   {
 4083              		.loc 1 445 3 is_stmt 1 view .LVU1428
 445:Core/Src/main.c ****   {
 4084              		.loc 1 445 7 is_stmt 0 view .LVU1429
 4085 006e 2046     		mov	r0, r4
 4086 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 4087              	.LVL229:
ARM GAS  /tmp/ccyDyxuM.s 			page 131


 445:Core/Src/main.c ****   {
 4088              		.loc 1 445 6 discriminator 1 view .LVU1430
 4089 0074 A8B9     		cbnz	r0, .L241
 452:Core/Src/main.c ****   {
 4090              		.loc 1 452 3 is_stmt 1 view .LVU1431
 452:Core/Src/main.c ****   {
 4091              		.loc 1 452 7 is_stmt 0 view .LVU1432
 4092 0076 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 4093              	.LVL230:
 452:Core/Src/main.c ****   {
 4094              		.loc 1 452 6 discriminator 1 view .LVU1433
 4095 007a A0B9     		cbnz	r0, .L242
 459:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 4096              		.loc 1 459 3 is_stmt 1 view .LVU1434
 459:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 4097              		.loc 1 459 31 is_stmt 0 view .LVU1435
 4098 007c 0F23     		movs	r3, #15
 4099 007e 0393     		str	r3, [sp, #12]
 461:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 4100              		.loc 1 461 3 is_stmt 1 view .LVU1436
 461:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 4101              		.loc 1 461 34 is_stmt 0 view .LVU1437
 4102 0080 0223     		movs	r3, #2
 4103 0082 0493     		str	r3, [sp, #16]
 462:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 4104              		.loc 1 462 3 is_stmt 1 view .LVU1438
 462:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 4105              		.loc 1 462 35 is_stmt 0 view .LVU1439
 4106 0084 0023     		movs	r3, #0
 4107 0086 0593     		str	r3, [sp, #20]
 463:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 4108              		.loc 1 463 3 is_stmt 1 view .LVU1440
 463:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 4109              		.loc 1 463 36 is_stmt 0 view .LVU1441
 4110 0088 4FF4A053 		mov	r3, #5120
 4111 008c 0693     		str	r3, [sp, #24]
 464:Core/Src/main.c **** 
 4112              		.loc 1 464 3 is_stmt 1 view .LVU1442
 464:Core/Src/main.c **** 
 4113              		.loc 1 464 36 is_stmt 0 view .LVU1443
 4114 008e 4FF48053 		mov	r3, #4096
 4115 0092 0793     		str	r3, [sp, #28]
 466:Core/Src/main.c ****   {
 4116              		.loc 1 466 3 is_stmt 1 view .LVU1444
 466:Core/Src/main.c ****   {
 4117              		.loc 1 466 7 is_stmt 0 view .LVU1445
 4118 0094 0621     		movs	r1, #6
 4119 0096 03A8     		add	r0, sp, #12
 4120 0098 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 4121              	.LVL231:
 466:Core/Src/main.c ****   {
 4122              		.loc 1 466 6 discriminator 1 view .LVU1446
 4123 009c 28B9     		cbnz	r0, .L243
 470:Core/Src/main.c **** 
 4124              		.loc 1 470 1 view .LVU1447
 4125 009e 14B0     		add	sp, sp, #80
 4126              	.LCFI63:
ARM GAS  /tmp/ccyDyxuM.s 			page 132


 4127              		.cfi_remember_state
 4128              		.cfi_def_cfa_offset 8
 4129              		@ sp needed
 4130 00a0 10BD     		pop	{r4, pc}
 4131              	.L241:
 4132              	.LCFI64:
 4133              		.cfi_restore_state
 447:Core/Src/main.c ****   }
 4134              		.loc 1 447 5 is_stmt 1 view .LVU1448
 4135 00a2 FFF7FEFF 		bl	Error_Handler
 4136              	.LVL232:
 4137              	.L242:
 454:Core/Src/main.c ****   }
 4138              		.loc 1 454 5 view .LVU1449
 4139 00a6 FFF7FEFF 		bl	Error_Handler
 4140              	.LVL233:
 4141              	.L243:
 468:Core/Src/main.c ****   }
 4142              		.loc 1 468 5 view .LVU1450
 4143 00aa FFF7FEFF 		bl	Error_Handler
 4144              	.LVL234:
 4145              	.L245:
 4146 00ae 00BF     		.align	2
 4147              	.L244:
 4148 00b0 00380240 		.word	1073887232
 4149 00b4 00700040 		.word	1073770496
 4150              		.cfi_endproc
 4151              	.LFE327:
 4153              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 4154              		.align	1
 4155              		.global	PeriphCommonClock_Config
 4156              		.syntax unified
 4157              		.thumb
 4158              		.thumb_func
 4160              	PeriphCommonClock_Config:
 4161              	.LFB328:
 477:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 4162              		.loc 1 477 1 view -0
 4163              		.cfi_startproc
 4164              		@ args = 0, pretend = 0, frame = 136
 4165              		@ frame_needed = 0, uses_anonymous_args = 0
 4166 0000 10B5     		push	{r4, lr}
 4167              	.LCFI65:
 4168              		.cfi_def_cfa_offset 8
 4169              		.cfi_offset 4, -8
 4170              		.cfi_offset 14, -4
 4171 0002 A2B0     		sub	sp, sp, #136
 4172              	.LCFI66:
 4173              		.cfi_def_cfa_offset 144
 478:Core/Src/main.c **** 
 4174              		.loc 1 478 3 view .LVU1452
 478:Core/Src/main.c **** 
 4175              		.loc 1 478 28 is_stmt 0 view .LVU1453
 4176 0004 01AC     		add	r4, sp, #4
 4177 0006 8422     		movs	r2, #132
 4178 0008 0021     		movs	r1, #0
 4179 000a 2046     		mov	r0, r4
ARM GAS  /tmp/ccyDyxuM.s 			page 133


 4180 000c FFF7FEFF 		bl	memset
 4181              	.LVL235:
 482:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 4182              		.loc 1 482 3 is_stmt 1 view .LVU1454
 482:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 4183              		.loc 1 482 44 is_stmt 0 view .LVU1455
 4184 0010 0D4B     		ldr	r3, .L250
 4185 0012 0193     		str	r3, [sp, #4]
 484:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 4186              		.loc 1 484 3 is_stmt 1 view .LVU1456
 484:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 4187              		.loc 1 484 38 is_stmt 0 view .LVU1457
 4188 0014 4FF4C073 		mov	r3, #384
 4189 0018 0693     		str	r3, [sp, #24]
 485:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 4190              		.loc 1 485 3 is_stmt 1 view .LVU1458
 485:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 4191              		.loc 1 485 38 is_stmt 0 view .LVU1459
 4192 001a 0523     		movs	r3, #5
 4193 001c 0893     		str	r3, [sp, #32]
 486:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 4194              		.loc 1 486 3 is_stmt 1 view .LVU1460
 486:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 4195              		.loc 1 486 38 is_stmt 0 view .LVU1461
 4196 001e 0223     		movs	r3, #2
 4197 0020 0793     		str	r3, [sp, #28]
 487:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 4198              		.loc 1 487 3 is_stmt 1 view .LVU1462
 487:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 4199              		.loc 1 487 38 is_stmt 0 view .LVU1463
 4200 0022 0323     		movs	r3, #3
 4201 0024 0993     		str	r3, [sp, #36]
 488:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 4202              		.loc 1 488 3 is_stmt 1 view .LVU1464
 488:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 4203              		.loc 1 488 34 is_stmt 0 view .LVU1465
 4204 0026 0123     		movs	r3, #1
 4205 0028 0B93     		str	r3, [sp, #44]
 489:Core/Src/main.c ****   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 4206              		.loc 1 489 3 is_stmt 1 view .LVU1466
 489:Core/Src/main.c ****   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 4207              		.loc 1 489 34 is_stmt 0 view .LVU1467
 4208 002a 4FF40033 		mov	r3, #131072
 4209 002e 0C93     		str	r3, [sp, #48]
 490:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 4210              		.loc 1 490 3 is_stmt 1 view .LVU1468
 491:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 4211              		.loc 1 491 3 view .LVU1469
 491:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 4212              		.loc 1 491 43 is_stmt 0 view .LVU1470
 4213 0030 4FF00063 		mov	r3, #134217728
 4214 0034 2093     		str	r3, [sp, #128]
 492:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 4215              		.loc 1 492 3 is_stmt 1 view .LVU1471
 493:Core/Src/main.c ****   {
 4216              		.loc 1 493 3 view .LVU1472
 493:Core/Src/main.c ****   {
ARM GAS  /tmp/ccyDyxuM.s 			page 134


 4217              		.loc 1 493 7 is_stmt 0 view .LVU1473
 4218 0036 2046     		mov	r0, r4
 4219 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 4220              	.LVL236:
 493:Core/Src/main.c ****   {
 4221              		.loc 1 493 6 discriminator 1 view .LVU1474
 4222 003c 08B9     		cbnz	r0, .L249
 497:Core/Src/main.c **** 
 4223              		.loc 1 497 1 view .LVU1475
 4224 003e 22B0     		add	sp, sp, #136
 4225              	.LCFI67:
 4226              		.cfi_remember_state
 4227              		.cfi_def_cfa_offset 8
 4228              		@ sp needed
 4229 0040 10BD     		pop	{r4, pc}
 4230              	.L249:
 4231              	.LCFI68:
 4232              		.cfi_restore_state
 495:Core/Src/main.c ****   }
 4233              		.loc 1 495 5 is_stmt 1 view .LVU1476
 4234 0042 FFF7FEFF 		bl	Error_Handler
 4235              	.LVL237:
 4236              	.L251:
 4237 0046 00BF     		.align	2
 4238              	.L250:
 4239 0048 0800B000 		.word	11534344
 4240              		.cfi_endproc
 4241              	.LFE328:
 4243              		.section	.text.main,"ax",%progbits
 4244              		.align	1
 4245              		.global	main
 4246              		.syntax unified
 4247              		.thumb
 4248              		.thumb_func
 4250              	main:
 4251              	.LFB326:
 276:Core/Src/main.c **** 
 4252              		.loc 1 276 1 view -0
 4253              		.cfi_startproc
 4254              		@ args = 0, pretend = 0, frame = 26128
 4255              		@ frame_needed = 0, uses_anonymous_args = 0
 4256 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4257              	.LCFI69:
 4258              		.cfi_def_cfa_offset 24
 4259              		.cfi_offset 4, -24
 4260              		.cfi_offset 5, -20
 4261              		.cfi_offset 6, -16
 4262              		.cfi_offset 7, -12
 4263              		.cfi_offset 8, -8
 4264              		.cfi_offset 14, -4
 4265 0004 ADF5CC4D 		sub	sp, sp, #26112
 4266              	.LCFI70:
 4267              		.cfi_def_cfa_offset 26136
 4268 0008 86B0     		sub	sp, sp, #24
 4269              	.LCFI71:
 4270              		.cfi_def_cfa_offset 26160
 285:Core/Src/main.c **** 
ARM GAS  /tmp/ccyDyxuM.s 			page 135


 4271              		.loc 1 285 3 view .LVU1478
 4272 000a FFF7FEFF 		bl	HAL_Init
 4273              	.LVL238:
 292:Core/Src/main.c **** 
 4274              		.loc 1 292 3 view .LVU1479
 4275 000e FFF7FEFF 		bl	SystemClock_Config
 4276              	.LVL239:
 295:Core/Src/main.c **** 
 4277              		.loc 1 295 3 view .LVU1480
 4278 0012 FFF7FEFF 		bl	PeriphCommonClock_Config
 4279              	.LVL240:
 302:Core/Src/main.c ****   MX_ADC3_Init();
 4280              		.loc 1 302 3 view .LVU1481
 4281 0016 FFF7FEFF 		bl	MX_GPIO_Init
 4282              	.LVL241:
 303:Core/Src/main.c ****   MX_CRC_Init();
 4283              		.loc 1 303 3 view .LVU1482
 4284 001a FFF7FEFF 		bl	MX_ADC3_Init
 4285              	.LVL242:
 304:Core/Src/main.c ****   MX_DCMI_Init();
 4286              		.loc 1 304 3 view .LVU1483
 4287 001e FFF7FEFF 		bl	MX_CRC_Init
 4288              	.LVL243:
 305:Core/Src/main.c ****   MX_DMA2D_Init();
 4289              		.loc 1 305 3 view .LVU1484
 4290 0022 FFF7FEFF 		bl	MX_DCMI_Init
 4291              	.LVL244:
 306:Core/Src/main.c ****   MX_ETH_Init();
 4292              		.loc 1 306 3 view .LVU1485
 4293 0026 FFF7FEFF 		bl	MX_DMA2D_Init
 4294              	.LVL245:
 307:Core/Src/main.c ****   MX_FMC_Init();
 4295              		.loc 1 307 3 view .LVU1486
 4296 002a FFF7FEFF 		bl	MX_ETH_Init
 4297              	.LVL246:
 308:Core/Src/main.c ****   MX_I2C1_Init();
 4298              		.loc 1 308 3 view .LVU1487
 4299 002e FFF7FEFF 		bl	MX_FMC_Init
 4300              	.LVL247:
 309:Core/Src/main.c ****   MX_I2C3_Init();
 4301              		.loc 1 309 3 view .LVU1488
 4302 0032 FFF7FEFF 		bl	MX_I2C1_Init
 4303              	.LVL248:
 310:Core/Src/main.c ****   MX_LTDC_Init();
 4304              		.loc 1 310 3 view .LVU1489
 4305 0036 FFF7FEFF 		bl	MX_I2C3_Init
 4306              	.LVL249:
 311:Core/Src/main.c ****   MX_QUADSPI_Init();
 4307              		.loc 1 311 3 view .LVU1490
 4308 003a FFF7FEFF 		bl	MX_LTDC_Init
 4309              	.LVL250:
 312:Core/Src/main.c ****   MX_RTC_Init();
 4310              		.loc 1 312 3 view .LVU1491
 4311 003e FFF7FEFF 		bl	MX_QUADSPI_Init
 4312              	.LVL251:
 313:Core/Src/main.c ****   MX_SAI2_Init();
 4313              		.loc 1 313 3 view .LVU1492
ARM GAS  /tmp/ccyDyxuM.s 			page 136


 4314 0042 FFF7FEFF 		bl	MX_RTC_Init
 4315              	.LVL252:
 314:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 4316              		.loc 1 314 3 view .LVU1493
 4317 0046 FFF7FEFF 		bl	MX_SAI2_Init
 4318              	.LVL253:
 315:Core/Src/main.c ****   MX_SPDIFRX_Init();
 4319              		.loc 1 315 3 view .LVU1494
 4320 004a FFF7FEFF 		bl	MX_SDMMC1_SD_Init
 4321              	.LVL254:
 316:Core/Src/main.c ****   MX_SPI2_Init();
 4322              		.loc 1 316 3 view .LVU1495
 4323 004e FFF7FEFF 		bl	MX_SPDIFRX_Init
 4324              	.LVL255:
 317:Core/Src/main.c ****   MX_TIM1_Init();
 4325              		.loc 1 317 3 view .LVU1496
 4326 0052 FFF7FEFF 		bl	MX_SPI2_Init
 4327              	.LVL256:
 318:Core/Src/main.c ****   MX_TIM2_Init();
 4328              		.loc 1 318 3 view .LVU1497
 4329 0056 FFF7FEFF 		bl	MX_TIM1_Init
 4330              	.LVL257:
 319:Core/Src/main.c ****   MX_TIM3_Init();
 4331              		.loc 1 319 3 view .LVU1498
 4332 005a FFF7FEFF 		bl	MX_TIM2_Init
 4333              	.LVL258:
 320:Core/Src/main.c ****   MX_TIM5_Init();
 4334              		.loc 1 320 3 view .LVU1499
 4335 005e FFF7FEFF 		bl	MX_TIM3_Init
 4336              	.LVL259:
 321:Core/Src/main.c ****   MX_TIM8_Init();
 4337              		.loc 1 321 3 view .LVU1500
 4338 0062 FFF7FEFF 		bl	MX_TIM5_Init
 4339              	.LVL260:
 322:Core/Src/main.c ****   MX_TIM12_Init();
 4340              		.loc 1 322 3 view .LVU1501
 4341 0066 FFF7FEFF 		bl	MX_TIM8_Init
 4342              	.LVL261:
 323:Core/Src/main.c ****   MX_USART1_UART_Init();
 4343              		.loc 1 323 3 view .LVU1502
 4344 006a FFF7FEFF 		bl	MX_TIM12_Init
 4345              	.LVL262:
 324:Core/Src/main.c ****   MX_USART6_UART_Init();
 4346              		.loc 1 324 3 view .LVU1503
 4347 006e FFF7FEFF 		bl	MX_USART1_UART_Init
 4348              	.LVL263:
 325:Core/Src/main.c ****   MX_FATFS_Init();
 4349              		.loc 1 325 3 view .LVU1504
 4350 0072 FFF7FEFF 		bl	MX_USART6_UART_Init
 4351              	.LVL264:
 326:Core/Src/main.c ****   MX_USB_HOST_Init();
 4352              		.loc 1 326 3 view .LVU1505
 4353 0076 FFF7FEFF 		bl	MX_FATFS_Init
 4354              	.LVL265:
 327:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 4355              		.loc 1 327 3 view .LVU1506
 4356 007a FFF7FEFF 		bl	MX_USB_HOST_Init
ARM GAS  /tmp/ccyDyxuM.s 			page 137


 4357              	.LVL266:
 330:Core/Src/main.c **** 
 4358              		.loc 1 330 3 view .LVU1507
 332:Core/Src/main.c ****   
 4359              		.loc 1 332 3 view .LVU1508
 332:Core/Src/main.c ****   
 4360              		.loc 1 332 16 is_stmt 0 view .LVU1509
 4361 007e 6F4B     		ldr	r3, .L258
 4362 0080 1B69     		ldr	r3, [r3, #16]
 332:Core/Src/main.c ****   
 4363              		.loc 1 332 6 view .LVU1510
 4364 0082 022B     		cmp	r3, #2
 4365 0084 01D0     		beq	.L253
 332:Core/Src/main.c ****   
 4366              		.loc 1 332 58 is_stmt 1 discriminator 1 view .LVU1511
 4367 0086 FFF7FEFF 		bl	Error_Handler
 4368              	.LVL267:
 4369              	.L253:
 334:Core/Src/main.c ****   
 4370              		.loc 1 334 3 view .LVU1512
 334:Core/Src/main.c ****   
 4371              		.loc 1 334 30 is_stmt 0 view .LVU1513
 4372 008a 6C4C     		ldr	r4, .L258
 334:Core/Src/main.c ****   
 4373              		.loc 1 334 12 view .LVU1514
 4374 008c 278D     		ldrh	r7, [r4, #40]
 4375              	.LVL268:
 336:Core/Src/main.c ****   
 4376              		.loc 1 336 3 is_stmt 1 view .LVU1515
 336:Core/Src/main.c ****   
 4377              		.loc 1 336 12 is_stmt 0 view .LVU1516
 4378 008e A68D     		ldrh	r6, [r4, #44]
 4379              	.LVL269:
 338:Core/Src/main.c ****   
 4380              		.loc 1 338 3 is_stmt 1 view .LVU1517
 4381 0090 FFF7FEFF 		bl	BSP_SDRAM_Init
 4382              	.LVL270:
 340:Core/Src/main.c ****   
 4383              		.loc 1 340 3 view .LVU1518
 4384              	.LBB19:
 340:Core/Src/main.c ****   
 4385              		.loc 1 340 3 view .LVU1519
 340:Core/Src/main.c ****   
 4386              		.loc 1 340 3 view .LVU1520
 4387 0094 6A4B     		ldr	r3, .L258+4
 4388 0096 1A6B     		ldr	r2, [r3, #48]
 4389 0098 42F48052 		orr	r2, r2, #4096
 4390 009c 1A63     		str	r2, [r3, #48]
 340:Core/Src/main.c ****   
 4391              		.loc 1 340 3 view .LVU1521
 4392 009e 1B6B     		ldr	r3, [r3, #48]
 4393 00a0 03F48053 		and	r3, r3, #4096
 4394 00a4 0293     		str	r3, [sp, #8]
 340:Core/Src/main.c ****   
 4395              		.loc 1 340 3 view .LVU1522
 4396 00a6 029B     		ldr	r3, [sp, #8]
 4397              	.LBE19:
ARM GAS  /tmp/ccyDyxuM.s 			page 138


 340:Core/Src/main.c ****   
 4398              		.loc 1 340 3 view .LVU1523
 342:Core/Src/main.c ****   
 4399              		.loc 1 342 3 view .LVU1524
 4400 00a8 FFF7FEFF 		bl	BSP_LCD_Init
 4401              	.LVL271:
 344:Core/Src/main.c ****   
 4402              		.loc 1 344 3 view .LVU1525
 4403 00ac 616A     		ldr	r1, [r4, #36]
 4404 00ae 0020     		movs	r0, #0
 4405 00b0 FFF7FEFF 		bl	BSP_LCD_LayerDefaultInit
 4406              	.LVL272:
 346:Core/Src/main.c ****   
 4407              		.loc 1 346 3 view .LVU1526
 4408 00b4 FFF7FEFF 		bl	BSP_LCD_DisplayOn
 4409              	.LVL273:
 348:Core/Src/main.c ****   
 4410              		.loc 1 348 3 view .LVU1527
 4411 00b8 0020     		movs	r0, #0
 4412 00ba FFF7FEFF 		bl	BSP_LCD_SelectLayer
 4413              	.LVL274:
 356:Core/Src/main.c ****   lv_tick_set_cb(HAL_GetTick);
 4414              		.loc 1 356 3 view .LVU1528
 4415 00be FFF7FEFF 		bl	lv_init
 4416              	.LVL275:
 357:Core/Src/main.c ****   
 4417              		.loc 1 357 3 view .LVU1529
 4418 00c2 6048     		ldr	r0, .L258+8
 4419 00c4 FFF7FEFF 		bl	lv_tick_set_cb
 4420              	.LVL276:
 362:Core/Src/main.c **** 
 4421              		.loc 1 362 3 view .LVU1530
 362:Core/Src/main.c **** 
 4422              		.loc 1 362 28 is_stmt 0 view .LVU1531
 4423 00c8 4FF48871 		mov	r1, #272
 4424 00cc 4FF4F070 		mov	r0, #480
 4425 00d0 FFF7FEFF 		bl	lv_display_create
 4426              	.LVL277:
 4427 00d4 0546     		mov	r5, r0
 4428              	.LVL278:
 365:Core/Src/main.c **** 
 4429              		.loc 1 365 3 is_stmt 1 view .LVU1532
 367:Core/Src/main.c ****   lv_display_set_flush_cb(display, my_flush_cb);
 4430              		.loc 1 367 3 view .LVU1533
 4431 00d6 0024     		movs	r4, #0
 4432 00d8 0094     		str	r4, [sp]
 4433 00da 4FF4CC43 		mov	r3, #26112
 4434 00de 2246     		mov	r2, r4
 4435 00e0 03A9     		add	r1, sp, #12
 4436 00e2 FFF7FEFF 		bl	lv_display_set_buffers
 4437              	.LVL279:
 368:Core/Src/main.c ****   ui_init();
 4438              		.loc 1 368 3 view .LVU1534
 4439 00e6 5849     		ldr	r1, .L258+12
 4440 00e8 2846     		mov	r0, r5
 4441 00ea FFF7FEFF 		bl	lv_display_set_flush_cb
 4442              	.LVL280:
ARM GAS  /tmp/ccyDyxuM.s 			page 139


 369:Core/Src/main.c ****   
 4443              		.loc 1 369 3 view .LVU1535
 4444 00ee FFF7FEFF 		bl	ui_init
 4445              	.LVL281:
 371:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart1, 0, 0, LV_PART_INDICATOR);;
 4446              		.loc 1 371 3 view .LVU1536
 4447 00f2 564D     		ldr	r5, .L258+16
 4448              	.LVL282:
 371:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart1, 0, 0, LV_PART_INDICATOR);;
 4449              		.loc 1 371 3 is_stmt 0 view .LVU1537
 4450 00f4 0121     		movs	r1, #1
 4451 00f6 6868     		ldr	r0, [r5, #4]
 4452 00f8 FFF7FEFF 		bl	lv_chart_set_update_mode
 4453              	.LVL283:
 372:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart1, 100);
 4454              		.loc 1 372 3 is_stmt 1 view .LVU1538
 4455 00fc 4FF40033 		mov	r3, #131072
 4456 0100 2246     		mov	r2, r4
 4457 0102 2146     		mov	r1, r4
 4458 0104 6868     		ldr	r0, [r5, #4]
 4459 0106 FFF7FEFF 		bl	lv_obj_set_style_size
 4460              	.LVL284:
 372:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart1, 100);
 4461              		.loc 1 372 66 discriminator 1 view .LVU1539
 373:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart2, LV_CHART_UPDATE_MODE_CIRCULAR);
 4462              		.loc 1 373 3 view .LVU1540
 4463 010a 6421     		movs	r1, #100
 4464 010c 6868     		ldr	r0, [r5, #4]
 4465 010e FFF7FEFF 		bl	lv_chart_set_point_count
 4466              	.LVL285:
 374:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart2, 0, 0, LV_PART_INDICATOR);;
 4467              		.loc 1 374 3 view .LVU1541
 4468 0112 0121     		movs	r1, #1
 4469 0114 A868     		ldr	r0, [r5, #8]
 4470 0116 FFF7FEFF 		bl	lv_chart_set_update_mode
 4471              	.LVL286:
 375:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart2, 100);
 4472              		.loc 1 375 3 view .LVU1542
 4473 011a 4FF40033 		mov	r3, #131072
 4474 011e 2246     		mov	r2, r4
 4475 0120 2146     		mov	r1, r4
 4476 0122 A868     		ldr	r0, [r5, #8]
 4477 0124 FFF7FEFF 		bl	lv_obj_set_style_size
 4478              	.LVL287:
 375:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart2, 100);
 4479              		.loc 1 375 66 discriminator 1 view .LVU1543
 376:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart3, LV_CHART_UPDATE_MODE_CIRCULAR);
 4480              		.loc 1 376 3 view .LVU1544
 4481 0128 6421     		movs	r1, #100
 4482 012a A868     		ldr	r0, [r5, #8]
 4483 012c FFF7FEFF 		bl	lv_chart_set_point_count
 4484              	.LVL288:
 377:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart3, 0, 0, LV_PART_INDICATOR);;
 4485              		.loc 1 377 3 view .LVU1545
 4486 0130 0121     		movs	r1, #1
 4487 0132 E868     		ldr	r0, [r5, #12]
 4488 0134 FFF7FEFF 		bl	lv_chart_set_update_mode
ARM GAS  /tmp/ccyDyxuM.s 			page 140


 4489              	.LVL289:
 378:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart3, 100);
 4490              		.loc 1 378 3 view .LVU1546
 4491 0138 4FF40033 		mov	r3, #131072
 4492 013c 2246     		mov	r2, r4
 4493 013e 2146     		mov	r1, r4
 4494 0140 E868     		ldr	r0, [r5, #12]
 4495 0142 FFF7FEFF 		bl	lv_obj_set_style_size
 4496              	.LVL290:
 378:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart3, 100);
 4497              		.loc 1 378 66 discriminator 1 view .LVU1547
 379:Core/Src/main.c ****   //lv_chart_set_range(objects.chart1, LV_CHART_AXIS_PRIMARY_Y, 0, 120);
 4498              		.loc 1 379 3 view .LVU1548
 4499 0146 6421     		movs	r1, #100
 4500 0148 E868     		ldr	r0, [r5, #12]
 4501 014a FFF7FEFF 		bl	lv_chart_set_point_count
 4502              	.LVL291:
 381:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4503              		.loc 1 381 3 view .LVU1549
 381:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4504              		.loc 1 381 13 is_stmt 0 view .LVU1550
 4505 014e D5F80480 		ldr	r8, [r5, #4]
 4506 0152 2046     		mov	r0, r4
 4507 0154 FFF7FEFF 		bl	lv_palette_main
 4508              	.LVL292:
 4509 0158 46F20C63 		movw	r3, #26124
 4510 015c 6B44     		add	r3, sp, r3
 4511 015e 1870     		strb	r0, [r3]
 4512 0160 C0F30723 		ubfx	r3, r0, #8, #8
 4513 0164 46F20D62 		movw	r2, #26125
 4514 0168 6A44     		add	r2, sp, r2
 4515 016a 1370     		strb	r3, [r2]
 4516 016c C0F30740 		ubfx	r0, r0, #16, #8
 4517 0170 46F20E63 		movw	r3, #26126
 4518 0174 6B44     		add	r3, sp, r3
 4519 0176 1870     		strb	r0, [r3]
 381:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4520              		.loc 1 381 13 discriminator 1 view .LVU1551
 4521 0178 2246     		mov	r2, r4
 4522 017a 46F20C63 		movw	r3, #26124
 4523 017e 6B44     		add	r3, sp, r3
 4524 0180 1968     		ldr	r1, [r3]
 4525 0182 4046     		mov	r0, r8
 4526 0184 FFF7FEFF 		bl	lv_chart_add_series
 4527              	.LVL293:
 381:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4528              		.loc 1 381 11 discriminator 2 view .LVU1552
 4529 0188 314B     		ldr	r3, .L258+20
 4530 018a 1860     		str	r0, [r3]
 382:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4531              		.loc 1 382 3 is_stmt 1 view .LVU1553
 382:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4532              		.loc 1 382 13 is_stmt 0 view .LVU1554
 4533 018c D5F80880 		ldr	r8, [r5, #8]
 4534 0190 0920     		movs	r0, #9
 4535 0192 FFF7FEFF 		bl	lv_palette_main
 4536              	.LVL294:
ARM GAS  /tmp/ccyDyxuM.s 			page 141


 4537 0196 46F21063 		movw	r3, #26128
 4538 019a 6B44     		add	r3, sp, r3
 4539 019c 1870     		strb	r0, [r3]
 4540 019e C0F30723 		ubfx	r3, r0, #8, #8
 4541 01a2 46F21162 		movw	r2, #26129
 4542 01a6 6A44     		add	r2, sp, r2
 4543 01a8 1370     		strb	r3, [r2]
 4544 01aa C0F30740 		ubfx	r0, r0, #16, #8
 4545 01ae 46F21263 		movw	r3, #26130
 4546 01b2 6B44     		add	r3, sp, r3
 4547 01b4 1870     		strb	r0, [r3]
 382:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4548              		.loc 1 382 13 discriminator 1 view .LVU1555
 4549 01b6 2246     		mov	r2, r4
 4550 01b8 46F21063 		movw	r3, #26128
 4551 01bc 6B44     		add	r3, sp, r3
 4552 01be 1968     		ldr	r1, [r3]
 4553 01c0 4046     		mov	r0, r8
 4554 01c2 FFF7FEFF 		bl	lv_chart_add_series
 4555              	.LVL295:
 382:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4556              		.loc 1 382 11 discriminator 2 view .LVU1556
 4557 01c6 234B     		ldr	r3, .L258+24
 4558 01c8 1860     		str	r0, [r3]
 383:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4559              		.loc 1 383 3 is_stmt 1 view .LVU1557
 383:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4560              		.loc 1 383 13 is_stmt 0 view .LVU1558
 4561 01ca D5F80C80 		ldr	r8, [r5, #12]
 4562 01ce 0220     		movs	r0, #2
 4563 01d0 FFF7FEFF 		bl	lv_palette_main
 4564              	.LVL296:
 4565 01d4 46F21463 		movw	r3, #26132
 4566 01d8 6B44     		add	r3, sp, r3
 4567 01da 1870     		strb	r0, [r3]
 4568 01dc C0F30723 		ubfx	r3, r0, #8, #8
 4569 01e0 46F21562 		movw	r2, #26133
 4570 01e4 6A44     		add	r2, sp, r2
 4571 01e6 1370     		strb	r3, [r2]
 4572 01e8 C0F30740 		ubfx	r0, r0, #16, #8
 4573 01ec 46F21663 		movw	r3, #26134
 4574 01f0 6B44     		add	r3, sp, r3
 4575 01f2 1870     		strb	r0, [r3]
 383:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4576              		.loc 1 383 13 discriminator 1 view .LVU1559
 4577 01f4 2246     		mov	r2, r4
 4578 01f6 46F21463 		movw	r3, #26132
 4579 01fa 6B44     		add	r3, sp, r3
 4580 01fc 1968     		ldr	r1, [r3]
 4581 01fe 4046     		mov	r0, r8
 4582 0200 FFF7FEFF 		bl	lv_chart_add_series
 4583              	.LVL297:
 383:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4584              		.loc 1 383 11 discriminator 2 view .LVU1560
 4585 0204 144B     		ldr	r3, .L258+28
 4586 0206 1860     		str	r0, [r3]
 384:Core/Src/main.c **** 
ARM GAS  /tmp/ccyDyxuM.s 			page 142


 4587              		.loc 1 384 3 is_stmt 1 view .LVU1561
 4588 0208 6868     		ldr	r0, [r5, #4]
 4589 020a FFF7FEFF 		bl	lv_chart_refresh
 4590              	.LVL298:
 387:Core/Src/main.c ****   
 4591              		.loc 1 387 3 view .LVU1562
 387:Core/Src/main.c ****   
 4592              		.loc 1 387 11 is_stmt 0 view .LVU1563
 4593 020e 2246     		mov	r2, r4
 4594 0210 3221     		movs	r1, #50
 4595 0212 1248     		ldr	r0, .L258+32
 4596 0214 FFF7FEFF 		bl	lv_timer_create
 4597              	.LVL299:
 387:Core/Src/main.c ****   
 4598              		.loc 1 387 9 discriminator 1 view .LVU1564
 4599 0218 114B     		ldr	r3, .L258+36
 4600 021a 1860     		str	r0, [r3]
 389:Core/Src/main.c ****   
 4601              		.loc 1 389 3 is_stmt 1 view .LVU1565
 389:Core/Src/main.c ****   
 4602              		.loc 1 389 6 is_stmt 0 view .LVU1566
 4603 021c A642     		cmp	r6, r4
 4604 021e 18BF     		it	ne
 4605 0220 A742     		cmpne	r7, r4
 4606 0222 03D1     		bne	.L254
 391:Core/Src/main.c ****   int sinCounter = 0;
 4607              		.loc 1 391 20 is_stmt 1 view .LVU1567
 4608 0224 FFF7FEFF 		bl	Error_Handler
 4609              	.LVL300:
 4610              	.L255:
 4611              	.LBB20:
 403:Core/Src/main.c **** 
 4612              		.loc 1 403 5 view .LVU1568
 4613 0228 FFF7FEFF 		bl	HAL_Delay
 4614              	.LVL301:
 403:Core/Src/main.c **** 
 4615              		.loc 1 403 5 is_stmt 0 view .LVU1569
 4616              	.LBE20:
 397:Core/Src/main.c ****   {
 4617              		.loc 1 397 9 is_stmt 1 view .LVU1570
 4618              	.L254:
 397:Core/Src/main.c ****   {
 4619              		.loc 1 397 3 view .LVU1571
 4620              	.LBB21:
 400:Core/Src/main.c ****     if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 4621              		.loc 1 400 5 view .LVU1572
 400:Core/Src/main.c ****     if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 4622              		.loc 1 400 31 is_stmt 0 view .LVU1573
 4623 022c FFF7FEFF 		bl	lv_timer_handler
 4624              	.LVL302:
 401:Core/Src/main.c ****     
 4625              		.loc 1 401 5 is_stmt 1 view .LVU1574
 401:Core/Src/main.c ****     
 4626              		.loc 1 401 7 is_stmt 0 view .LVU1575
 4627 0230 B0F1FF3F 		cmp	r0, #-1
 4628 0234 F8D1     		bne	.L255
 401:Core/Src/main.c ****     
ARM GAS  /tmp/ccyDyxuM.s 			page 143


 4629              		.loc 1 401 60 discriminator 1 view .LVU1576
 4630 0236 2120     		movs	r0, #33
 4631              	.LVL303:
 401:Core/Src/main.c ****     
 4632              		.loc 1 401 60 discriminator 1 view .LVU1577
 4633 0238 F6E7     		b	.L255
 4634              	.L259:
 4635 023a 00BF     		.align	2
 4636              	.L258:
 4637 023c 00000000 		.word	pLayerCfg
 4638 0240 00380240 		.word	1073887232
 4639 0244 00000000 		.word	HAL_GetTick
 4640 0248 00000000 		.word	my_flush_cb
 4641 024c 00000000 		.word	objects
 4642 0250 00000000 		.word	series1
 4643 0254 00000000 		.word	series2
 4644 0258 00000000 		.word	series3
 4645 025c 00000000 		.word	timer_cb
 4646 0260 00000000 		.word	timer
 4647              	.LBE21:
 4648              		.cfi_endproc
 4649              	.LFE326:
 4651              		.section	.bss.MACAddr.0,"aw",%nobits
 4652              		.align	2
 4655              	MACAddr.0:
 4656 0000 00000000 		.space	6
 4656      0000
 4657              		.global	buf
 4658              		.section	.bss.buf,"aw",%nobits
 4659              		.align	2
 4662              	buf:
 4663 0000 00000000 		.space	10
 4663      00000000 
 4663      0000
 4664              		.global	x
 4665              		.section	.bss.x,"aw",%nobits
 4666              		.align	2
 4669              	x:
 4670 0000 00000000 		.space	4
 4671              		.global	timer
 4672              		.section	.bss.timer,"aw",%nobits
 4673              		.align	2
 4676              	timer:
 4677 0000 00000000 		.space	4
 4678              		.global	series3
 4679              		.section	.bss.series3,"aw",%nobits
 4680              		.align	2
 4683              	series3:
 4684 0000 00000000 		.space	4
 4685              		.global	series2
 4686              		.section	.bss.series2,"aw",%nobits
 4687              		.align	2
 4690              	series2:
 4691 0000 00000000 		.space	4
 4692              		.global	series1
 4693              		.section	.bss.series1,"aw",%nobits
 4694              		.align	2
ARM GAS  /tmp/ccyDyxuM.s 			page 144


 4697              	series1:
 4698 0000 00000000 		.space	4
 4699              		.global	pLayerCfg
 4700              		.section	.bss.pLayerCfg,"aw",%nobits
 4701              		.align	2
 4704              	pLayerCfg:
 4705 0000 00000000 		.space	52
 4705      00000000 
 4705      00000000 
 4705      00000000 
 4705      00000000 
 4706              		.global	hsdram1
 4707              		.section	.bss.hsdram1,"aw",%nobits
 4708              		.align	2
 4711              	hsdram1:
 4712 0000 00000000 		.space	52
 4712      00000000 
 4712      00000000 
 4712      00000000 
 4712      00000000 
 4713              		.global	huart6
 4714              		.section	.bss.huart6,"aw",%nobits
 4715              		.align	2
 4718              	huart6:
 4719 0000 00000000 		.space	136
 4719      00000000 
 4719      00000000 
 4719      00000000 
 4719      00000000 
 4720              		.global	huart1
 4721              		.section	.bss.huart1,"aw",%nobits
 4722              		.align	2
 4725              	huart1:
 4726 0000 00000000 		.space	136
 4726      00000000 
 4726      00000000 
 4726      00000000 
 4726      00000000 
 4727              		.global	htim12
 4728              		.section	.bss.htim12,"aw",%nobits
 4729              		.align	2
 4732              	htim12:
 4733 0000 00000000 		.space	76
 4733      00000000 
 4733      00000000 
 4733      00000000 
 4733      00000000 
 4734              		.global	htim8
 4735              		.section	.bss.htim8,"aw",%nobits
 4736              		.align	2
 4739              	htim8:
 4740 0000 00000000 		.space	76
 4740      00000000 
 4740      00000000 
 4740      00000000 
 4740      00000000 
 4741              		.global	htim5
ARM GAS  /tmp/ccyDyxuM.s 			page 145


 4742              		.section	.bss.htim5,"aw",%nobits
 4743              		.align	2
 4746              	htim5:
 4747 0000 00000000 		.space	76
 4747      00000000 
 4747      00000000 
 4747      00000000 
 4747      00000000 
 4748              		.global	htim3
 4749              		.section	.bss.htim3,"aw",%nobits
 4750              		.align	2
 4753              	htim3:
 4754 0000 00000000 		.space	76
 4754      00000000 
 4754      00000000 
 4754      00000000 
 4754      00000000 
 4755              		.global	htim2
 4756              		.section	.bss.htim2,"aw",%nobits
 4757              		.align	2
 4760              	htim2:
 4761 0000 00000000 		.space	76
 4761      00000000 
 4761      00000000 
 4761      00000000 
 4761      00000000 
 4762              		.global	htim1
 4763              		.section	.bss.htim1,"aw",%nobits
 4764              		.align	2
 4767              	htim1:
 4768 0000 00000000 		.space	76
 4768      00000000 
 4768      00000000 
 4768      00000000 
 4768      00000000 
 4769              		.global	hspi2
 4770              		.section	.bss.hspi2,"aw",%nobits
 4771              		.align	2
 4774              	hspi2:
 4775 0000 00000000 		.space	100
 4775      00000000 
 4775      00000000 
 4775      00000000 
 4775      00000000 
 4776              		.global	hspdif
 4777              		.section	.bss.hspdif,"aw",%nobits
 4778              		.align	2
 4781              	hspdif:
 4782 0000 00000000 		.space	76
 4782      00000000 
 4782      00000000 
 4782      00000000 
 4782      00000000 
 4783              		.global	hsd1
 4784              		.section	.bss.hsd1,"aw",%nobits
 4785              		.align	2
 4788              	hsd1:
ARM GAS  /tmp/ccyDyxuM.s 			page 146


 4789 0000 00000000 		.space	132
 4789      00000000 
 4789      00000000 
 4789      00000000 
 4789      00000000 
 4790              		.global	hsai_BlockB2
 4791              		.section	.bss.hsai_BlockB2,"aw",%nobits
 4792              		.align	2
 4795              	hsai_BlockB2:
 4796 0000 00000000 		.space	132
 4796      00000000 
 4796      00000000 
 4796      00000000 
 4796      00000000 
 4797              		.global	hsai_BlockA2
 4798              		.section	.bss.hsai_BlockA2,"aw",%nobits
 4799              		.align	2
 4802              	hsai_BlockA2:
 4803 0000 00000000 		.space	132
 4803      00000000 
 4803      00000000 
 4803      00000000 
 4803      00000000 
 4804              		.global	hrtc
 4805              		.section	.bss.hrtc,"aw",%nobits
 4806              		.align	2
 4809              	hrtc:
 4810 0000 00000000 		.space	32
 4810      00000000 
 4810      00000000 
 4810      00000000 
 4810      00000000 
 4811              		.global	hqspi
 4812              		.section	.bss.hqspi,"aw",%nobits
 4813              		.align	2
 4816              	hqspi:
 4817 0000 00000000 		.space	76
 4817      00000000 
 4817      00000000 
 4817      00000000 
 4817      00000000 
 4818              		.global	hltdc
 4819              		.section	.bss.hltdc,"aw",%nobits
 4820              		.align	2
 4823              	hltdc:
 4824 0000 00000000 		.space	168
 4824      00000000 
 4824      00000000 
 4824      00000000 
 4824      00000000 
 4825              		.global	hi2c3
 4826              		.section	.bss.hi2c3,"aw",%nobits
 4827              		.align	2
 4830              	hi2c3:
 4831 0000 00000000 		.space	84
 4831      00000000 
 4831      00000000 
ARM GAS  /tmp/ccyDyxuM.s 			page 147


 4831      00000000 
 4831      00000000 
 4832              		.global	hi2c1
 4833              		.section	.bss.hi2c1,"aw",%nobits
 4834              		.align	2
 4837              	hi2c1:
 4838 0000 00000000 		.space	84
 4838      00000000 
 4838      00000000 
 4838      00000000 
 4838      00000000 
 4839              		.global	heth
 4840              		.section	.bss.heth,"aw",%nobits
 4841              		.align	2
 4844              	heth:
 4845 0000 00000000 		.space	176
 4845      00000000 
 4845      00000000 
 4845      00000000 
 4845      00000000 
 4846              		.global	hdma2d
 4847              		.section	.bss.hdma2d,"aw",%nobits
 4848              		.align	2
 4851              	hdma2d:
 4852 0000 00000000 		.space	64
 4852      00000000 
 4852      00000000 
 4852      00000000 
 4852      00000000 
 4853              		.global	hdcmi
 4854              		.section	.bss.hdcmi,"aw",%nobits
 4855              		.align	2
 4858              	hdcmi:
 4859 0000 00000000 		.space	80
 4859      00000000 
 4859      00000000 
 4859      00000000 
 4859      00000000 
 4860              		.global	hcrc
 4861              		.section	.bss.hcrc,"aw",%nobits
 4862              		.align	2
 4865              	hcrc:
 4866 0000 00000000 		.space	36
 4866      00000000 
 4866      00000000 
 4866      00000000 
 4866      00000000 
 4867              		.global	hadc3
 4868              		.section	.bss.hadc3,"aw",%nobits
 4869              		.align	2
 4872              	hadc3:
 4873 0000 00000000 		.space	72
 4873      00000000 
 4873      00000000 
 4873      00000000 
 4873      00000000 
 4874              		.global	TxConfig
ARM GAS  /tmp/ccyDyxuM.s 			page 148


 4875              		.section	.bss.TxConfig,"aw",%nobits
 4876              		.align	2
 4879              	TxConfig:
 4880 0000 00000000 		.space	56
 4880      00000000 
 4880      00000000 
 4880      00000000 
 4880      00000000 
 4881              		.global	DMATxDscrTab
 4882              		.section	.TxDecripSection,"aw"
 4883              		.align	2
 4886              	DMATxDscrTab:
 4887 0000 00000000 		.space	160
 4887      00000000 
 4887      00000000 
 4887      00000000 
 4887      00000000 
 4888              		.global	DMARxDscrTab
 4889              		.section	.RxDecripSection,"aw"
 4890              		.align	2
 4893              	DMARxDscrTab:
 4894 0000 00000000 		.space	160
 4894      00000000 
 4894      00000000 
 4894      00000000 
 4894      00000000 
 4895              		.text
 4896              	.Letext0:
 4897              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 4898              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 4899              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 4900              		.file 7 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 4901              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 4902              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 4903              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 4904              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 4905              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 4906              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 4907              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 4908              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 4909              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dcmi.h"
 4910              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 4911              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 4912              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 4913              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 4914              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 4915              		.file 22 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 4916              		.file 23 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc.h"
 4917              		.file 24 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sai.h"
 4918              		.file 25 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 4919              		.file 26 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 4920              		.file 27 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spdifrx.h"
 4921              		.file 28 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 4922              		.file 29 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 4923              		.file 30 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 4924              		.file 31 "Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_ts.h"
 4925              		.file 32 "Drivers/lvgl/src/misc/lv_types.h"
ARM GAS  /tmp/ccyDyxuM.s 			page 149


 4926              		.file 33 "Drivers/lvgl/src/misc/../tick/lv_tick.h"
 4927              		.file 34 "Drivers/lvgl/src/misc/lv_timer.h"
 4928              		.file 35 "Drivers/lvgl/src/misc/../draw/../misc/lv_area.h"
 4929              		.file 36 "Drivers/lvgl/src/misc/../draw/../misc/lv_color.h"
 4930              		.file 37 "Drivers/lvgl/src/misc/../draw/../misc/lv_palette.h"
 4931              		.file 38 "Drivers/lvgl/src/core/../display/lv_display.h"
 4932              		.file 39 "Drivers/lvgl/src/core/../indev/lv_indev.h"
 4933              		.file 40 "Drivers/lvgl/src/core/lv_obj.h"
 4934              		.file 41 "Drivers/lvgl/src/widgets/bar/lv_bar.h"
 4935              		.file 42 "Drivers/lvgl/src/widgets/chart/lv_chart.h"
 4936              		.file 43 "Drivers/ui/screens.h"
 4937              		.file 44 "Drivers/lvgl/src/core/lv_obj_style_gen.h"
 4938              		.file 45 "Core/Inc/main.h"
 4939              		.file 46 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 4940              		.file 47 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc_ex.h"
 4941              		.file 48 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.h"
 4942              		.file 49 "/usr/arm-none-eabi/include/string.h"
 4943              		.file 50 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 4944              		.file 51 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 4945              		.file 52 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h"
 4946              		.file 53 "Drivers/lvgl/src/lv_init.h"
 4947              		.file 54 "Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_lcd.h"
 4948              		.file 55 "Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_sdram.h"
 4949              		.file 56 "USB_HOST/App/usb_host.h"
 4950              		.file 57 "FATFS/App/fatfs.h"
 4951              		.file 58 "/usr/arm-none-eabi/include/math.h"
 4952              		.file 59 "Drivers/lvgl/src/widgets/bar/../label/lv_label.h"
 4953              		.file 60 "/usr/arm-none-eabi/include/stdio.h"
 4954              		.file 61 "Drivers/ui/ui.h"
 4955              		.file 62 "<built-in>"
ARM GAS  /tmp/ccyDyxuM.s 			page 150


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccyDyxuM.s:21     .text.MX_SDMMC1_SD_Init:00000000 $t
     /tmp/ccyDyxuM.s:26     .text.MX_SDMMC1_SD_Init:00000000 MX_SDMMC1_SD_Init
     /tmp/ccyDyxuM.s:63     .text.MX_SDMMC1_SD_Init:0000001c $d
     /tmp/ccyDyxuM.s:4788   .bss.hsd1:00000000 hsd1
     /tmp/ccyDyxuM.s:69     .text.my_flush_cb:00000000 $t
     /tmp/ccyDyxuM.s:75     .text.my_flush_cb:00000000 my_flush_cb
     /tmp/ccyDyxuM.s:154    .rodata.timer_cb.str1.4:00000000 $d
     /tmp/ccyDyxuM.s:161    .text.timer_cb:00000000 $t
     /tmp/ccyDyxuM.s:167    .text.timer_cb:00000000 timer_cb
     /tmp/ccyDyxuM.s:537    .text.timer_cb:00000210 $d
     /tmp/ccyDyxuM.s:4697   .bss.series1:00000000 series1
     /tmp/ccyDyxuM.s:4690   .bss.series2:00000000 series2
     /tmp/ccyDyxuM.s:4662   .bss.buf:00000000 buf
     /tmp/ccyDyxuM.s:4669   .bss.x:00000000 x
     /tmp/ccyDyxuM.s:4683   .bss.series3:00000000 series3
     /tmp/ccyDyxuM.s:558    .text.MX_GPIO_Init:00000000 $t
     /tmp/ccyDyxuM.s:563    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccyDyxuM.s:1103   .text.MX_GPIO_Init:0000028c $d
     /tmp/ccyDyxuM.s:1118   .text.lv_obj_set_style_size:00000000 $t
     /tmp/ccyDyxuM.s:1123   .text.lv_obj_set_style_size:00000000 lv_obj_set_style_size
     /tmp/ccyDyxuM.s:1161   .text._write:00000000 $t
     /tmp/ccyDyxuM.s:1167   .text._write:00000000 _write
     /tmp/ccyDyxuM.s:1200   .text._write:00000014 $d
     /tmp/ccyDyxuM.s:4725   .bss.huart1:00000000 huart1
     /tmp/ccyDyxuM.s:1205   .text._read:00000000 $t
     /tmp/ccyDyxuM.s:1211   .text._read:00000000 _read
     /tmp/ccyDyxuM.s:1268   .text._read:0000002c $d
     /tmp/ccyDyxuM.s:1273   .text.Error_Handler:00000000 $t
     /tmp/ccyDyxuM.s:1279   .text.Error_Handler:00000000 Error_Handler
     /tmp/ccyDyxuM.s:1311   .text.MX_ADC3_Init:00000000 $t
     /tmp/ccyDyxuM.s:1316   .text.MX_ADC3_Init:00000000 MX_ADC3_Init
     /tmp/ccyDyxuM.s:1423   .text.MX_ADC3_Init:00000060 $d
     /tmp/ccyDyxuM.s:4872   .bss.hadc3:00000000 hadc3
     /tmp/ccyDyxuM.s:1430   .text.MX_CRC_Init:00000000 $t
     /tmp/ccyDyxuM.s:1435   .text.MX_CRC_Init:00000000 MX_CRC_Init
     /tmp/ccyDyxuM.s:1483   .text.MX_CRC_Init:00000024 $d
     /tmp/ccyDyxuM.s:4865   .bss.hcrc:00000000 hcrc
     /tmp/ccyDyxuM.s:1489   .text.MX_DCMI_Init:00000000 $t
     /tmp/ccyDyxuM.s:1494   .text.MX_DCMI_Init:00000000 MX_DCMI_Init
     /tmp/ccyDyxuM.s:1559   .text.MX_DCMI_Init:0000002c $d
     /tmp/ccyDyxuM.s:4858   .bss.hdcmi:00000000 hdcmi
     /tmp/ccyDyxuM.s:1565   .text.MX_DMA2D_Init:00000000 $t
     /tmp/ccyDyxuM.s:1570   .text.MX_DMA2D_Init:00000000 MX_DMA2D_Init
     /tmp/ccyDyxuM.s:1635   .text.MX_DMA2D_Init:00000034 $d
     /tmp/ccyDyxuM.s:4851   .bss.hdma2d:00000000 hdma2d
     /tmp/ccyDyxuM.s:1641   .text.MX_ETH_Init:00000000 $t
     /tmp/ccyDyxuM.s:1646   .text.MX_ETH_Init:00000000 MX_ETH_Init
     /tmp/ccyDyxuM.s:1735   .text.MX_ETH_Init:00000054 $d
     /tmp/ccyDyxuM.s:4844   .bss.heth:00000000 heth
     /tmp/ccyDyxuM.s:4655   .bss.MACAddr.0:00000000 MACAddr.0
     /tmp/ccyDyxuM.s:4886   .TxDecripSection:00000000 DMATxDscrTab
     /tmp/ccyDyxuM.s:4893   .RxDecripSection:00000000 DMARxDscrTab
     /tmp/ccyDyxuM.s:4879   .bss.TxConfig:00000000 TxConfig
     /tmp/ccyDyxuM.s:1745   .text.MX_FMC_Init:00000000 $t
     /tmp/ccyDyxuM.s:1750   .text.MX_FMC_Init:00000000 MX_FMC_Init
ARM GAS  /tmp/ccyDyxuM.s 			page 151


     /tmp/ccyDyxuM.s:1862   .text.MX_FMC_Init:00000064 $d
     /tmp/ccyDyxuM.s:4711   .bss.hsdram1:00000000 hsdram1
     /tmp/ccyDyxuM.s:1868   .text.MX_I2C1_Init:00000000 $t
     /tmp/ccyDyxuM.s:1873   .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/ccyDyxuM.s:1955   .text.MX_I2C1_Init:00000048 $d
     /tmp/ccyDyxuM.s:4837   .bss.hi2c1:00000000 hi2c1
     /tmp/ccyDyxuM.s:1962   .text.MX_I2C3_Init:00000000 $t
     /tmp/ccyDyxuM.s:1967   .text.MX_I2C3_Init:00000000 MX_I2C3_Init
     /tmp/ccyDyxuM.s:2049   .text.MX_I2C3_Init:00000048 $d
     /tmp/ccyDyxuM.s:4830   .bss.hi2c3:00000000 hi2c3
     /tmp/ccyDyxuM.s:2056   .text.MX_LTDC_Init:00000000 $t
     /tmp/ccyDyxuM.s:2061   .text.MX_LTDC_Init:00000000 MX_LTDC_Init
     /tmp/ccyDyxuM.s:2211   .text.MX_LTDC_Init:0000009c $d
     /tmp/ccyDyxuM.s:4823   .bss.hltdc:00000000 hltdc
     /tmp/ccyDyxuM.s:4704   .bss.pLayerCfg:00000000 pLayerCfg
     /tmp/ccyDyxuM.s:2218   .text.MX_QUADSPI_Init:00000000 $t
     /tmp/ccyDyxuM.s:2223   .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
     /tmp/ccyDyxuM.s:2284   .text.MX_QUADSPI_Init:00000034 $d
     /tmp/ccyDyxuM.s:4816   .bss.hqspi:00000000 hqspi
     /tmp/ccyDyxuM.s:2290   .text.MX_RTC_Init:00000000 $t
     /tmp/ccyDyxuM.s:2295   .text.MX_RTC_Init:00000000 MX_RTC_Init
     /tmp/ccyDyxuM.s:2509   .text.MX_RTC_Init:000000e4 $d
     /tmp/ccyDyxuM.s:4809   .bss.hrtc:00000000 hrtc
     /tmp/ccyDyxuM.s:2515   .text.MX_SAI2_Init:00000000 $t
     /tmp/ccyDyxuM.s:2520   .text.MX_SAI2_Init:00000000 MX_SAI2_Init
     /tmp/ccyDyxuM.s:2708   .text.MX_SAI2_Init:00000090 $d
     /tmp/ccyDyxuM.s:4802   .bss.hsai_BlockA2:00000000 hsai_BlockA2
     /tmp/ccyDyxuM.s:4795   .bss.hsai_BlockB2:00000000 hsai_BlockB2
     /tmp/ccyDyxuM.s:2717   .text.MX_SPDIFRX_Init:00000000 $t
     /tmp/ccyDyxuM.s:2722   .text.MX_SPDIFRX_Init:00000000 MX_SPDIFRX_Init
     /tmp/ccyDyxuM.s:2784   .text.MX_SPDIFRX_Init:0000002c $d
     /tmp/ccyDyxuM.s:4781   .bss.hspdif:00000000 hspdif
     /tmp/ccyDyxuM.s:2789   .text.MX_SPI2_Init:00000000 $t
     /tmp/ccyDyxuM.s:2794   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
     /tmp/ccyDyxuM.s:2870   .text.MX_SPI2_Init:00000040 $d
     /tmp/ccyDyxuM.s:4774   .bss.hspi2:00000000 hspi2
     /tmp/ccyDyxuM.s:2876   .text.MX_TIM1_Init:00000000 $t
     /tmp/ccyDyxuM.s:2881   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
     /tmp/ccyDyxuM.s:3109   .text.MX_TIM1_Init:000000e4 $d
     /tmp/ccyDyxuM.s:4767   .bss.htim1:00000000 htim1
     /tmp/ccyDyxuM.s:3115   .text.MX_TIM2_Init:00000000 $t
     /tmp/ccyDyxuM.s:3120   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/ccyDyxuM.s:3273   .text.MX_TIM2_Init:0000009c $d
     /tmp/ccyDyxuM.s:4760   .bss.htim2:00000000 htim2
     /tmp/ccyDyxuM.s:3278   .text.MX_TIM3_Init:00000000 $t
     /tmp/ccyDyxuM.s:3283   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/ccyDyxuM.s:3436   .text.MX_TIM3_Init:0000009c $d
     /tmp/ccyDyxuM.s:4753   .bss.htim3:00000000 htim3
     /tmp/ccyDyxuM.s:3442   .text.MX_TIM5_Init:00000000 $t
     /tmp/ccyDyxuM.s:3447   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
     /tmp/ccyDyxuM.s:3601   .text.MX_TIM5_Init:0000009c $d
     /tmp/ccyDyxuM.s:4746   .bss.htim5:00000000 htim5
     /tmp/ccyDyxuM.s:3607   .text.MX_TIM8_Init:00000000 $t
     /tmp/ccyDyxuM.s:3612   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
     /tmp/ccyDyxuM.s:3721   .text.MX_TIM8_Init:00000064 $d
     /tmp/ccyDyxuM.s:4739   .bss.htim8:00000000 htim8
     /tmp/ccyDyxuM.s:3727   .text.MX_TIM12_Init:00000000 $t
ARM GAS  /tmp/ccyDyxuM.s 			page 152


     /tmp/ccyDyxuM.s:3732   .text.MX_TIM12_Init:00000000 MX_TIM12_Init
     /tmp/ccyDyxuM.s:3828   .text.MX_TIM12_Init:00000058 $d
     /tmp/ccyDyxuM.s:4732   .bss.htim12:00000000 htim12
     /tmp/ccyDyxuM.s:3834   .text.MX_USART1_UART_Init:00000000 $t
     /tmp/ccyDyxuM.s:3839   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/ccyDyxuM.s:3900   .text.MX_USART1_UART_Init:00000030 $d
     /tmp/ccyDyxuM.s:3906   .text.MX_USART6_UART_Init:00000000 $t
     /tmp/ccyDyxuM.s:3911   .text.MX_USART6_UART_Init:00000000 MX_USART6_UART_Init
     /tmp/ccyDyxuM.s:3972   .text.MX_USART6_UART_Init:00000030 $d
     /tmp/ccyDyxuM.s:4718   .bss.huart6:00000000 huart6
     /tmp/ccyDyxuM.s:3978   .text.SystemClock_Config:00000000 $t
     /tmp/ccyDyxuM.s:3984   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccyDyxuM.s:4148   .text.SystemClock_Config:000000b0 $d
     /tmp/ccyDyxuM.s:4154   .text.PeriphCommonClock_Config:00000000 $t
     /tmp/ccyDyxuM.s:4160   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
     /tmp/ccyDyxuM.s:4239   .text.PeriphCommonClock_Config:00000048 $d
     /tmp/ccyDyxuM.s:4244   .text.main:00000000 $t
     /tmp/ccyDyxuM.s:4250   .text.main:00000000 main
     /tmp/ccyDyxuM.s:4637   .text.main:0000023c $d
     /tmp/ccyDyxuM.s:4676   .bss.timer:00000000 timer
     /tmp/ccyDyxuM.s:4652   .bss.MACAddr.0:00000000 $d
     /tmp/ccyDyxuM.s:4659   .bss.buf:00000000 $d
     /tmp/ccyDyxuM.s:4666   .bss.x:00000000 $d
     /tmp/ccyDyxuM.s:4673   .bss.timer:00000000 $d
     /tmp/ccyDyxuM.s:4680   .bss.series3:00000000 $d
     /tmp/ccyDyxuM.s:4687   .bss.series2:00000000 $d
     /tmp/ccyDyxuM.s:4694   .bss.series1:00000000 $d
     /tmp/ccyDyxuM.s:4701   .bss.pLayerCfg:00000000 $d
     /tmp/ccyDyxuM.s:4708   .bss.hsdram1:00000000 $d
     /tmp/ccyDyxuM.s:4715   .bss.huart6:00000000 $d
     /tmp/ccyDyxuM.s:4722   .bss.huart1:00000000 $d
     /tmp/ccyDyxuM.s:4729   .bss.htim12:00000000 $d
     /tmp/ccyDyxuM.s:4736   .bss.htim8:00000000 $d
     /tmp/ccyDyxuM.s:4743   .bss.htim5:00000000 $d
     /tmp/ccyDyxuM.s:4750   .bss.htim3:00000000 $d
     /tmp/ccyDyxuM.s:4757   .bss.htim2:00000000 $d
     /tmp/ccyDyxuM.s:4764   .bss.htim1:00000000 $d
     /tmp/ccyDyxuM.s:4771   .bss.hspi2:00000000 $d
     /tmp/ccyDyxuM.s:4778   .bss.hspdif:00000000 $d
     /tmp/ccyDyxuM.s:4785   .bss.hsd1:00000000 $d
     /tmp/ccyDyxuM.s:4792   .bss.hsai_BlockB2:00000000 $d
     /tmp/ccyDyxuM.s:4799   .bss.hsai_BlockA2:00000000 $d
     /tmp/ccyDyxuM.s:4806   .bss.hrtc:00000000 $d
     /tmp/ccyDyxuM.s:4813   .bss.hqspi:00000000 $d
     /tmp/ccyDyxuM.s:4820   .bss.hltdc:00000000 $d
     /tmp/ccyDyxuM.s:4827   .bss.hi2c3:00000000 $d
     /tmp/ccyDyxuM.s:4834   .bss.hi2c1:00000000 $d
     /tmp/ccyDyxuM.s:4841   .bss.heth:00000000 $d
     /tmp/ccyDyxuM.s:4848   .bss.hdma2d:00000000 $d
     /tmp/ccyDyxuM.s:4855   .bss.hdcmi:00000000 $d
     /tmp/ccyDyxuM.s:4862   .bss.hcrc:00000000 $d
     /tmp/ccyDyxuM.s:4869   .bss.hadc3:00000000 $d
     /tmp/ccyDyxuM.s:4876   .bss.TxConfig:00000000 $d
     /tmp/ccyDyxuM.s:4883   .TxDecripSection:00000000 $d
     /tmp/ccyDyxuM.s:4890   .RxDecripSection:00000000 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccyDyxuM.s 			page 153


BSP_LCD_DrawPixel
lv_display_flush_ready
__aeabi_f2d
scanf
printf
sprintf
lv_label_set_text
lv_chart_set_next_value
lv_chart_get_point_count
lv_chart_get_x_start_point
lv_chart_get_series_y_array
__aeabi_i2d
__aeabi_dmul
__aeabi_ddiv
__aeabi_d2f
sinf
objects
HAL_GPIO_WritePin
HAL_GPIO_Init
lv_obj_set_style_width
lv_obj_set_style_height
HAL_UART_Transmit
HAL_UART_Receive
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_CRC_Init
HAL_DCMI_Init
HAL_DMA2D_Init
HAL_DMA2D_ConfigLayer
HAL_ETH_Init
memset
HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_QSPI_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTC_SetAlarm
HAL_RTCEx_SetTimeStamp
HAL_SAI_Init
HAL_SPDIFRX_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_UART_Init
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
ARM GAS  /tmp/ccyDyxuM.s 			page 154


HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_FATFS_Init
MX_USB_HOST_Init
BSP_SDRAM_Init
BSP_LCD_Init
BSP_LCD_LayerDefaultInit
BSP_LCD_DisplayOn
BSP_LCD_SelectLayer
lv_init
lv_tick_set_cb
lv_display_create
lv_display_set_buffers
lv_display_set_flush_cb
ui_init
lv_chart_set_update_mode
lv_chart_set_point_count
lv_palette_main
lv_chart_add_series
lv_chart_refresh
lv_timer_create
HAL_Delay
lv_timer_handler
HAL_GetTick
