#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov 30 23:22:43 2023
# Process ID: 35900
# Current directory: C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1
# Command line: vivado.exe -log zyncoscope_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zyncoscope_wrapper.tcl -notrace
# Log file: C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1/zyncoscope_wrapper.vdi
# Journal file: C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1\vivado.jou
# Running On: ASUSComputer, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------
source zyncoscope_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 456.789 ; gain = 162.484
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.cache/ip 
Command: link_design -top zyncoscope_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_epwm_0_1/zyncoscope_epwm_0_1.dcp' for cell 'zyncoscope_i/epwm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_epwm_1_1/zyncoscope_epwm_1_1.dcp' for cell 'zyncoscope_i/epwm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_1/zyncoscope_oscope_0_1.dcp' for cell 'zyncoscope_i/oscope_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_processing_system7_0_0/zyncoscope_processing_system7_0_0.dcp' for cell 'zyncoscope_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_rst_ps7_0_50M_1/zyncoscope_rst_ps7_0_50M_1.dcp' for cell 'zyncoscope_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_xbar_1/zyncoscope_xbar_1.dcp' for cell 'zyncoscope_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_auto_pc_0/zyncoscope_auto_pc_0.dcp' for cell 'zyncoscope_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 920.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zyncoscope_i/oscope_0/s00_axi_aclk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_processing_system7_0_0/zyncoscope_processing_system7_0_0.xdc] for cell 'zyncoscope_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_processing_system7_0_0/zyncoscope_processing_system7_0_0.xdc] for cell 'zyncoscope_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_1/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_1/src/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_1/src/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.344 ; gain = 518.594
Finished Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_1/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst'
Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_rst_ps7_0_50M_1/zyncoscope_rst_ps7_0_50M_1_board.xdc] for cell 'zyncoscope_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_rst_ps7_0_50M_1/zyncoscope_rst_ps7_0_50M_1_board.xdc] for cell 'zyncoscope_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_rst_ps7_0_50M_1/zyncoscope_rst_ps7_0_50M_1.xdc] for cell 'zyncoscope_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_rst_ps7_0_50M_1/zyncoscope_rst_ps7_0_50M_1.xdc] for cell 'zyncoscope_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.srcs/constrs_1/imports/axi-oscope/acquireToHDMI.xdc]
Finished Parsing XDC File [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.srcs/constrs_1/imports/axi-oscope/acquireToHDMI.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1579.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.344 ; gain = 1068.535
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1579.344 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 226f713fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1597.316 ; gain = 17.973

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a6cfbdf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1939.641 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 15c8ac7f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1939.641 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 94 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 232a1b7b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.456 . Memory (MB): peak = 1939.641 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 169 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 232a1b7b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.515 . Memory (MB): peak = 1939.641 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b96a5bcf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1939.641 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14a4f1b31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.696 . Memory (MB): peak = 1939.641 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              32  |                                              0  |
|  Constant propagation         |              27  |              94  |                                              0  |
|  Sweep                        |               0  |             169  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1939.641 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b90fb9f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.713 . Memory (MB): peak = 1939.641 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 20b00bd3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2034.953 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20b00bd3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.953 ; gain = 95.312

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20b00bd3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.953 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.953 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18ab12466

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.953 ; gain = 455.609
INFO: [runtcl-4] Executing : report_drc -file zyncoscope_wrapper_drc_opted.rpt -pb zyncoscope_wrapper_drc_opted.pb -rpx zyncoscope_wrapper_drc_opted.rpx
Command: report_drc -file zyncoscope_wrapper_drc_opted.rpt -pb zyncoscope_wrapper_drc_opted.pb -rpx zyncoscope_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1/zyncoscope_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1/zyncoscope_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.953 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10d8bf3d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2034.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 142c966e9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23356b455

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23356b455

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.953 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 23356b455

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1af8b7cd6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ee49c0fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b1e13941

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1fef3945d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 85 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 5, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 42 nets or LUTs. Breaked 5 LUTs, combined 37 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.953 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |             37  |                    42  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |             37  |                    42  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18489de7e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.953 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f05c666f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.953 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f05c666f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15067a44d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cc445a9e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 226521f48

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15b5ca778

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 22773de92

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f051e839

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16cead15d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19be1388d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c5f007e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2034.953 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c5f007e5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20754afe0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.018 | TNS=-639.437 |
Phase 1 Physical Synthesis Initialization | Checksum: 22aeda40f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22aeda40f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 2034.953 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 20754afe0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-14.122. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2250c659c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.953 ; gain = 0.000

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.953 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2250c659c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2250c659c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2250c659c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.953 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2250c659c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2034.953 ; gain = 0.000

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.953 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ea94876

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.953 ; gain = 0.000
Ending Placer Task | Checksum: 98648913

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file zyncoscope_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zyncoscope_wrapper_utilization_placed.rpt -pb zyncoscope_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zyncoscope_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.488 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1/zyncoscope_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.468 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.49s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2034.953 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.122 | TNS=-633.894 |
Phase 1 Physical Synthesis Initialization | Checksum: 157cf12dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.122 | TNS=-633.894 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 157cf12dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.378 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.122 | TNS=-633.894 |
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0. Critical path length was reduced through logic transformation on cell zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_comp.
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.013 | TNS=-633.131 |
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/pixelTrigVolt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out. Replicated 4 times.
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-633.019 |
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/L[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[6].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[6]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-631.961 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[9].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[9]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-630.948 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-629.937 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[5].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[5]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-628.981 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[9].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[9]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-627.983 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[4].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[4]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-626.985 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[0].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[0]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-625.988 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[8].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[8]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-624.991 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-624.102 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-623.213 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[4].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[4]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-622.324 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[4].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[4]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-621.478 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[8].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[8]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-620.632 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[8].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[8]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-619.787 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[6].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[6]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-618.959 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[7].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[7]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-618.131 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[0].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[0]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-617.324 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-616.517 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[6].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[6]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-615.710 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-614.918 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-614.144 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[4].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[4]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-613.370 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-612.600 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-611.852 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-611.118 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[0].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[0]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-610.400 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-609.682 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-608.964 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[5].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[5]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-608.246 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-607.564 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[4].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[4]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-606.882 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[7].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[7]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-606.200 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[9].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[9]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-605.631 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-605.080 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[5].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[5]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.529 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.992 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.481 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.007 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-602.450 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[4].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[4]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-601.893 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-601.452 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[7].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[7]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-601.011 |
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0] was not replicated.
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/oserdes_m_i_1
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-610.677 |
INFO: [Physopt 32-571] Net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0] was not replicated.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net zyncoscope_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net zyncoscope_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-605.600 |
INFO: [Physopt 32-702] Processed net zyncoscope_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_rdata[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[8]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_araddr_reg[5][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/pixelTrigVolt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/L[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/dout_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-605.374 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-605.148 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.922 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.696 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[5].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[5]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.470 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[9].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[9]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.244 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[0].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[0]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.219 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.194 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.169 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[5].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[5]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.144 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[2].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[2]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.119 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-604.050 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[4].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[4]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.981 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[7].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[7]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.912 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encb/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.847 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.743 |
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_rdata[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[8]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_araddr_reg[5][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.743 |
Phase 3 Critical Path Optimization | Checksum: 1b3e9dd42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.743 |
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/pixelTrigVolt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/L[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.639 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[3].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[3]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.535 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[4].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt_reg[4]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.431 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[0].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[0]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.369 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[1].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[1]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.307 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[6].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/dout_reg[6]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.245 |
INFO: [Physopt 32-663] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[0].  Re-placed instance zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/dout_reg[0]
INFO: [Physopt 32-735] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.204 |
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0] was not replicated.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_rdata[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[8]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_araddr_reg[5][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/scoFace/leqOp519_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/red[1]_i_418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/pixelTrigVolt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/trigVolt2Pix/p_0_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/L[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/slv_reg1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encg/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/encr/AR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/s00_axi_rdata[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_rdata[8]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/axi_araddr_reg[5][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/signalBRAMCh2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.997 | TNS=-603.204 |
Phase 4 Critical Path Optimization | Checksum: 1b3e9dd42

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-13.997 | TNS=-603.204 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.125  |         30.690  |            6  |              0  |                    69  |           0  |           2  |  00:00:07  |
|  Total          |          0.125  |         30.690  |            6  |              0  |                    69  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.953 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 159f554dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
397 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.514 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1/zyncoscope_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 859b5944 ConstDB: 0 ShapeSum: 68ed4e32 RouteDB: 0
Post Restoration Checksum: NetGraph: cbd8b3fd | NumContArr: 355fab10 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 11a42b4ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11a42b4ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2034.953 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11a42b4ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2034.953 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18e34e108

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2034.953 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.677| TNS=-592.711| WHS=-1.172 | THS=-74.687|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3670
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3670
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17f54f1e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2049.938 ; gain = 14.984

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17f54f1e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2049.938 ; gain = 14.984
Phase 3 Initial Routing | Checksum: 2556e532c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2087.027 ; gain = 52.074
INFO: [Route 35-580] Design has 80 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=======================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                   |
+====================+===================+=======================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]/D                  |
| clk_fpga_0         | clk_fpga_0        | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]/D                  |
| clk_fpga_0         | clk_fpga_0        | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/D                  |
| clk_fpga_0         | clk_fpga_0        | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_s/RST   |
| clk_fpga_0         | clk_fpga_0        | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/RST |
+--------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 727
 Number of Nodes with overlaps = 354
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.594| TNS=-761.492| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 226eca9df

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2087.027 ; gain = 52.074

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.266| TNS=-769.772| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1982c947e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074
Phase 4 Rip-up And Reroute | Checksum: 1982c947e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 227a49037

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.594| TNS=-761.492| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2265e8101

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2265e8101

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074
Phase 5 Delay and Skew Optimization | Checksum: 2265e8101

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1edb3164e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.594| TNS=-761.492| WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1edb3164e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074
Phase 6 Post Hold Fix | Checksum: 1edb3164e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.28111 %
  Global Horizontal Routing Utilization  = 2.88948 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 222e2fdba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 222e2fdba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.027 ; gain = 52.074

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b392fe1e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2087.027 ; gain = 52.074

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-14.594| TNS=-761.492| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b392fe1e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2087.027 ; gain = 52.074
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 127dc6fe1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2087.027 ; gain = 52.074

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2087.027 ; gain = 52.074

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
416 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2087.027 ; gain = 52.074
INFO: [runtcl-4] Executing : report_drc -file zyncoscope_wrapper_drc_routed.rpt -pb zyncoscope_wrapper_drc_routed.pb -rpx zyncoscope_wrapper_drc_routed.rpx
Command: report_drc -file zyncoscope_wrapper_drc_routed.rpt -pb zyncoscope_wrapper_drc_routed.pb -rpx zyncoscope_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1/zyncoscope_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zyncoscope_wrapper_methodology_drc_routed.rpt -pb zyncoscope_wrapper_methodology_drc_routed.pb -rpx zyncoscope_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zyncoscope_wrapper_methodology_drc_routed.rpt -pb zyncoscope_wrapper_methodology_drc_routed.pb -rpx zyncoscope_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1/zyncoscope_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zyncoscope_wrapper_power_routed.rpt -pb zyncoscope_wrapper_power_summary_routed.pb -rpx zyncoscope_wrapper_power_routed.rpx
Command: report_power -file zyncoscope_wrapper_power_routed.rpt -pb zyncoscope_wrapper_power_summary_routed.pb -rpx zyncoscope_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
426 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zyncoscope_wrapper_route_status.rpt -pb zyncoscope_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file zyncoscope_wrapper_timing_summary_routed.rpt -pb zyncoscope_wrapper_timing_summary_routed.pb -rpx zyncoscope_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zyncoscope_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zyncoscope_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zyncoscope_wrapper_bus_skew_routed.rpt -pb zyncoscope_wrapper_bus_skew_routed.pb -rpx zyncoscope_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.559 . Memory (MB): peak = 2109.246 ; gain = 12.348
INFO: [Common 17-1381] The checkpoint 'C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.runs/impl_1/zyncoscope_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force zyncoscope_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out input zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__0 input zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1 input zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out output zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__0 output zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1 output zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out multiplier stage zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__0 multiplier stage zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1 multiplier stage zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zyncoscope_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.656 ; gain = 474.410
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 23:24:54 2023...
