
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.41

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency state[2]$_DFF_P_/CK ^
  -0.07 target latency miso_capture[4]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: miso_capture[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.51    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.88    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.02    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ miso_capture[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.87    0.01    0.09    0.16 v miso_capture[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         miso_capture[7] (net)
                  0.01    0.00    0.16 v _299_/A (INV_X1)
     1    1.66    0.01    0.01    0.17 ^ _299_/ZN (INV_X1)
                                         _114_ (net)
                  0.01    0.00    0.17 ^ _300_/B2 (OAI21_X1)
     1    1.20    0.01    0.01    0.18 v _300_/ZN (OAI21_X1)
                                         _016_ (net)
                  0.01    0.00    0.18 v miso_capture[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.51    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.88    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.02    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ miso_capture[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_counter[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.51    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.88    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.02    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_counter[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.28    0.02    0.10    0.17 ^ bit_counter[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[0] (net)
                  0.02    0.00    0.17 ^ _223_/A (BUF_X2)
     7   12.84    0.02    0.04    0.20 ^ _223_/Z (BUF_X2)
                                         _051_ (net)
                  0.02    0.00    0.20 ^ _224_/A3 (NAND3_X1)
     2    4.43    0.02    0.03    0.23 v _224_/ZN (NAND3_X1)
                                         _198_ (net)
                  0.02    0.00    0.23 v _225_/A2 (OR2_X1)
     1    3.41    0.01    0.06    0.29 v _225_/ZN (OR2_X1)
                                         _193_ (net)
                  0.01    0.00    0.29 v _357_/B (HA_X1)
     2    3.38    0.01    0.06    0.35 v _357_/S (HA_X1)
                                         _195_ (net)
                  0.01    0.00    0.35 v _246_/A2 (OR2_X2)
     2    9.66    0.01    0.06    0.41 v _246_/ZN (OR2_X2)
                                         _068_ (net)
                  0.01    0.00    0.41 v _262_/A4 (NOR4_X4)
     4    9.08    0.05    0.09    0.50 ^ _262_/ZN (NOR4_X4)
                                         _083_ (net)
                  0.05    0.00    0.50 ^ _263_/A2 (NAND2_X1)
     4    6.40    0.02    0.03    0.53 v _263_/ZN (NAND2_X1)
                                         _084_ (net)
                  0.02    0.00    0.53 v _297_/A2 (OR3_X1)
     1    1.68    0.01    0.08    0.61 v _297_/ZN (OR3_X1)
                                         _112_ (net)
                  0.01    0.00    0.61 v _300_/A (OAI21_X1)
     1    1.28    0.02    0.02    0.63 ^ _300_/ZN (OAI21_X1)
                                         _016_ (net)
                  0.02    0.00    0.63 ^ miso_capture[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.63   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.51    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.88    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.02    0.01    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    1.07 ^ miso_capture[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_counter[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.51    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.88    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.02    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_counter[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.28    0.02    0.10    0.17 ^ bit_counter[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[0] (net)
                  0.02    0.00    0.17 ^ _223_/A (BUF_X2)
     7   12.84    0.02    0.04    0.20 ^ _223_/Z (BUF_X2)
                                         _051_ (net)
                  0.02    0.00    0.20 ^ _224_/A3 (NAND3_X1)
     2    4.43    0.02    0.03    0.23 v _224_/ZN (NAND3_X1)
                                         _198_ (net)
                  0.02    0.00    0.23 v _225_/A2 (OR2_X1)
     1    3.41    0.01    0.06    0.29 v _225_/ZN (OR2_X1)
                                         _193_ (net)
                  0.01    0.00    0.29 v _357_/B (HA_X1)
     2    3.38    0.01    0.06    0.35 v _357_/S (HA_X1)
                                         _195_ (net)
                  0.01    0.00    0.35 v _246_/A2 (OR2_X2)
     2    9.66    0.01    0.06    0.41 v _246_/ZN (OR2_X2)
                                         _068_ (net)
                  0.01    0.00    0.41 v _262_/A4 (NOR4_X4)
     4    9.08    0.05    0.09    0.50 ^ _262_/ZN (NOR4_X4)
                                         _083_ (net)
                  0.05    0.00    0.50 ^ _263_/A2 (NAND2_X1)
     4    6.40    0.02    0.03    0.53 v _263_/ZN (NAND2_X1)
                                         _084_ (net)
                  0.02    0.00    0.53 v _297_/A2 (OR3_X1)
     1    1.68    0.01    0.08    0.61 v _297_/ZN (OR3_X1)
                                         _112_ (net)
                  0.01    0.00    0.61 v _300_/A (OAI21_X1)
     1    1.28    0.02    0.02    0.63 ^ _300_/ZN (OAI21_X1)
                                         _016_ (net)
                  0.02    0.00    0.63 ^ miso_capture[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.63   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.51    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.88    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.02    0.01    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    1.07 ^ miso_capture[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14417420327663422

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7262

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.927894592285156

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7571

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ bit_counter[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.17 ^ bit_counter[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.20 ^ _223_/Z (BUF_X2)
   0.03    0.23 v _224_/ZN (NAND3_X1)
   0.06    0.29 v _225_/ZN (OR2_X1)
   0.06    0.35 v _357_/S (HA_X1)
   0.06    0.41 v _246_/ZN (OR2_X2)
   0.09    0.50 ^ _262_/ZN (NOR4_X4)
   0.03    0.53 v _263_/ZN (NAND2_X1)
   0.08    0.61 v _297_/ZN (OR3_X1)
   0.02    0.63 ^ _300_/ZN (OAI21_X1)
   0.00    0.63 ^ miso_capture[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.63   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ miso_capture[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.63   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: miso_capture[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ miso_capture[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 v miso_capture[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.17 ^ _299_/ZN (INV_X1)
   0.01    0.18 v _300_/ZN (OAI21_X1)
   0.00    0.18 v miso_capture[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ miso_capture[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0704

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0704

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6292

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4089

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
64.987285

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-04   4.80e-06   2.72e-06   2.46e-04  53.9%
Combinational          3.91e-05   3.60e-05   5.46e-06   8.05e-05  17.6%
Clock                  5.87e-05   7.08e-05   1.93e-07   1.30e-04  28.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.37e-04   1.12e-04   8.38e-06   4.56e-04 100.0%
                          73.7%      24.4%       1.8%
