//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<53>;
	.reg .f32 	%f<162>;
	.reg .b64 	%rd<17>;
	.loc	1 19 0                          // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd8, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_1];
$L__tmp0:
	.loc	1 21 28                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:21:28
	// begin inline asm
	mov.u32 %r3, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:21:33
	shl.b32 	%r20, %r3, 8;
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_2];
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_3];
	.loc	1 22 36                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:22:36
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r21, 1;
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_4];
	and.b32  	%r23, %r22, 254;
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_5];
	.loc	1 22 23                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:22:23
	or.b32  	%r24, %r20, %r23;
	.loc	1 23 21                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:23:21
	setp.lt.s32 	%p1, %r24, 1024;
	.loc	1 25 19                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:25:19
	bfe.s32 	%r25, %r3, 23, 1;
	shr.u32 	%r26, %r25, 24;
	add.s32 	%r27, %r24, %r26;
	and.b32  	%r28, %r27, -256;
	sub.s32 	%r29, %r24, %r28;
	.loc	1 26 30                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:26:30
	mul.wide.s32 	%rd13, %r24, 4;
	add.s64 	%rd3, %rd8, %rd13;
	.loc	1 26 35                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:26:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v2.b32 { %r4, %r5 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f29, %r4;
	mov.b32 	%f30, %r5;
	.loc	1 27 30                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:27:30
	mul.wide.s32 	%rd14, %r29, 4;
	add.s64 	%rd4, %rd9, %rd14;
	.loc	1 27 35                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:27:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r6, %r7 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f31, %r6;
	mov.b32 	%f32, %r7;
	.loc	1 28 30                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:28:30
	add.s64 	%rd5, %rd10, %rd14;
	.loc	1 28 35                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:28:35
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r8, %r9 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f33, %r8;
	mov.b32 	%f34, %r9;
	.loc	1 29 31                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:29:31
	add.s64 	%rd6, %rd11, %rd14;
	.loc	1 29 36                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:29:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r10, %r11 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f35, %r10;
	mov.b32 	%f36, %r11;
	.loc	1 30 31                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:30:31
	add.s64 	%rd7, %rd12, %rd14;
	.loc	1 30 36                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:30:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r12, %r13 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f37, %r12;
	mov.b32 	%f38, %r13;
	.loc	1 31 18                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:31:18
	sub.f32 	%f39, %f29, %f31;
	sub.f32 	%f40, %f30, %f32;
	.loc	1 33 18                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:33:18
	add.f32 	%f41, %f33, 0f3727C5AC;
	add.f32 	%f42, %f34, 0f3727C5AC;
	.loc	1 34 26                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:34:26
	sqrt.approx.ftz.f32 	%f43, %f41;
	sqrt.approx.ftz.f32 	%f44, %f42;
	.loc	1 36 18                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:36:18
	mov.b32 	%r16, %f43;
	mov.b32 	%r15, 1065353216;
	// begin inline asm
	div.full.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f45, %r14;
	mov.b32 	%r19, %f44;
	// begin inline asm
	div.full.f32 %r17, %r15, %r19;
	// end inline asm
	mov.b32 	%f46, %r17;
	.loc	1 39 19                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:39:19
	mul.f32 	%f47, %f39, %f45;
	mul.f32 	%f48, %f40, %f46;
	.loc	1 41 20                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:41:20
	fma.rn.f32 	%f1, %f47, %f35, %f37;
	fma.rn.f32 	%f2, %f48, %f36, %f38;
	.loc	1 44 24                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:44:24
	mul.f32 	%f26, %f1, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f25, %f26;
	// end inline asm
	mul.f32 	%f28, %f2, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f27, %f28;
	// end inline asm
	mov.f32 	%f49, 0f3F800000;
	.loc	1 45 28                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:45:28
	add.rz.ftz.f32 	%f50, %f25, %f49;
	mov.b32 	%r30, %f50;
	add.s32 	%r31, %r30, -1061158912;
	and.b32  	%r32, %r31, -8388608;
	mov.b32 	%r1, %f25;
	sub.s32 	%r33, %r1, %r32;
	mov.b32 	%f51, %r33;
	mov.b32 	%r34, 1082130432;
	sub.s32 	%r35, %r34, %r32;
	mov.b32 	%f52, %r35;
	mov.f32 	%f53, 0fBF800000;
	mov.f32 	%f54, 0f3E800000;
	fma.rn.ftz.f32 	%f55, %f54, %f52, %f53;
	add.f32 	%f56, %f55, %f51;
	cvt.rn.f32.s32 	%f57, %r32;
	mul.f32 	%f58, %f57, 0f34000000;
	mov.f32 	%f59, 0f3DD80012;
	mov.f32 	%f60, 0fBD39BF78;
	fma.rn.ftz.f32 	%f61, %f60, %f56, %f59;
	mov.f32 	%f62, 0fBE0778E0;
	fma.rn.ftz.f32 	%f63, %f61, %f56, %f62;
	mov.f32 	%f64, 0f3E146475;
	fma.rn.ftz.f32 	%f65, %f63, %f56, %f64;
	mov.f32 	%f66, 0fBE2A68DD;
	fma.rn.ftz.f32 	%f67, %f65, %f56, %f66;
	mov.f32 	%f68, 0f3E4CAF9E;
	fma.rn.ftz.f32 	%f69, %f67, %f56, %f68;
	mov.f32 	%f70, 0fBE800042;
	fma.rn.ftz.f32 	%f71, %f69, %f56, %f70;
	mov.f32 	%f72, 0f3EAAAAE6;
	fma.rn.ftz.f32 	%f73, %f71, %f56, %f72;
	mov.f32 	%f74, 0fBF000000;
	fma.rn.ftz.f32 	%f75, %f73, %f56, %f74;
	mul.f32 	%f76, %f56, %f75;
	fma.rn.ftz.f32 	%f77, %f76, %f56, %f56;
	mov.f32 	%f78, 0f3F317218;
	fma.rn.ftz.f32 	%f157, %f58, %f78, %f77;
	setp.lt.u32 	%p6, %r1, 2139095040;
	mov.f32 	%f155, 0f7F800000;
	@%p6 bra 	$L__BB0_4;
// %bb.1:
	setp.lt.s32 	%p7, %r1, -1082130431;
	@%p7 bra 	$L__BB0_3;
// %bb.2:                               // %__nv_fmaf_rn.exit.i
	.loc	1 0 28                          // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:0:28
	fma.rn.ftz.f32 	%f157, %f25, %f155, %f155;
$L__BB0_3:
	.loc	1 45 28                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:45:28
	setp.eq.f32 	%p8, %f25, 0f00000000;
	selp.f32 	%f157, 0f80000000, %f157, %p8;
$L__BB0_4:                              // %__nv_log1pf.exit
	add.rz.ftz.f32 	%f81, %f27, %f49;
	mov.b32 	%r36, %f81;
	add.s32 	%r37, %r36, -1061158912;
	and.b32  	%r38, %r37, -8388608;
	mov.b32 	%r2, %f27;
	sub.s32 	%r39, %r2, %r38;
	mov.b32 	%f82, %r39;
	sub.s32 	%r41, %r34, %r38;
	mov.b32 	%f83, %r41;
	fma.rn.ftz.f32 	%f86, %f54, %f83, %f53;
	add.f32 	%f87, %f86, %f82;
	cvt.rn.f32.s32 	%f88, %r38;
	mul.f32 	%f89, %f88, 0f34000000;
	fma.rn.ftz.f32 	%f92, %f60, %f87, %f59;
	fma.rn.ftz.f32 	%f94, %f92, %f87, %f62;
	fma.rn.ftz.f32 	%f96, %f94, %f87, %f64;
	fma.rn.ftz.f32 	%f98, %f96, %f87, %f66;
	fma.rn.ftz.f32 	%f100, %f98, %f87, %f68;
	fma.rn.ftz.f32 	%f102, %f100, %f87, %f70;
	fma.rn.ftz.f32 	%f104, %f102, %f87, %f72;
	fma.rn.ftz.f32 	%f106, %f104, %f87, %f74;
	mul.f32 	%f107, %f87, %f106;
	fma.rn.ftz.f32 	%f108, %f107, %f87, %f87;
	fma.rn.ftz.f32 	%f158, %f89, %f78, %f108;
	setp.lt.u32 	%p9, %r2, 2139095040;
	@%p9 bra 	$L__BB0_8;
// %bb.5:
	setp.lt.s32 	%p10, %r2, -1082130431;
	@%p10 bra 	$L__BB0_7;
// %bb.6:                               // %__nv_fmaf_rn.exit.i64
	.loc	1 0 28                          // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:0:28
	fma.rn.ftz.f32 	%f158, %f27, %f155, %f155;
$L__BB0_7:
	.loc	1 45 28                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:45:28
	setp.eq.f32 	%p11, %f27, 0f00000000;
	selp.f32 	%f158, 0f80000000, %f158, %p11;
$L__BB0_8:                              // %__nv_log1pf.exit67
	.loc	1 43 20                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:43:20
	setp.gt.f32 	%p12, %f2, 0f41A00000;
	setp.gt.f32 	%p13, %f1, 0f41A00000;
	.loc	1 46 35                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:46:35
	selp.f32 	%f15, %f1, %f157, %p13;
	selp.f32 	%f16, %f2, %f158, %p12;
	.loc	1 47 27                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:47:27
	abs.ftz.f32 	%f17, %f15;
	setp.ltu.f32 	%p14, %f17, 0f3F19999A;
	mov.f32 	%f149, 0fC0000000;
	mov.f32 	%f150, 0fBD563CAE;
	mov.f32 	%f151, 0f3C80F082;
	mov.f32 	%f152, 0f3E085941;
	mov.f32 	%f153, 0fBEAAA9ED;
	mov.f32 	%f154, 0f00000000;
	@%p14 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %__internal_fmad.exit3.i
	mul.f32 	%f119, %f15, %f15;
	fma.rn.ftz.f32 	%f122, %f151, %f119, %f150;
	fma.rn.ftz.f32 	%f124, %f122, %f119, %f152;
	fma.rn.ftz.f32 	%f126, %f124, %f119, %f153;
	fma.rn.ftz.f32 	%f128, %f126, %f119, %f154;
	fma.rn.ftz.f32 	%f160, %f128, %f15, %f15;
	bra.uni 	$L__BB0_11;
$L__BB0_9:                              // %__internal_fmad.exit1.i
	mul.f32 	%f113, %f17, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f114, %f113;
	add.f32 	%f112, %f114, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f111,%f112;
	// end inline asm
	fma.rn.ftz.f32 	%f117, %f111, %f149, %f49;
	setp.ge.f32 	%p15, %f17, 0f41102CB4;
	selp.f32 	%f118, 0f3F800000, %f117, %p15;
	mov.b32 	%r42, %f118;
	mov.b32 	%r43, %f15;
	and.b32  	%r44, %r43, -2147483648;
	or.b32  	%r45, %r44, %r42;
	mov.b32 	%f160, %r45;
$L__BB0_11:                             // %__nv_tanhf.exit
	.loc	1 0 27                          // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:0:27
	ld.param.u64 	%rd2, [triton_poi_fused__native_batch_norm_legit_no_training_mul_softplus_tanh_22_param_0];
	cvt.s64.s32 	%rd1, %r24;
	.loc	1 47 27                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:47:27
	abs.ftz.f32 	%f21, %f16;
	setp.ltu.f32 	%p16, %f21, 0f3F19999A;
	@%p16 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %__internal_fmad.exit3.i17
	mul.f32 	%f137, %f16, %f16;
	fma.rn.ftz.f32 	%f140, %f151, %f137, %f150;
	fma.rn.ftz.f32 	%f142, %f140, %f137, %f152;
	fma.rn.ftz.f32 	%f144, %f142, %f137, %f153;
	fma.rn.ftz.f32 	%f146, %f144, %f137, %f154;
	fma.rn.ftz.f32 	%f161, %f146, %f16, %f16;
	bra.uni 	$L__BB0_14;
$L__BB0_12:                             // %__internal_fmad.exit1.i12
	mul.f32 	%f131, %f21, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f132, %f131;
	add.f32 	%f130, %f132, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f129,%f130;
	// end inline asm
	fma.rn.ftz.f32 	%f135, %f129, %f149, %f49;
	setp.ge.f32 	%p17, %f21, 0f41102CB4;
	selp.f32 	%f136, 0f3F800000, %f135, %p17;
	mov.b32 	%r46, %f136;
	mov.b32 	%r47, %f16;
	and.b32  	%r48, %r47, -2147483648;
	or.b32  	%r49, %r48, %r46;
	mov.b32 	%f161, %r49;
$L__BB0_14:                             // %__nv_tanhf.exit28
	.loc	1 0 27                          // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:0:27
	cvt.u32.u64 	%r52, %rd1;
	.loc	1 23 21                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:23:21
	setp.lt.s32 	%p18, %r52, 1024;
	.loc	1 48 20                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:48:20
	mul.f32 	%f147, %f1, %f160;
	mul.f32 	%f148, %f2, %f161;
	.loc	1 49 28                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:49:28
	shl.b64 	%rd16, %rd1, 2;
	add.s64 	%rd15, %rd2, %rd16;
	.loc	1 49 40                         // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:49:40
	mov.b32 	%r50, %f147;
	mov.b32 	%r51, %f148;
	// begin inline asm
	@%p18 st.global.v2.b32 [ %rd15 + 0 ], { %r50, %r51 };
	// end inline asm
	.loc	1 49 4                          // cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py:49:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/is/cisdb4hwk75s7qtn67nrhwdgdhey42eufc75dsv3e2d3s3rq64rg.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 105
.b8 115
.b8 100
.b8 98
.b8 52
.b8 104
.b8 119
.b8 107
.b8 55
.b8 53
.b8 115
.b8 55
.b8 113
.b8 116
.b8 110
.b8 54
.b8 55
.b8 110
.b8 114
.b8 104
.b8 119
.b8 100
.b8 103
.b8 100
.b8 104
.b8 101
.b8 121
.b8 52
.b8 50
.b8 101
.b8 117
.b8 102
.b8 99
.b8 55
.b8 53
.b8 100
.b8 115
.b8 118
.b8 51
.b8 101
.b8 50
.b8 100
.b8 51
.b8 115
.b8 51
.b8 114
.b8 113
.b8 54
.b8 52
.b8 114
.b8 103
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 105
.b8 115
.b8 0
	}
	.section	.debug_macinfo	{	}
