<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>List of Schematic Symbols</title><link rel="Prev" href="using_lattice_fpga_symbol_library.htm" title="Previous" /><link rel="Next" href="creating_a_new_symbol_library.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/schem.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pbvk7T610X9LjT5O9vTcu8w" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/list_of_schematic_symbols.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1228768">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="schematic_design_entry.htm#1228768">Schematic Design Entry</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="using_lattice_fpga_symbol_library.htm#1228768">Using Lattice Symbol Library</a> &gt; List of Schematic Symbols</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1228768" class="Heading3"><span></span>List of Schematic Symbols</h4><p id="ww1228769" class="BodyAfterHead"><span></span>The Lattice schematic library, lattice.lib, is composed of library elements compatible with most Lattice FPGA device families. The following table lists all the schematic symbols included in the library file. Click the symbol name to learn its functionality and device compatibility.</p><p id="ww1269751" class="Body"><span></span>In addition there are four more title blocks available in title.lib: <span style="font-size: 9.0pt">FPTITLE, REV_BLK, SPTITLE, STITLE.</span></p><div class="ww_skin_page_overflow"><table class="Format_A" cellspacing="0" summary=""><caption style="caption-side: top"></caption><tr><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228778" class="CellHeading"><span></span>Category</div></th><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228780" class="CellHeading"><span></span>Library Element</div></th><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228782" class="CellHeading"><span></span>GSR Effect</div></th></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228784" class="CellBody"><span></span>Logic Gates</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228798" class="CellBody"><span></span>AND: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/and2.htm#ww1411645" title="AND2">AND2</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/and3.htm#ww1366998" title="AND3">AND3</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/and4.htm#ww1367017" title="AND4">AND4</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/and5.htm#ww1367036" title="AND5">AND5<br /></a></span>NAND: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/nd2.htm#ww1369227" title="ND2">ND2</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/nd3.htm#ww1369246" title="ND3">ND3</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/nd4.htm#ww1369265" title="ND4">ND4</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/nd5.htm#ww1369723" title="ND5">ND5<br /></a></span>OR: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/or2.htm#ww1370832" title="OR2">OR2</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/or3.htm#ww1370851" title="OR3">OR3</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/or4.htm#ww1370870" title="OR4">OR4</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/or5.htm#ww1370889" title="OR5">OR5<br /></a></span>NOR: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/nr2.htm#ww1369303" title="NR2">NR2</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/nr3.htm#ww1369322" title="NR3">NR3</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/nr4.htm#ww1369341" title="NR4">NR4</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/nr5.htm#ww1369360" title="NR5">NR5<br /></a></span>XOR: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xor2.htm#ww1365242" title="XOR2">XOR2</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xor3.htm#ww1365280" title="XOR3">XOR3</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xor4.htm#ww1365299" title="XOR4">XOR4</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xor5.htm#ww1365318" title="XOR5">XOR5</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xor11.htm#ww1365223" title="XOR11">XOR11</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xor21.htm#ww1365261" title="XOR21">XOR21<br /></a></span>XNOR: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xnor2.htm#ww1365147" title="XNOR2">XNOR2</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xnor3.htm#ww1365166" title="XNOR3">XNOR3</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xnor4.htm#ww1365185" title="XNOR4">XNOR4</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/xnor5.htm#ww1365204" title="XNOR5">XNOR5</a></span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228866" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228868" class="CellBody"><span></span>Miscellaneous</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228873" class="CellBody"><span></span>Carry-Chain: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ccu2b.htm#ww1367011" title="CCU2B">CCU2B<br /></a></span>Delay: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/delay.htm#ww1482981" title="DELAY">DELAY<br /></a></span>Inverter: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/inv.htm#ww1374683" title="INV">INV<br /></a></span>Logic High: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/vhi.htm#ww1369325" title="VHI">VHI<br /></a></span>Logic Low: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/vlo.htm#ww1369348" title="VLO">VLO<br /></a></span>Readback controller: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/rdbk.htm#ww1369295" title="RDBK">RDBK<br /></a></span>Synchronous Release Global Set/Reset Interface: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/sgsr.htm#ww1396161" title="SGSR">SGSR</a></span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228893" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228895" class="CellBody"><span></span>Comparators</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228900" class="CellBody"><span></span>A &gt;= B: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ageb2.htm#ww1481062" title="AGEB2">AGEB2<br /></a></span>A &lt;= B: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/aleb2.htm#ww1366922" title="ALEB2">ALEB2<br /></a></span>A /= B: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/aneb2.htm#ww1367055" title="ANEB2">ANEB2</a></span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228908" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228910" class="CellBody"><span></span>Adders/Subtractors</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228918" class="CellBody"><span></span>Adder: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fadd2.htm#ww1367453" title="FADD2">FADD2</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fadd2b.htm#ww1374658" title="FADD2B">FADD2B<br /></a></span>Subtractor: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fsub2.htm#ww1368213" title="FSUB2">FSUB2</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fsub2b.htm#ww1370479" title="FSUB2B">FSUB2B<br /></a></span>Adder/Subtractor: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fadsu2.htm#ww1367551" title="FADSU2">FADSU2</a></span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228929" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228931" class="CellBody"><span></span>Multipliers </div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228936" class="CellBody"><span></span>Multiplier: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/mult2.htm#ww1369945" title="MULT2">MULT2</a></span> </div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228938" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228940" class="CellBody"><span></span>Counters</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228945" class="CellBody"><span></span>Up Counter: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/cu2.htm#ww1386270" title="CU2">CU2<br /></a></span>Bidirectional Counter: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/cb2.htm#ww1366969" title="CB2">CB2<br /></a></span>Down Counter: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/cd2.htm#ww1382361" title="CD2">CD2<br /></a></span>CD4P3BX<br />CD4P3DX<br />CD4P3IX<br />CD4P3JX</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228953" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228955" class="CellBody"><span></span>Loadable Counters</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1228957" class="CellBody"><span></span>Loadable Bidirectional Counters:<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lb2p3ax.htm#ww1369208" title="LB2P3AX">LB2P3AX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lb2p3ay.htm#ww1369496" title="LB2P3AY">LB2P3AY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lb2p3bx.htm#ww1369793" title="LB2P3BX">LB2P3BX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lb2p3dx.htm#ww1370174" title="LB2P3DX">LB2P3DX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lb2p3ix.htm#ww1370555" title="LB2P3IX">LB2P3IX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lb2p3jx.htm#ww1370945" title="LB2P3JX">LB2P3JX<br /><br /></a></span>Loadable Down Counters:<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ld2p3ax.htm#ww1373456" title="LD2P3AX">LD2P3AX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ld2p3ay.htm#ww1373626" title="LD2P3AY">LD2P3AY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ld2p3bx.htm#ww1392419" title="LD2P3BX">LD2P3BX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ld2p3dx.htm#ww1374000" title="LD2P3DX">LD2P3DX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ld2p3ix.htm#ww1374220" title="LD2P3IX">LD2P3IX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ld2p3jx.htm#ww1374446" title="LD2P3JX">LD2P3JX<br /><br /></a></span>Loadable Up Counters:<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lu2p3ax.htm#ww1375838" title="LU2P3AX">LU2P3AX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lu2p3ay.htm#ww1376003" title="LU2P3AY">LU2P3AY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lu2p3bx.htm#ww1376168" title="LU2P3BX">LU2P3BX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lu2p3dx.htm#ww1376383" title="LU2P3DX">LU2P3DX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lu2p3ix.htm#ww1376582" title="LU2P3IX">LU2P3IX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/lu2p3jx.htm#ww1376784" title="LU2P3JX">LU2P3JX</a></span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229013" class="CellBody"><span></span><br />Clear<br />Preset<br /><br /><br /><br /><br /><br /><br />Clear<br />Preset<br /><br /><br /><br /><br /><br /><br />Clear<br />Preset</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229015" class="CellBody"><span></span>Flip-Flops</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229017" class="CellBody"><span></span>D-Type Flip-Flops (Positive-level enable):<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1p3ax.htm#ww1367610" title="FD1P3AX">FD1P3AX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1p3ay.htm#ww1367629" title="FD1P3AY">FD1P3AY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1p3bx.htm#ww1367648" title="FD1P3BX">FD1P3BX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1p3dx.htm#ww1367667" title="FD1P3DX">FD1P3DX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1p3ix.htm#ww1367686" title="FD1P3IX">FD1P3IX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1p3jx.htm#ww1367705" title="FD1P3JX">FD1P3JX<br /></a></span><br />D-Type Flip-Flops (No enable input): <br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s3ax.htm#ww1367840" title="FD1S3AX">FD1S3AX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s3ay.htm#ww1367859" title="FD1S3AY">FD1S3AY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s3bx.htm#ww1367878" title="FD1S3BX">FD1S3BX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s3dx.htm#ww1367897" title="FD1S3DX">FD1S3DX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s3ix.htm#ww1367916" title="FD1S3IX">FD1S3IX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s3jx.htm#ww1367935" title="FD1S3JX">FD1S3JX<br /></a></span><br />Loadable D-Type Flip-Flops:<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1p3ay.htm#ww1367985" title="FL1P3AY">FL1P3AY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1p3az.htm#ww1368002" title="FL1P3AZ">FL1P3AZ<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1p3bx.htm#ww1368019" title="FL1P3BX">FL1P3BX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1p3dx.htm#ww1368036" title="FL1P3DX">FL1P3DX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1p3iy.htm#ww1368053" title="FL1P3IY">FL1P3IY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1p3jy.htm#ww1368070" title="FL1P3JY">FL1P3JY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1s3ax.htm#ww1368177" title="FL1S3AX">FL1S3AX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1s3ay.htm#ww1368195" title="FL1S3AY">FL1S3AY</a></span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229079" class="CellBody"><span></span><br />Clear<br />Preset<br /><br /><br /><br /><br /><br /><br />Clear<br />Preset<br /><br /><br /><br /><br /><br /><br />Preset<br />Clear<br /><br /><br /><br /><br />Clear<br />Preset</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229081" class="CellBody"><span></span>Latches</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229083" class="CellBody"><span></span>Data Latches:<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s1a.htm#ww1367724" title="FD1S1A">FD1S1A<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s1ay.htm#ww1367755" title="FD1S1AY">FD1S1AY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s1b.htm#ww1367772" title="FD1S1B">FD1S1B<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s1d.htm#ww1367789" title="FD1S1D">FD1S1D<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s1i.htm#ww1367806" title="FD1S1I">FD1S1I<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fd1s1j.htm#ww1367823" title="FD1S1J">FD1S1J<br /></a></span><br />Loadable Data Latches:<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1s1a.htm#ww1368087" title="FL1S1A">FL1S1A<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1s1ay.htm#ww1380448" title="FL1S1AY">FL1S1AY<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1s1b.htm#ww1368117" title="FL1S1B">FL1S1B<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1s1d.htm#ww1368132" title="FL1S1D">FL1S1D<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1s1i.htm#ww1368147" title="FL1S1I">FL1S1I<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/fl1s1j.htm#ww1368162" title="FL1S1J">FL1S1J</a></span> </div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229124" class="CellBody"><span></span><br />Clear<br />Preset<br /><br /><br /><br /><br /><br /><br /><br />Clear<br />Preset</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229126" class="CellBody"><span></span>Multiplexers</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229131" class="CellBody"><span></span>2:1 Mux: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/mux21.htm#ww1408726" title="MUX21">MUX21<br /></a></span>4:1 Mux: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/mux41.htm#ww1373139" title="MUX41">MUX41<br /></a></span>8:1 Mux: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/mux81.htm#ww1371363" title="MUX81">MUX81<br /></a></span>16:1 Mux: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/mux161.htm#ww1370740" title="MUX161">MUX161<br /></a></span>32:1 Mux: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/mux321.htm#ww1370953" title="MUX321">MUX321<br /></a></span><br />PFU Mux: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/pfumx.htm#ww1370139" title="PFUMX">PFUMX<br /></a></span>LUT6 Mux: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/l6mux21.htm#ww1369131" title="L6MUX21">L6MUX21</a></span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229154" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229156" class="CellBody"><span></span>I/O Cells</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229167" class="CellBody"><span></span>Input Buffers: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ib.htm#ww1368685" title="IB">IB</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ibpd.htm#ww1368738" title="IBPD">IBPD</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ibpu.htm#ww1368790" title="IBPU">IBPU<br /></a></span>Output Buffers: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ob.htm#ww1369274" title="OB">OB</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/obco.htm#ww1450350" title="OBCO">OBCO</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/obz.htm#ww1369408" title="OBZ">OBZ</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/obzpd.htm#ww1374605" title="OBZPD">OBZPD</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/obzpu.htm#ww1369554" title="OBZPU">OBZPU</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/obw.htm#ww1369347" title="OBW">OBW<br /></a></span>Bidirectional Buffers: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/bb.htm#ww1382396" title="BB">BB</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/bbpd_2.htm#ww1382376" title="BBPD">BBPD</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/bbpu.htm#ww1366902" title="BBPU">BBPU</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/bbw.htm#ww1366930" title="BBW">BBW</a></span> </div><div id="ww1229198" class="CellBody"><span></span><span class="Hyperlink"><br /></span>LVDS Input Buffer: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ilvds.htm#ww1370891" title="ILVDS">ILVDS<br /></a></span>LVDS Output Buffer: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/olvds.htm#ww1370781" title="OLVDS">OLVDS</a></span> </div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229206" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229208" class="CellBody"><span></span>PIC Flip-Flops</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229210" class="CellBody"><span></span>Input PIC Flip-Flops:<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ifs1p3bx.htm#ww1369408" title="IFS1P3BX">IFS1P3BX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ifs1p3dx.htm#ww1369507" title="IFS1P3DX">IFS1P3DX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ifs1p3ix.htm#ww1369607" title="IFS1P3IX">IFS1P3IX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ifs1p3jx.htm#ww1369710" title="IFS1P3JX">IFS1P3JX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ilf2p3bx.htm#ww1388988" title="ILF2P3BX">ILF2P3BX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ilf2p3dx.htm#ww1370321" title="ILF2P3DX">ILF2P3DX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ilf2p3ix.htm#ww1370509" title="ILF2P3IX">ILF2P3IX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ilf2p3jx.htm#ww1370700" title="ILF2P3JX">ILF2P3JX<br /></a></span><br />Output PIC Flip-Flops (System Clock):<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ofs1p3bx.htm#ww1370363" title="OFS1P3BX">OFS1P3BX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ofs1p3dx.htm#ww1370466" title="OFS1P3DX">OFS1P3DX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ofs1p3ix.htm#ww1370569" title="OFS1P3IX">OFS1P3IX<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ofs1p3jx.htm#ww1370675" title="OFS1P3JX">OFS1P3JX</a></span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229248" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229250" class="CellBody"><span></span>PIC Latches</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229252" class="CellBody"><span></span>Input PIC Latches (System Clock):<br /><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ifs1s1b.htm#ww1369813" title="IFS1S1B">IFS1S1B<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ifs1s1d.htm#ww1369893" title="IFS1S1D">IFS1S1D<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ifs1s1i.htm#ww1369973" title="IFS1S1I">IFS1S1I<br /></a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/ifs1s1j.htm#ww1370053" title="IFS1S1J">IFS1S1J</a></span> </div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229266" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229268" class="CellBody"><span></span>Special Cells</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229276" class="CellBody"><span></span>Combinatorial Elements: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/orcalut4.htm#ww1370908" title="ORCALUT4">ORCALUT4</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/orcalut5.htm#ww1375469" title="ORCALUT5">ORCALUT5</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/orcalut6.htm#ww1370944" title="ORCALUT6">ORCALUT6</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/orcalut7.htm#ww1370962" title="ORCALUT7">ORCALUT7</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/orcalut8.htm#ww1370980" title="ORCALUT8">ORCALUT8<br /></a></span>Dynamic Clock Selection: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/dcs.htm#ww1402258" title="DCS">DCS<br /></a></span>Internal Oscillators: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/osca.htm#ww1370998" title="OSCA">OSCA</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/oscc.htm#ww1371016" title="OSCC">OSCC</a></span>, <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/oscd.htm#ww1371041" title="OSCD">OSCD, </a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/osce.htm#ww1371127" title="OSCE">OSCE, </a></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/osch.htm#ww1470791" title="OSCH">OSCH<br /></a></span>Startup: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/strtup.htm#ww1369961" title="STRTUP">STRTUP<br /></a></span>Tri-State All: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/tsall.htm#ww1369357" title="TSALL">TSALL<br /></a></span>Global Set/Reset: <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/gsr.htm#ww1367212" title="GSR">GSR<br /></a></span>Power Up Set/Reset: <a href="../../Reference%20Guides/FPGA%20Libraries/pur.htm#ww1402823" title="PUR">PUR</a></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229311" class="CellBody"><span></span>&nbsp;</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229313" class="CellBody"><span></span>Title Blocks</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229315" class="CellBody"><span></span>title_a, title_b, title_c, title_d, title_e</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1229317" class="CellBody"><span></span>&nbsp;</div></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>