Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb  7 19:06:42 2024
| Host         : elec-OptiPlex-7020 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topLevel_timing_summary_routed.rpt -pb topLevel_timing_summary_routed.pb -rpx topLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : topLevel
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.454        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.454        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    count_reg[12]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    count_reg[16]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    count_reg[20]_i_1_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.712 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.712    count_reg[24]_i_1_n_7
    SLICE_X65Y69         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.495    14.866    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)        0.062    15.166    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    count_reg[12]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    count_reg[16]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.709 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.709    count_reg[20]_i_1_n_6
    SLICE_X65Y68         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.496    14.867    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)        0.062    15.167    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    count_reg[12]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    count_reg[16]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.688 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.688    count_reg[20]_i_1_n_4
    SLICE_X65Y68         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.496    14.867    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)        0.062    15.167    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    count_reg[12]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    count_reg[16]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.614 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.614    count_reg[20]_i_1_n_5
    SLICE_X65Y68         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.496    14.867    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)        0.062    15.167    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    count_reg[12]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.375    count_reg[16]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.598 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.598    count_reg[20]_i_1_n_7
    SLICE_X65Y68         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.496    14.867    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)        0.062    15.167    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    count_reg[12]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.595 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.595    count_reg[16]_i_1_n_6
    SLICE_X65Y67         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.498    14.869    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)        0.062    15.169    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    count_reg[12]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.574 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.574    count_reg[16]_i_1_n_4
    SLICE_X65Y67         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.498    14.869    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)        0.062    15.169    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.711ns (73.458%)  route 0.618ns (26.542%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    count_reg[12]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.500 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.500    count_reg[16]_i_1_n_5
    SLICE_X65Y67         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.498    14.869    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)        0.062    15.169    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.695ns (73.275%)  route 0.618ns (26.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.261    count_reg[12]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.484 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.484    count_reg[16]_i_1_n_7
    SLICE_X65Y67         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.498    14.869    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.273    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)        0.062    15.169    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.692ns (73.240%)  route 0.618ns (26.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.619     5.170    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.245    count_reg_n_0_[1]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.919 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.919    count_reg[0]_i_2_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    count_reg[4]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    count_reg[8]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.481    count_reg[12]_i_1_n_6
    SLICE_X65Y66         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.499    14.870    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.273    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)        0.062    15.170    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.750    count_reg_n_0_[11]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    count_reg[8]_i_1_n_4
    SLICE_X65Y65         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.014    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.499    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.749    count_reg_n_0_[15]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    count_reg[12]_i_1_n_4
    SLICE_X65Y66         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.105     1.604    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.498    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.748    count_reg_n_0_[19]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    count_reg[16]_i_1_n_4
    SLICE_X65Y67         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     2.012    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105     1.603    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.497    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.747    count_reg_n_0_[23]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    count_reg[20]_i_1_n_4
    SLICE_X65Y68         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     2.011    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.750    count_reg_n_0_[3]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.858    count_reg[0]_i_2_n_4
    SLICE_X65Y63         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.750    count_reg_n_0_[7]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    count_reg[4]_i_1_n_4
    SLICE_X65Y64         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.499    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.746    count_reg_n_0_[12]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.861    count_reg[12]_i_1_n_7
    SLICE_X65Y66         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.105     1.604    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.497    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.744    count_reg_n_0_[20]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    count_reg[20]_i_1_n_7
    SLICE_X65Y68         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     2.011    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.747    count_reg_n_0_[4]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    count_reg[4]_i_1_n_7
    SLICE_X65Y64         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.747    count_reg_n_0_[8]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    count_reg[8]_i_1_n_7
    SLICE_X65Y65         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.014    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y63    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y65    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y65    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66    count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.883ns  (logic 4.001ns (68.006%)  route 1.882ns (31.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.612     5.163    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456     5.619 r  count_reg[24]/Q
                         net (fo=2, routed)           1.882     7.502    led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    11.046 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.046    led0_b
    E1                                                                r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.386ns (76.321%)  route 0.430ns (23.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.496    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  count_reg[24]/Q
                         net (fo=2, routed)           0.430     2.068    led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.313 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.313    led0_b
    E1                                                                r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 1.638ns (41.603%)  route 2.299ns (58.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          1.210     3.936    reset_high
    SLICE_X65Y63         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501     4.872    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 1.638ns (41.603%)  route 2.299ns (58.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          1.210     3.936    reset_high
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501     4.872    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 1.638ns (41.603%)  route 2.299ns (58.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          1.210     3.936    reset_high
    SLICE_X65Y63         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501     4.872    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 1.638ns (41.603%)  route 2.299ns (58.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          1.210     3.936    reset_high
    SLICE_X65Y63         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501     4.872    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.795ns  (logic 1.638ns (43.147%)  route 2.158ns (56.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          1.069     3.795    reset_high
    SLICE_X65Y64         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501     4.872    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.795ns  (logic 1.638ns (43.147%)  route 2.158ns (56.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          1.069     3.795    reset_high
    SLICE_X65Y64         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501     4.872    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.795ns  (logic 1.638ns (43.147%)  route 2.158ns (56.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          1.069     3.795    reset_high
    SLICE_X65Y64         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501     4.872    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.795ns  (logic 1.638ns (43.147%)  route 2.158ns (56.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          1.069     3.795    reset_high
    SLICE_X65Y64         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501     4.872    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 1.638ns (44.932%)  route 2.007ns (55.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          0.918     3.644    reset_high
    SLICE_X65Y65         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500     4.871    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  count_reg[10]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 1.638ns (44.932%)  route 2.007ns (55.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.602    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  count[0]_i_1/O
                         net (fo=25, routed)          0.918     3.644    reset_high
    SLICE_X65Y65         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500     4.871    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.326ns (34.129%)  route 0.629ns (65.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.226     0.955    reset_high
    SLICE_X65Y67         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     2.012    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[16]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.326ns (34.129%)  route 0.629ns (65.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.226     0.955    reset_high
    SLICE_X65Y67         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     2.012    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.326ns (34.129%)  route 0.629ns (65.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.226     0.955    reset_high
    SLICE_X65Y67         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     2.012    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[18]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.326ns (34.129%)  route 0.629ns (65.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.226     0.955    reset_high
    SLICE_X65Y67         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     2.012    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  count_reg[19]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.326ns (32.307%)  route 0.683ns (67.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.280     1.009    reset_high
    SLICE_X65Y66         FDRE                                         r  count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  count_reg[12]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.326ns (32.307%)  route 0.683ns (67.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.280     1.009    reset_high
    SLICE_X65Y66         FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  count_reg[13]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.326ns (32.307%)  route 0.683ns (67.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.280     1.009    reset_high
    SLICE_X65Y66         FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  count_reg[14]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.326ns (32.307%)  route 0.683ns (67.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.280     1.009    reset_high
    SLICE_X65Y66         FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  count_reg[15]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.326ns (32.008%)  route 0.693ns (67.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.290     1.019    reset_high
    SLICE_X65Y68         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     2.011    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[20]/C

Slack:                    inf
  Source:                 RST_LOW
                            (input port)
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.326ns (32.008%)  route 0.693ns (67.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RST_LOW (IN)
                         net (fo=0)                   0.000     0.000    RST_LOW
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RST_LOW_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.684    RST_LOW_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  count[0]_i_1/O
                         net (fo=25, routed)          0.290     1.019    reset_high
    SLICE_X65Y68         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     2.011    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  count_reg[21]/C





