;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 02/02/2024 10:39:51 a. m.
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF001EF34  	GOTO        616
_interrupt:
;FIRMWARE_SYA_ver_0_7.c,61 :: 		void interrupt(){
0x0008	0xF016C000  	MOVFF       R0, 22
0x000C	0xF015C001  	MOVFF       R1, 21
;FIRMWARE_SYA_ver_0_7.c,62 :: 		temp = PORTC;
0x0010	0xF01BCF8F  	MOVFF       PORTC, _temp
0x0014	0x0E00      	MOVLW       0
0x0016	0x6E1C      	MOVWF       _temp+1 
;FIRMWARE_SYA_ver_0_7.c,63 :: 		temp = temp << 6;
0x0018	0x0E06      	MOVLW       6
0x001A	0x6E00      	MOVWF       R0 
0x001C	0x5000      	MOVF        R0, 0 
L__interrupt60:
0x001E	0xE005      	BZ          L__interrupt61
0x0020	0x361B      	RLCF        _temp, 1 
0x0022	0x901B      	BCF         _temp, 0 
0x0024	0x361C      	RLCF        _temp+1, 1 
0x0026	0x0FFF      	ADDLW       255
0x0028	0xD7FA      	BRA         L__interrupt60
L__interrupt61:
;FIRMWARE_SYA_ver_0_7.c,65 :: 		if((IOCCF.B0 == 1) && (IOCIE_bit == 1) && (IOCCN.B0 == 1)){
0x002A	0x010F      	MOVLB       15
0x002C	0xA11A      	BTFSS       IOCCF, 0, 1
0x002E	0xD013      	BRA         L_interrupt2
0x0030	0x010E      	MOVLB       14
0x0032	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0034	0xD010      	BRA         L_interrupt2
0x0036	0x010F      	MOVLB       15
0x0038	0xA11B      	BTFSS       IOCCN, 0, 1
0x003A	0xD00D      	BRA         L_interrupt2
L__interrupt49:
;FIRMWARE_SYA_ver_0_7.c,66 :: 		IOCCF.B0 = 0; // Limpiamos la bandera de IOC
0x003C	0x911A      	BCF         IOCCF, 0, 1
;FIRMWARE_SYA_ver_0_7.c,67 :: 		PosEdge1 = 1; // Ponemos en 1 la bandera de transicion positiva en 1
0x003E	0x801D      	BSF         _PosEdge1, BitPos(_PosEdge1+0) 
;FIRMWARE_SYA_ver_0_7.c,68 :: 		count++;
0x0040	0x0E01      	MOVLW       1
0x0042	0x241F      	ADDWF       _count, 0 
0x0044	0x6E00      	MOVWF       R0 
0x0046	0x0E00      	MOVLW       0
0x0048	0x2020      	ADDWFC      _count+1, 0 
0x004A	0x6E01      	MOVWF       R1 
0x004C	0xF01FC000  	MOVFF       R0, _count
0x0050	0xF020C001  	MOVFF       R1, _count+1
;FIRMWARE_SYA_ver_0_7.c,69 :: 		blink(); // Rutina de parpadeo LED
0x0054	0xD87B      	RCALL       _blink
;FIRMWARE_SYA_ver_0_7.c,70 :: 		}
L_interrupt2:
;FIRMWARE_SYA_ver_0_7.c,72 :: 		if((IOCCF.B1 == 1) && (IOCIE_bit == 1) && ((IOCCN.B0 == 1))){
0x0056	0x010F      	MOVLB       15
0x0058	0xA31A      	BTFSS       IOCCF, 1, 1
0x005A	0xD013      	BRA         L_interrupt5
0x005C	0x010E      	MOVLB       14
0x005E	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0060	0xD010      	BRA         L_interrupt5
0x0062	0x010F      	MOVLB       15
0x0064	0xA11B      	BTFSS       IOCCN, 0, 1
0x0066	0xD00D      	BRA         L_interrupt5
L__interrupt48:
;FIRMWARE_SYA_ver_0_7.c,73 :: 		IOCCF.B1 = 0; // Limpiamos la bandera de IOC
0x0068	0x931A      	BCF         IOCCF, 1, 1
;FIRMWARE_SYA_ver_0_7.c,74 :: 		PosEdge2 = 1; // Ponemos en 1 la bandera de transicion positiva en 1
0x006A	0x821D      	BSF         _PosEdge2, BitPos(_PosEdge2+0) 
;FIRMWARE_SYA_ver_0_7.c,75 :: 		count++;
0x006C	0x0E01      	MOVLW       1
0x006E	0x241F      	ADDWF       _count, 0 
0x0070	0x6E00      	MOVWF       R0 
0x0072	0x0E00      	MOVLW       0
0x0074	0x2020      	ADDWFC      _count+1, 0 
0x0076	0x6E01      	MOVWF       R1 
0x0078	0xF01FC000  	MOVFF       R0, _count
0x007C	0xF020C001  	MOVFF       R1, _count+1
;FIRMWARE_SYA_ver_0_7.c,76 :: 		blink(); // Rutina de parpadeo LED
0x0080	0xD865      	RCALL       _blink
;FIRMWARE_SYA_ver_0_7.c,77 :: 		}
L_interrupt5:
;FIRMWARE_SYA_ver_0_7.c,79 :: 		}
L_end_interrupt:
L__interrupt59:
0x0082	0xF000C016  	MOVFF       22, R0
0x0086	0xF001C015  	MOVFF       21, R1
0x008A	0x0011      	RETFIE      1
; end of _interrupt
_GT2:
;FIRMWARE_SYA_ver_0_7.c,195 :: 		void GT2(int _reg){
;FIRMWARE_SYA_ver_0_7.c,197 :: 		if(reg == 2){
0x008C	0x0E00      	MOVLW       0
0x008E	0x181A      	XORWF       _reg+1, 0 
0x0090	0xE102      	BNZ         L__GT277
0x0092	0x0E02      	MOVLW       2
0x0094	0x1819      	XORWF       _reg, 0 
L__GT277:
0x0096	0xE103      	BNZ         L_GT238
;FIRMWARE_SYA_ver_0_7.c,198 :: 		M1 = 0;     //
0x0098	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_7.c,199 :: 		M2 = 1;     // GRUPO DE TRABAJO 2
0x009A	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_7.c,200 :: 		M3 = 1;     //
0x009C	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_7.c,201 :: 		}
L_GT238:
;FIRMWARE_SYA_ver_0_7.c,203 :: 		}
L_end_GT2:
0x009E	0x0012      	RETURN      0
; end of _GT2
_GT1:
;FIRMWARE_SYA_ver_0_7.c,185 :: 		void GT1(int _reg){
;FIRMWARE_SYA_ver_0_7.c,187 :: 		if(reg == 1){
0x00A0	0x0E00      	MOVLW       0
0x00A2	0x181A      	XORWF       _reg+1, 0 
0x00A4	0xE102      	BNZ         L__GT175
0x00A6	0x0E01      	MOVLW       1
0x00A8	0x1819      	XORWF       _reg, 0 
L__GT175:
0x00AA	0xE103      	BNZ         L_GT137
;FIRMWARE_SYA_ver_0_7.c,188 :: 		M1 = 1;     //
0x00AC	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_7.c,189 :: 		M2 = 1;     // GRUPO DE TRABAJO 1
0x00AE	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_7.c,190 :: 		M3 = 0;     //
0x00B0	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_7.c,191 :: 		}
L_GT137:
;FIRMWARE_SYA_ver_0_7.c,193 :: 		}
L_end_GT1:
0x00B2	0x0012      	RETURN      0
; end of _GT1
_GT3:
;FIRMWARE_SYA_ver_0_7.c,205 :: 		void GT3(int _reg){
;FIRMWARE_SYA_ver_0_7.c,207 :: 		if(reg == 3){
0x00B4	0x0E00      	MOVLW       0
0x00B6	0x181A      	XORWF       _reg+1, 0 
0x00B8	0xE102      	BNZ         L__GT379
0x00BA	0x0E03      	MOVLW       3
0x00BC	0x1819      	XORWF       _reg, 0 
L__GT379:
0x00BE	0xE103      	BNZ         L_GT339
;FIRMWARE_SYA_ver_0_7.c,208 :: 		M1 = 1;     //
0x00C0	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_7.c,209 :: 		M2 = 0;     // GRUPO DE TRABAJO 3
0x00C2	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_7.c,210 :: 		M3 = 1;     //
0x00C4	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_7.c,211 :: 		}
L_GT339:
;FIRMWARE_SYA_ver_0_7.c,213 :: 		}
L_end_GT3:
0x00C6	0x0012      	RETURN      0
; end of _GT3
_selector:
;FIRMWARE_SYA_ver_0_7.c,121 :: 		void selector(){
;FIRMWARE_SYA_ver_0_7.c,123 :: 		if(flag_switch == 0){
0x00C8	0x501E      	MOVF        _flag_switch, 0 
0x00CA	0x0A00      	XORLW       0
0x00CC	0xE103      	BNZ         L_selector12
;FIRMWARE_SYA_ver_0_7.c,124 :: 		M1 = 0;    // Apagamos todas
0x00CE	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_7.c,125 :: 		M2 = 0;    // las
0x00D0	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_7.c,126 :: 		M3 = 0;    // bombas
0x00D2	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_7.c,127 :: 		}
L_selector12:
;FIRMWARE_SYA_ver_0_7.c,129 :: 		if((flag_switch == 2) && (PosEdge2 == 1)){
0x00D4	0x501E      	MOVF        _flag_switch, 0 
0x00D6	0x0A02      	XORLW       2
0x00D8	0xE105      	BNZ         L_selector15
0x00DA	0xA21D      	BTFSS       _PosEdge2, BitPos(_PosEdge2+0) 
0x00DC	0xD003      	BRA         L_selector15
L__selector52:
;FIRMWARE_SYA_ver_0_7.c,130 :: 		M1 = 1;    // Encendemos todas
0x00DE	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_7.c,131 :: 		M2 = 1;    // las
0x00E0	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_7.c,132 :: 		M3 = 1;    // bombas
0x00E2	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_7.c,133 :: 		}
L_selector15:
;FIRMWARE_SYA_ver_0_7.c,135 :: 		if((flag_switch == 1) && (PosEdge1 == 1)){
0x00E4	0x501E      	MOVF        _flag_switch, 0 
0x00E6	0x0A01      	XORLW       1
0x00E8	0xE130      	BNZ         L_selector18
0x00EA	0xA01D      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x00EC	0xD02E      	BRA         L_selector18
L__selector51:
;FIRMWARE_SYA_ver_0_7.c,137 :: 		switch(reg){
0x00EE	0xD015      	BRA         L_selector19
;FIRMWARE_SYA_ver_0_7.c,138 :: 		case 1:
L_selector21:
;FIRMWARE_SYA_ver_0_7.c,139 :: 		GT1(reg);
0x00F0	0xF023C019  	MOVFF       _reg, FARG_GT1__reg
0x00F4	0xF024C01A  	MOVFF       _reg+1, FARG_GT1__reg+1
0x00F8	0xDFD3      	RCALL       _GT1
;FIRMWARE_SYA_ver_0_7.c,140 :: 		break;
0x00FA	0xD027      	BRA         L_selector20
;FIRMWARE_SYA_ver_0_7.c,141 :: 		case 2:
L_selector22:
;FIRMWARE_SYA_ver_0_7.c,142 :: 		GT2(reg);
0x00FC	0xF023C019  	MOVFF       _reg, FARG_GT2__reg
0x0100	0xF024C01A  	MOVFF       _reg+1, FARG_GT2__reg+1
0x0104	0xDFC3      	RCALL       _GT2
;FIRMWARE_SYA_ver_0_7.c,143 :: 		break;
0x0106	0xD021      	BRA         L_selector20
;FIRMWARE_SYA_ver_0_7.c,144 :: 		case 3:
L_selector23:
;FIRMWARE_SYA_ver_0_7.c,145 :: 		GT3(reg);
0x0108	0xF023C019  	MOVFF       _reg, FARG_GT3__reg
0x010C	0xF024C01A  	MOVFF       _reg+1, FARG_GT3__reg+1
0x0110	0xDFD1      	RCALL       _GT3
;FIRMWARE_SYA_ver_0_7.c,146 :: 		break;
0x0112	0xD01B      	BRA         L_selector20
;FIRMWARE_SYA_ver_0_7.c,147 :: 		case 4:
L_selector24:
;FIRMWARE_SYA_ver_0_7.c,148 :: 		reg = 0; // Reiniciamos el registro a cero
0x0114	0x6A19      	CLRF        _reg 
0x0116	0x6A1A      	CLRF        _reg+1 
;FIRMWARE_SYA_ver_0_7.c,149 :: 		break;
0x0118	0xD018      	BRA         L_selector20
;FIRMWARE_SYA_ver_0_7.c,150 :: 		}
L_selector19:
0x011A	0x0E00      	MOVLW       0
0x011C	0x181A      	XORWF       _reg+1, 0 
0x011E	0xE102      	BNZ         L__selector69
0x0120	0x0E01      	MOVLW       1
0x0122	0x1819      	XORWF       _reg, 0 
L__selector69:
0x0124	0xE0E5      	BZ          L_selector21
0x0126	0x0E00      	MOVLW       0
0x0128	0x181A      	XORWF       _reg+1, 0 
0x012A	0xE102      	BNZ         L__selector70
0x012C	0x0E02      	MOVLW       2
0x012E	0x1819      	XORWF       _reg, 0 
L__selector70:
0x0130	0xE0E5      	BZ          L_selector22
0x0132	0x0E00      	MOVLW       0
0x0134	0x181A      	XORWF       _reg+1, 0 
0x0136	0xE102      	BNZ         L__selector71
0x0138	0x0E03      	MOVLW       3
0x013A	0x1819      	XORWF       _reg, 0 
L__selector71:
0x013C	0xE0E5      	BZ          L_selector23
0x013E	0x0E00      	MOVLW       0
0x0140	0x181A      	XORWF       _reg+1, 0 
0x0142	0xE102      	BNZ         L__selector72
0x0144	0x0E04      	MOVLW       4
0x0146	0x1819      	XORWF       _reg, 0 
L__selector72:
0x0148	0xE0E5      	BZ          L_selector24
L_selector20:
;FIRMWARE_SYA_ver_0_7.c,151 :: 		}
L_selector18:
;FIRMWARE_SYA_ver_0_7.c,153 :: 		}
L_end_selector:
0x014A	0x0012      	RETURN      0
; end of _selector
_blink:
;FIRMWARE_SYA_ver_0_7.c,219 :: 		void blink(){
;FIRMWARE_SYA_ver_0_7.c,221 :: 		while((PosEdge1 == 1) || (PosEdge2 == 1)){
0x014C	0xB01D      	BTFSC       _PosEdge1, BitPos(_PosEdge1+0) 
0x014E	0xD003      	BRA         L__blink57
0x0150	0xB21D      	BTFSC       _PosEdge2, BitPos(_PosEdge2+0) 
0x0152	0xD001      	BRA         L__blink57
0x0154	0xD011      	BRA         L_blink41
L__blink57:
;FIRMWARE_SYA_ver_0_7.c,224 :: 		for(i = 0; i <= 4; i++){
0x0156	0x6A01      	CLRF        R1 
L_blink44:
0x0158	0x5001      	MOVF        R1, 0 
0x015A	0x0804      	SUBLW       4
0x015C	0xE30D      	BNC         L_blink45
;FIRMWARE_SYA_ver_0_7.c,225 :: 		LED = ~LED;
0x015E	0x7883      	BTG         LATA, 4 
;FIRMWARE_SYA_ver_0_7.c,226 :: 		Delay_ms(20);
0x0160	0x0E82      	MOVLW       130
0x0162	0x6E0C      	MOVWF       R12, 0
0x0164	0x0EDD      	MOVLW       221
0x0166	0x6E0D      	MOVWF       R13, 0
L_blink47:
0x0168	0x2E0D      	DECFSZ      R13, 1, 0
0x016A	0xD7FE      	BRA         L_blink47
0x016C	0x2E0C      	DECFSZ      R12, 1, 0
0x016E	0xD7FC      	BRA         L_blink47
0x0170	0x0000      	NOP
0x0172	0x0000      	NOP
;FIRMWARE_SYA_ver_0_7.c,224 :: 		for(i = 0; i <= 4; i++){
0x0174	0x2A01      	INCF        R1, 1 
;FIRMWARE_SYA_ver_0_7.c,227 :: 		}
0x0176	0xD7F0      	BRA         L_blink44
L_blink45:
;FIRMWARE_SYA_ver_0_7.c,229 :: 		}
L_blink41:
;FIRMWARE_SYA_ver_0_7.c,231 :: 		}
L_end_blink:
0x0178	0x0012      	RETURN      0
; end of _blink
_StateMachine:
;FIRMWARE_SYA_ver_0_7.c,103 :: 		void StateMachine(){
;FIRMWARE_SYA_ver_0_7.c,105 :: 		if((temp == 0xC0) || (temp == 0x80) || (temp == 0x40)){
0x017A	0x0E00      	MOVLW       0
0x017C	0x181C      	XORWF       _temp+1, 0 
0x017E	0xE102      	BNZ         L__StateMachine64
0x0180	0x0EC0      	MOVLW       192
0x0182	0x181B      	XORWF       _temp, 0 
L__StateMachine64:
0x0184	0xE00D      	BZ          L__StateMachine50
0x0186	0x0E00      	MOVLW       0
0x0188	0x181C      	XORWF       _temp+1, 0 
0x018A	0xE102      	BNZ         L__StateMachine65
0x018C	0x0E80      	MOVLW       128
0x018E	0x181B      	XORWF       _temp, 0 
L__StateMachine65:
0x0190	0xE007      	BZ          L__StateMachine50
0x0192	0x0E00      	MOVLW       0
0x0194	0x181C      	XORWF       _temp+1, 0 
0x0196	0xE102      	BNZ         L__StateMachine66
0x0198	0x0E40      	MOVLW       64
0x019A	0x181B      	XORWF       _temp, 0 
L__StateMachine66:
0x019C	0xE001      	BZ          L__StateMachine50
0x019E	0xD018      	BRA         L_StateMachine10
L__StateMachine50:
;FIRMWARE_SYA_ver_0_7.c,106 :: 		switch_count++; // Incrementamos el contador del switch
0x01A0	0x0E01      	MOVLW       1
0x01A2	0x2417      	ADDWF       _switch_count, 0 
0x01A4	0x6E00      	MOVWF       R0 
0x01A6	0x0E00      	MOVLW       0
0x01A8	0x2018      	ADDWFC      _switch_count+1, 0 
0x01AA	0x6E01      	MOVWF       R1 
0x01AC	0xF017C000  	MOVFF       R0, _switch_count
0x01B0	0xF018C001  	MOVFF       R1, _switch_count+1
;FIRMWARE_SYA_ver_0_7.c,107 :: 		LED = 0; // Apagamos el LED como demonstracion visual de la rutina
0x01B4	0x9883      	BCF         LATA, 4 
;FIRMWARE_SYA_ver_0_7.c,108 :: 		temp = 0x00; // Reiniciamos la lectura del puerto C
0x01B6	0x6A1B      	CLRF        _temp 
0x01B8	0x6A1C      	CLRF        _temp+1 
;FIRMWARE_SYA_ver_0_7.c,110 :: 		if(switch_count >= 4){
0x01BA	0x0E80      	MOVLW       128
0x01BC	0x1818      	XORWF       _switch_count+1, 0 
0x01BE	0x6E00      	MOVWF       R0 
0x01C0	0x0E80      	MOVLW       128
0x01C2	0x5C00      	SUBWF       R0, 0 
0x01C4	0xE102      	BNZ         L__StateMachine67
0x01C6	0x0E04      	MOVLW       4
0x01C8	0x5C17      	SUBWF       _switch_count, 0 
L__StateMachine67:
0x01CA	0xE302      	BNC         L_StateMachine11
;FIRMWARE_SYA_ver_0_7.c,111 :: 		switch_count = 0; // Si, lo reiniciamos
0x01CC	0x6A17      	CLRF        _switch_count 
0x01CE	0x6A18      	CLRF        _switch_count+1 
;FIRMWARE_SYA_ver_0_7.c,112 :: 		}
L_StateMachine11:
;FIRMWARE_SYA_ver_0_7.c,113 :: 		}
L_StateMachine10:
;FIRMWARE_SYA_ver_0_7.c,115 :: 		}
L_end_StateMachine:
0x01D0	0x0012      	RETURN      0
; end of _StateMachine
_InitMCU:
;FIRMWARE_SYA_ver_0_7.c,252 :: 		void InitMCU(){
;FIRMWARE_SYA_ver_0_7.c,254 :: 		ADCON1 = 0x0F; // Desactivamos ADC
0x01D2	0x0E0F      	MOVLW       15
0x01D4	0x010F      	MOVLB       15
0x01D6	0x6F59      	MOVWF       ADCON1, 1
;FIRMWARE_SYA_ver_0_7.c,255 :: 		ANSELC = 0;    // Ponemos en modo digital al puerto C
0x01D8	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_0_7.c,256 :: 		ANSELE = 0;    //                ''                 E
0x01DA	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_0_7.c,257 :: 		ANSELA = 0;    //                ''                 A
0x01DC	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_0_7.c,259 :: 		TRISC = 0x03;  // Ponemos en modo de entrada a C0 y C1, los demas como salida
0x01DE	0x0E03      	MOVLW       3
0x01E0	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_0_7.c,260 :: 		TRISE = 0x00;  // Ponemos en modo salida al puerto E
0x01E2	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_0_7.c,261 :: 		TRISA = 0x00;  //                ''                A
0x01E4	0x6A88      	CLRF        TRISA 
;FIRMWARE_SYA_ver_0_7.c,263 :: 		PORTC = 0x00;  // Ponemos en linea baja en puerto C
0x01E6	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_0_7.c,264 :: 		PORTE = 0x00;  //                ''             E
0x01E8	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_0_7.c,265 :: 		PORTA = 0x10;  // Ponemos en linea alta en A4
0x01EA	0x0E10      	MOVLW       16
0x01EC	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_0_7.c,267 :: 		LATC = 0x00;   // Dejamos en cero el registro del puerto C
0x01EE	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_0_7.c,268 :: 		LATE = 0x00;   //                ''                      E
0x01F0	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_0_7.c,269 :: 		LATA = 0x10;   // Dejamos en 1 al pin A4
0x01F2	0x0E10      	MOVLW       16
0x01F4	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_0_7.c,271 :: 		WPUC = 0x03;   // Activamos el pull-up interno de C0 y C1
0x01F6	0x0E03      	MOVLW       3
0x01F8	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_0_7.c,272 :: 		INLVLC = 0x03; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x01FA	0x0E03      	MOVLW       3
0x01FC	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_0_7.c,273 :: 		flag01 = 0;    // Reinicio de
0x01FE	0x981D      	BCF         _flag01, BitPos(_flag01+0) 
;FIRMWARE_SYA_ver_0_7.c,274 :: 		flag02 = 0;    // banderas (no usadas aun)
0x0200	0x961D      	BCF         _flag02, BitPos(_flag02+0) 
;FIRMWARE_SYA_ver_0_7.c,276 :: 		once = TRUE;   // Seteo de la condicion para lazo
0x0202	0x841D      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_7.c,278 :: 		}
L_end_InitMCU:
0x0204	0x0012      	RETURN      0
; end of _InitMCU
___CC2DW:
;__Lib_System_xxK40.c,22 :: 		
;__Lib_System_xxK40.c,24 :: 		
0x0206	0x8E81      	BSF         NVMCON1, 7, 0
;__Lib_System_xxK40.c,25 :: 		
_CC2DL_Loop1:
;__Lib_System_xxK40.c,26 :: 		
0x0208	0x0009      	TBLRD*+
;__Lib_System_xxK40.c,27 :: 		
0x020A	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System_xxK40.c,28 :: 		
0x020E	0x0600      	DECF        R0, 1, 0
;__Lib_System_xxK40.c,29 :: 		
0x0210	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,30 :: 		
0x0212	0x0601      	DECF        R1, 1, 0
;__Lib_System_xxK40.c,31 :: 		
0x0214	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,33 :: 		
L_end___CC2DW:
0x0216	0x0012      	RETURN      0
; end of ___CC2DW
_watcher:
;FIRMWARE_SYA_ver_0_7.c,159 :: 		void watcher(int *_switch_count){
;FIRMWARE_SYA_ver_0_7.c,161 :: 		if((SWITCH1 == 0) && (PosEdge1 == 1)){
0x0218	0xB08F      	BTFSC       PORTC, 0 
0x021A	0xD004      	BRA         L_watcher27
0x021C	0xA01D      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x021E	0xD002      	BRA         L_watcher27
L__watcher56:
;FIRMWARE_SYA_ver_0_7.c,162 :: 		flag_switch = 1; // Ponemos en 1 la bandera del switch
0x0220	0x0E01      	MOVLW       1
0x0222	0x6E1E      	MOVWF       _flag_switch 
;FIRMWARE_SYA_ver_0_7.c,163 :: 		}
L_watcher27:
;FIRMWARE_SYA_ver_0_7.c,165 :: 		if((SWITCH1 == 1) && (SWITCH2 == 1)){
0x0224	0xA08F      	BTFSS       PORTC, 0 
0x0226	0xD008      	BRA         L_watcher30
0x0228	0xA28F      	BTFSS       PORTC, 1 
0x022A	0xD006      	BRA         L_watcher30
L__watcher55:
;FIRMWARE_SYA_ver_0_7.c,166 :: 		flag_switch = 0; // Ponemos la bandera del switch en 0
0x022C	0x6A1E      	CLRF        _flag_switch 
;FIRMWARE_SYA_ver_0_7.c,167 :: 		once = TRUE; // Reiniciamos la condicion del lazo
0x022E	0x841D      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_7.c,168 :: 		reg = switch_count;
0x0230	0xF019C017  	MOVFF       _switch_count, _reg
0x0234	0xF01AC018  	MOVFF       _switch_count+1, _reg+1
;FIRMWARE_SYA_ver_0_7.c,169 :: 		}
L_watcher30:
;FIRMWARE_SYA_ver_0_7.c,171 :: 		if((SWITCH2 == 1) && (SWITCH1 == 0)){
0x0238	0xA28F      	BTFSS       PORTC, 1 
0x023A	0xD004      	BRA         L_watcher33
0x023C	0xB08F      	BTFSC       PORTC, 0 
0x023E	0xD002      	BRA         L_watcher33
L__watcher54:
;FIRMWARE_SYA_ver_0_7.c,173 :: 		flag_switch = 1;
0x0240	0x0E01      	MOVLW       1
0x0242	0x6E1E      	MOVWF       _flag_switch 
;FIRMWARE_SYA_ver_0_7.c,174 :: 		}
L_watcher33:
;FIRMWARE_SYA_ver_0_7.c,176 :: 		if((SWITCH2 == 0) && (PosEdge2 == 1)){
0x0244	0xB28F      	BTFSC       PORTC, 1 
0x0246	0xD004      	BRA         L_watcher36
0x0248	0xA21D      	BTFSS       _PosEdge2, BitPos(_PosEdge2+0) 
0x024A	0xD002      	BRA         L_watcher36
L__watcher53:
;FIRMWARE_SYA_ver_0_7.c,177 :: 		flag_switch = 2; // Ponemos en 2 la bandera del switch
0x024C	0x0E02      	MOVLW       2
0x024E	0x6E1E      	MOVWF       _flag_switch 
;FIRMWARE_SYA_ver_0_7.c,178 :: 		}
L_watcher36:
;FIRMWARE_SYA_ver_0_7.c,179 :: 		}
L_end_watcher:
0x0250	0x0012      	RETURN      0
; end of _watcher
_InitInterrupt:
;FIRMWARE_SYA_ver_0_7.c,237 :: 		void InitInterrupt(){
;FIRMWARE_SYA_ver_0_7.c,239 :: 		PIE0 = 0x10;    // Enable bit de IOC (Interrupt on Change)
0x0252	0x0E10      	MOVLW       16
0x0254	0x010E      	MOVLB       14
0x0256	0x6FC2      	MOVWF       PIE0, 1
;FIRMWARE_SYA_ver_0_7.c,240 :: 		PIR0 = 0x00;    // Limpiamos la bandera de IOC
0x0258	0x6BCA      	CLRF        PIR0, 1
;FIRMWARE_SYA_ver_0_7.c,241 :: 		IOCCN = 0x03;   // Activamos las banderas de IOC en Transicion negativa para C0 y C1
0x025A	0x0E03      	MOVLW       3
0x025C	0x010F      	MOVLB       15
0x025E	0x6F1B      	MOVWF       IOCCN, 1
;FIRMWARE_SYA_ver_0_7.c,243 :: 		IOCCF = 0x00;   // Limpiamos la bandera de IOC
0x0260	0x6B1A      	CLRF        IOCCF, 1
;FIRMWARE_SYA_ver_0_7.c,244 :: 		INTCON = 0xC0;  // Activamos bits de interrupt globales (GIE) y por perifericos (PIE)
0x0262	0x0EC0      	MOVLW       192
0x0264	0x6EF2      	MOVWF       INTCON 
;FIRMWARE_SYA_ver_0_7.c,246 :: 		}
L_end_InitInterrupt:
0x0266	0x0012      	RETURN      0
; end of _InitInterrupt
_main:
0x0268	0x0E01      	MOVLW       1
0x026A	0x6E17      	MOVWF       _switch_count 
0x026C	0x6A18      	CLRF        24 
;FIRMWARE_SYA_ver_0_7.c,85 :: 		void main(){
;FIRMWARE_SYA_ver_0_7.c,87 :: 		InitMCU();       // Configuraciones iniciales del MCU
0x026E	0xDFB1      	RCALL       _InitMCU
;FIRMWARE_SYA_ver_0_7.c,88 :: 		InitInterrupt(); //       ''        de interrupciones del MCU
0x0270	0xDFF0      	RCALL       _InitInterrupt
;FIRMWARE_SYA_ver_0_7.c,89 :: 		once = TRUE;     // Seteo de la condicion del lazo
0x0272	0x841D      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_7.c,92 :: 		while(1){
L_main6:
;FIRMWARE_SYA_ver_0_7.c,93 :: 		watcher(switch_count); // Mandamos a llamar a nuestra rutina watcher
0x0274	0xF021C017  	MOVFF       _switch_count, FARG_watcher__switch_count
0x0278	0xF022C018  	MOVFF       _switch_count+1, FARG_watcher__switch_count+1
0x027C	0xDFCD      	RCALL       _watcher
;FIRMWARE_SYA_ver_0_7.c,94 :: 		StateMachine();
0x027E	0xDF7D      	RCALL       _StateMachine
;FIRMWARE_SYA_ver_0_7.c,95 :: 		selector(); // Mandamos a llamar a nuestra rutina del selector
0x0280	0xDF23      	RCALL       _selector
;FIRMWARE_SYA_ver_0_7.c,96 :: 		}
0x0282	0xD7F8      	BRA         L_main6
;FIRMWARE_SYA_ver_0_7.c,97 :: 		}
L_end_main:
0x0284	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008     [132]    _interrupt
0x008C      [20]    _GT2
0x00A0      [20]    _GT1
0x00B4      [20]    _GT3
0x00C8     [132]    _selector
0x014C      [46]    _blink
0x017A      [88]    _StateMachine
0x01D2      [52]    _InitMCU
0x0206      [18]    ___CC2DW
0x0218      [58]    _watcher
0x0252      [22]    _InitInterrupt
0x0268      [30]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    blink_i_L1
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0017       [2]    _switch_count
0x0019       [2]    _reg
0x001B       [2]    _temp
0x001D       [0]    _PosEdge2
0x001D       [0]    _PosEdge1
0x001D       [0]    _once
0x001D       [0]    _flag01
0x001D       [0]    _flag02
0x001E       [1]    _flag_switch
0x001F       [2]    _count
0x0021       [2]    FARG_watcher__switch_count
0x0023       [2]    FARG_GT2__reg
0x0023       [2]    FARG_GT3__reg
0x0023       [2]    FARG_GT1__reg
0x0EC2       [0]    IOCIE_bit
0x0EC2       [1]    PIE0
0x0ECA       [1]    PIR0
0x0F11       [1]    ANSELA
0x0F1A       [1]    IOCCF
0x0F1B       [1]    IOCCN
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F2E       [1]    ANSELE
0x0F59       [1]    ADCON1
0x0F81       [1]    NVMCON1
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F91       [1]    PORTE
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
