{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701760126281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701760126281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 14:08:45 2023 " "Processing started: Tue Dec  5 14:08:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701760126281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701760126281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta kalkulator-integer-vhdl -c kalkulator-integer-vhdl " "Command: quartus_sta kalkulator-integer-vhdl -c kalkulator-integer-vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701760126281 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701760126439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701760126662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701760126662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760126728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760126728 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kalkulator-integer-vhdl.sdc " "Synopsys Design Constraints File file not found: 'kalkulator-integer-vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701760127004 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760127004 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " "create_clock -period 1.000 -name UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701760127009 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701760127009 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_convert:UART\|clk_send UART_convert:UART\|clk_send " "create_clock -period 1.000 -name UART_convert:UART\|clk_send UART_convert:UART\|clk_send" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701760127009 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701760127009 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701760127021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701760127022 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701760127023 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701760127043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701760127122 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701760127122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.640 " "Worst-case setup slack is -22.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.640           -1983.514 clk  " "  -22.640           -1983.514 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.583            -524.190 UART_convert:UART\|clk_send  " "   -5.583            -524.190 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.286              -8.537 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -1.286              -8.537 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760127124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 UART_convert:UART\|clk_send  " "    0.433               0.000 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk  " "    0.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "    0.515               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760127133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701760127139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701760127144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -478.840 clk  " "   -3.000            -478.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -181.414 UART_convert:UART\|clk_send  " "   -1.487            -181.414 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -1.487             -22.305 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760127147 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701760127264 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701760127264 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701760127270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701760127306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701760127788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701760127967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701760127991 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701760127991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.708 " "Worst-case setup slack is -20.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.708           -1837.749 clk  " "  -20.708           -1837.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.968            -479.535 UART_convert:UART\|clk_send  " "   -4.968            -479.535 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151              -7.058 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -1.151              -7.058 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760127996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760127996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 UART_convert:UART\|clk_send  " "    0.382               0.000 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk  " "    0.383               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "    0.476               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760128008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701760128015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701760128020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -478.840 clk  " "   -3.000            -478.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -181.414 UART_convert:UART\|clk_send  " "   -1.487            -181.414 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -1.487             -22.305 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760128025 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701760128167 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701760128167 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701760128177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701760128385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701760128392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701760128392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.495 " "Worst-case setup slack is -9.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.495            -680.146 clk  " "   -9.495            -680.146 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.823            -161.226 UART_convert:UART\|clk_send  " "   -1.823            -161.226 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -0.010              -0.010 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760128399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 UART_convert:UART\|clk_send  " "    0.178               0.000 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "    0.212               0.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760128411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701760128419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701760128427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -344.537 clk  " "   -3.000            -344.537 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -122.000 UART_convert:UART\|clk_send  " "   -1.000            -122.000 UART_convert:UART\|clk_send " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div  " "   -1.000             -15.000 UART_convert:UART\|CLOCKDIV:CLOCK7S\|pulse_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701760128435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701760128435 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701760128587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701760128587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701760128587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701760128587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.391 ns " "Worst Case Available Settling Time: 0.391 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701760128587 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701760128587 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701760128587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701760129177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701760129178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701760129289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 14:08:49 2023 " "Processing ended: Tue Dec  5 14:08:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701760129289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701760129289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701760129289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701760129289 ""}
