/** @Soc.c
  SoC specific Library containg functions to initialize various SoC components

  Copyright 2017-2020 NXP

  This program and the accompanying materials
  are licensed and made available under the terms and conditions of the BSD License
  which accompanies this distribution. The full text of the license may be found at
  http://opensource.org/licenses/bsd-license.php

  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.

**/

#include <Base.h>
#include <Chassis.h>
#include <DramInfo.h>
#include <Library/ArmLib.h>
#include <Library/BaseLib.h>
#include <Library/BaseMemoryLib/MemLibInternals.h>
#include <Library/DebugLib.h>
#include <Library/FpgaLib.h>
#include <Library/IfcLib.h>
#include <Library/IoLib.h>
#include <Library/PcdLib.h>
#include <Library/PrintLib.h>
#include <Library/SerialPortLib.h>

#include "Soc.h"

VOID
GetSysInfo (
  OUT SYS_INFO *PtrSysInfo
  )
{
  UINT32 Index;
  CCSR_GUR *GurBase;
  CCSR_CLT_CTRL *ClkBase;
  CCSR_CLK_CLUSTER  *ClkGrp[2] = {
    (VOID *) (FSL_CLK_GRPA_ADDR),
    (VOID *) (FSL_CLK_GRPB_ADDR)
  };

  const UINT8 CoreCplxPll[16] = {
    [0] = 0,        // CC1 PPL / 1
    [1] = 0,        // CC1 PPL / 2
    [2] = 0,        // CC1 PPL / 4
    [4] = 1,        // CC2 PPL / 1
    [5] = 1,        // CC2 PPL / 2
    [6] = 1,        // CC2 PPL / 4
    [8] = 2,        // CC3 PPL / 1
    [9] = 2,        // CC3 PPL / 2
    [10] = 2,       // CC3 PPL / 4
    [12] = 3,       // CC4 PPL / 1
    [13] = 3,       // CC4 PPL / 2
    [14] = 3,       // CC4 PPL / 4
  };

  const UINT8 CoreCplxPllDivisor[16] = {
    [0] = 1,        // CC1 PPL / 1
    [1] = 2,        // CC1 PPL / 2
    [2] = 4,        // CC1 PPL / 4
    [4] = 1,        // CC2 PPL / 1
    [5] = 2,        // CC2 PPL / 2
    [6] = 4,        // CC2 PPL / 4
    [8] = 1,        // CC3 PPL / 1
    [9] = 2,        // CC3 PPL / 2
    [10] = 4,       // CC3 PPL / 4
    [12] = 1,       // CC4 PPL / 1
    [13] = 2,       // CC4 PPL / 2
    [14] = 4,       // CC4 PPL / 4
  };
  INT32 CcGroup[12] = FSL_CLUSTER_CLOCKS;
  UINTN PllCount;
  UINTN Cluster;
  UINTN FreqCPll[NUM_CC_PLLS];
  UINTN PllRatio[NUM_CC_PLLS];
  UINTN SysClk;
  UINT32 Cpu;
  UINT32 CPllSel;
  UINT32 CplxPll;
  VOID  *Offset;

  SetMem (PtrSysInfo, sizeof (SYS_INFO), 0);

  GurBase = (VOID *)PcdGet64 (PcdGutsBaseAddr);
  ClkBase = (VOID *)PcdGet64 (PcdClkBaseAddr);
  SysClk = GetBoardSysClk ();

  PtrSysInfo->FreqSystemBus = SysClk;
  PtrSysInfo->FreqDdrBus = PcdGet64 (PcdDdrClk);
  PtrSysInfo->FreqDdrBus2 = PcdGet64 (PcdDdrClk);

  //
  // selects the platform clock:SYSCLK ratio and calculate
  // system frequency
  //
  PtrSysInfo->FreqSystemBus *= (GurRead ((UINTN)&GurBase->RcwSr[0]) >>
      CHASSIS3_RCWSR_0_SYS_PLL_RAT_SHIFT) &
      CHASSIS3_RCWSR_0_SYS_PLL_RAT_MASK;

  //
  // Platform clock is half of platform PLL
  //
  PtrSysInfo->FreqSystemBus /= PcdGet32 (PcdPlatformFreqDiv);

  //
  // selects the DDR PLL:SYSCLK Ratio and calculate DDR frequency
  //
  PtrSysInfo->FreqDdrBus *= (GurRead ((UINTN)&GurBase->RcwSr[0]) >>
      CHASSIS3_RCWSR_0_MEM_PLL_RAT_SHIFT) &
      CHASSIS3_RCWSR_0_MEM_PLL_RAT_MASK;
  PtrSysInfo->FreqDdrBus2 *= (GurRead ((UINTN)&GurBase->RcwSr[0]) >>
      CHASSIS3_RCWSR_0_MEM2_PLL_RAT_SHIFT) &
      CHASSIS3_RCWSR_0_MEM2_PLL_RAT_MASK;

  for (PllCount = 0; PllCount < NUM_CC_PLLS; PllCount++) {
    Offset = (VOID *)((UINTN)ClkGrp[PllCount/3] +
        __builtin_offsetof (CCSR_CLK_CLUSTER, PllnGsr[PllCount%3].Gsr));
    PllRatio[PllCount] = (GurRead ((UINTN)Offset) >> 1) & 0x3f;
    FreqCPll[PllCount] = SysClk * PllRatio[PllCount];
  }

  //
  // Calculate Core frequency
  //
  ForEachCpu (Index, Cpu, CpuNumCores (), CpuMask ()) {
    Cluster = QoriqCoreToCluster (Cpu);
    ASSERT_EFI_ERROR (Cluster);
    CPllSel = (GurRead ((UINTN)&ClkBase->ClkCnCsr[Cluster].Csr) >> 27) & 0xf;
    CplxPll = CoreCplxPll[CPllSel];
    CplxPll += CcGroup[Cluster] - 1;
    PtrSysInfo->FreqProcessor[Cpu] = FreqCPll[CplxPll] / CoreCplxPllDivisor[CPllSel];
  }
}

STATIC VOID ErratumA008751 (
  VOID
  )
{
  MmioWrite32((UINTN)(SCFG_BASE_ADDR + SCFG_USB3PRM1CR / 4), SCFG_USB3PRM1CR_INIT);
}

STATIC VOID  ErratumA009008 (
  VOID
  )
{
  UINT32 *Scfg = (VOID *)(SCFG_BASE_ADDR);
  UINT32 Val = MmioRead32((UINTN)(Scfg + SCFG_USB3PRM1CR / 4));
  Val &= ~(0xF << 6);
  MmioWrite32((UINTN)(Scfg + SCFG_USB3PRM1CR / 4), Val|(USB_TXVREFTUNE << 6));
}

STATIC VOID ErratumA009798 (
  VOID
  )
{
  UINT32 *Scfg = (VOID *)(SCFG_BASE_ADDR);
  UINT32 Val = MmioRead32((UINTN)(Scfg + SCFG_USB3PRM1CR / 4));
  MmioWrite32((UINTN)(Scfg + SCFG_USB3PRM1CR / 4), Val & USB_SQRXTUNE);
}

/*
  * A-009007: USB3PHY observing intermittent failure in receive compliance tests at
  * higher jitter frequency using default register values
  * Affects: USB
  * Description: Receive compliance tests may fail intermittently at high jitter frequencies using default register
  * values.
  * Impact: Receive compliance test fails at default register setting.
*/
STATIC VOID ErratumA009007 (
  VOID
  )
{
  VOID *UsbPhyRxOvrdInHi = (VOID *)(DCSR_BASE + DCSR_USB_PHY1 + DCSR_USB_PHY_RX_OVRD_IN_HI);
  ArmDataMemoryBarrier();
  MmioWrite16((UINTN)UsbPhyRxOvrdInHi, USB_PHY_RX_EQ_VAL_1);
  ArmDataMemoryBarrier();
  MmioWrite16((UINTN)UsbPhyRxOvrdInHi, USB_PHY_RX_EQ_VAL_2);
  ArmDataMemoryBarrier();
  MmioWrite16((UINTN)UsbPhyRxOvrdInHi, USB_PHY_RX_EQ_VAL_3);
  ArmDataMemoryBarrier();
  MmioWrite16((UINTN)UsbPhyRxOvrdInHi, USB_PHY_RX_EQ_VAL_4);
  UsbPhyRxOvrdInHi = (VOID *)(DCSR_BASE + DCSR_USB_PHY2 + DCSR_USB_PHY_RX_OVRD_IN_HI);
  ArmDataMemoryBarrier();
  MmioWrite16((UINTN)UsbPhyRxOvrdInHi, USB_PHY_RX_EQ_VAL_1);
  ArmDataMemoryBarrier();
  MmioWrite16((UINTN)UsbPhyRxOvrdInHi, USB_PHY_RX_EQ_VAL_2);
  ArmDataMemoryBarrier();
  MmioWrite16((UINTN)UsbPhyRxOvrdInHi, USB_PHY_RX_EQ_VAL_3);
  ArmDataMemoryBarrier();
  MmioWrite16((UINTN)UsbPhyRxOvrdInHi, USB_PHY_RX_EQ_VAL_4);
}

/**
  Perform the early initialization.
  This function is called by the ArmPlatformPkg/Pei or ArmPlatformPkg/Pei/PlatformPeim

**/
VOID
SocInit (
  UINT32 ExternalITPolarity
  )
{
  CHAR8 Buffer[0x100];
  UINTN CharCount;

  // USB Erratum
  ErratumA008751();
  ErratumA009008();
  ErratumA009798();
  ErratumA009007();

  //
  // Initialize SMMU
  //
  SmmuInit ();

  //
  // Perform IFC Initialization.
  // Early IFC initialization is required to set timings required for fpga initilzation to
  // get system clock frequency, board info etc.
  //
  if (PcdGetBool (PcdIfcEnabled)) {
    IfcInit ();
  }

  //
  //  Initialize the Serial Port.
  //  Early serial port initialization is required to print RCW, Soc and CPU infomation at
  //  the begining of UEFI boot.
  //
  SerialPortInitialize ();

  CharCount = AsciiSPrint (
                Buffer, sizeof (Buffer),
                "\nUEFI firmware built at %a on %a. version:\n\r",
                __TIME__, __DATE__
              );
  SerialPortWrite ((UINT8 *) Buffer, CharCount);

  CharCount = AsciiSPrint (
                Buffer, sizeof (Buffer), "%s\n\r",
                (CHAR16 *)PcdGetPtr (PcdFirmwareVersionString)
              );
  SerialPortWrite ((UINT8 *) Buffer, CharCount);

  //
  // Print CPU information
  //
  PrintCpuInfo ();

  //
  // Print Reset Controll Word
  //
  PrintRCW ();

  //
  // Print Soc Personality information
  //
  PrintSoc ();

  //
  // Print Board Personality information
  //
  PrintBoardPersonality ();

  //
  // Set board specific IT ploarity
  //
  if (ExternalITPolarity !=0 ) {
      MmioWrite32 ((UINTN)(INT_SAMPLING_CTRL_BASE + IRQCR_OFFSET),
                   ExternalITPolarity);
  }
}

VOID
UpdateDpaaDram (
  IN OUT DRAM_INFO *DramInfo
  )
{
  UINT8            I;

  if (FixedPcdGet64 (PcdDpaa2McLowRamSize)) {
    DramInfo->DramRegion[0].Size -= FixedPcdGet64 (PcdDpaa2McLowRamSize);
    //
    // To align address boundary with DPAA2 requirements
    //
    DramInfo->DramRegion[0].Size &= 0xE0000000;
  }

  if (FixedPcdGet64 (PcdDpaa2McHighRamSize)) {
      DramInfo->DramRegion[1].Size -= FixedPcdGet64 (PcdDpaa2McHighRamSize);
  }

  for (I = 0;  I < DramInfo->NumOfDrams; I++) {
    DEBUG ((DEBUG_INFO, "BANK[%d]: start 0x%lx, size 0x%lx\n",
      I, DramInfo->DramRegion[I].BaseAddress, DramInfo->DramRegion[I].Size));
  }

  return;
}
