<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf atlys.ucf -ucf timing.ucf -ucf atlys_vmodcam.ucf

</twCmdLine><twDesign>VmodCAM_Ref.ncd</twDesign><twDesignPath>VmodCAM_Ref.ncd</twDesignPath><twPCF>VmodCAM_Ref.pcf</twPCF><twPcfPath>VmodCAM_Ref.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;fx2Clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>7095</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>941</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.482</twMinPer></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point comm_fpga_fx2/count_31 (SLICE_X6Y123.CE), 23 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.518</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_0</twSrc><twDest BELType="FF">comm_fpga_fx2/count_31</twDest><twTotPathDel>9.428</twTotPathDel><twClkSkew dest = "0.237" src = "0.256">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_0</twSrc><twDest BELType='FF'>comm_fpga_fx2/count_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp><twBEL>comm_fpga_fx2/chanAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.245</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/_n0223_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.092</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>comm_fpga_fx2/count&lt;30&gt;</twComp><twBEL>comm_fpga_fx2/count_31</twBEL></twPathDel><twLogDel>1.498</twLogDel><twRouteDel>7.930</twRouteDel><twTotDel>9.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.619</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1</twSrc><twDest BELType="FF">comm_fpga_fx2/count_31</twDest><twTotPathDel>9.327</twTotPathDel><twClkSkew dest = "0.237" src = "0.256">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1</twSrc><twDest BELType='FF'>comm_fpga_fx2/count_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp><twBEL>comm_fpga_fx2/chanAddr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/_n0223_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.092</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>comm_fpga_fx2/count&lt;30&gt;</twComp><twBEL>comm_fpga_fx2/count_31</twBEL></twPathDel><twLogDel>1.498</twLogDel><twRouteDel>7.829</twRouteDel><twTotDel>9.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.073</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_3</twSrc><twDest BELType="FF">comm_fpga_fx2/count_31</twDest><twTotPathDel>8.873</twTotPathDel><twClkSkew dest = "0.237" src = "0.256">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_3</twSrc><twDest BELType='FF'>comm_fpga_fx2/count_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y114.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp><twBEL>comm_fpga_fx2/chanAddr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.122</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/_n0223_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.092</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>comm_fpga_fx2/count&lt;30&gt;</twComp><twBEL>comm_fpga_fx2/count_31</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>7.688</twRouteDel><twTotDel>8.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point comm_fpga_fx2/count_30 (SLICE_X6Y123.CE), 23 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.573</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_0</twSrc><twDest BELType="FF">comm_fpga_fx2/count_30</twDest><twTotPathDel>9.373</twTotPathDel><twClkSkew dest = "0.237" src = "0.256">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_0</twSrc><twDest BELType='FF'>comm_fpga_fx2/count_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp><twBEL>comm_fpga_fx2/chanAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.245</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/_n0223_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.092</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>comm_fpga_fx2/count&lt;30&gt;</twComp><twBEL>comm_fpga_fx2/count_30</twBEL></twPathDel><twLogDel>1.443</twLogDel><twRouteDel>7.930</twRouteDel><twTotDel>9.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.674</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1</twSrc><twDest BELType="FF">comm_fpga_fx2/count_30</twDest><twTotPathDel>9.272</twTotPathDel><twClkSkew dest = "0.237" src = "0.256">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1</twSrc><twDest BELType='FF'>comm_fpga_fx2/count_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp><twBEL>comm_fpga_fx2/chanAddr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/_n0223_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.092</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>comm_fpga_fx2/count&lt;30&gt;</twComp><twBEL>comm_fpga_fx2/count_30</twBEL></twPathDel><twLogDel>1.443</twLogDel><twRouteDel>7.829</twRouteDel><twTotDel>9.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.128</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_3</twSrc><twDest BELType="FF">comm_fpga_fx2/count_30</twDest><twTotPathDel>8.818</twTotPathDel><twClkSkew dest = "0.237" src = "0.256">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_3</twSrc><twDest BELType='FF'>comm_fpga_fx2/count_30</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y114.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp><twBEL>comm_fpga_fx2/chanAddr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.122</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/_n0223_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.092</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>comm_fpga_fx2/count&lt;30&gt;</twComp><twBEL>comm_fpga_fx2/count_30</twBEL></twPathDel><twLogDel>1.130</twLogDel><twRouteDel>7.688</twRouteDel><twTotDel>8.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point comm_fpga_fx2/count_24 (SLICE_X4Y121.CE), 23 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.632</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_0</twSrc><twDest BELType="FF">comm_fpga_fx2/count_24</twDest><twTotPathDel>9.309</twTotPathDel><twClkSkew dest = "0.232" src = "0.256">0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_0</twSrc><twDest BELType='FF'>comm_fpga_fx2/count_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp><twBEL>comm_fpga_fx2/chanAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.245</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/_n0223_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.969</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>comm_fpga_fx2/count&lt;25&gt;</twComp><twBEL>comm_fpga_fx2/count_24</twBEL></twPathDel><twLogDel>1.502</twLogDel><twRouteDel>7.807</twRouteDel><twTotDel>9.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.733</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_1</twSrc><twDest BELType="FF">comm_fpga_fx2/count_24</twDest><twTotPathDel>9.208</twTotPathDel><twClkSkew dest = "0.232" src = "0.256">0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_1</twSrc><twDest BELType='FF'>comm_fpga_fx2/count_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp><twBEL>comm_fpga_fx2/chanAddr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/_n0223_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.969</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>comm_fpga_fx2/count&lt;25&gt;</twComp><twBEL>comm_fpga_fx2/count_24</twBEL></twPathDel><twLogDel>1.502</twLogDel><twRouteDel>7.706</twRouteDel><twTotDel>9.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.187</twSlack><twSrc BELType="FF">comm_fpga_fx2/chanAddr_3</twSrc><twDest BELType="FF">comm_fpga_fx2/count_24</twDest><twTotPathDel>8.754</twTotPathDel><twClkSkew dest = "0.232" src = "0.256">0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/chanAddr_3</twSrc><twDest BELType='FF'>comm_fpga_fx2/count_24</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y114.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp><twBEL>comm_fpga_fx2/chanAddr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.122</twDelInfo><twComp>comm_fpga_fx2/chanAddr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;6&gt;</twComp><twBEL>comm_fpga_fx2/_n0223_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/_n0223_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.969</twDelInfo><twComp>comm_fpga_fx2/_n0223_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>comm_fpga_fx2/count&lt;25&gt;</twComp><twBEL>comm_fpga_fx2/count_24</twBEL></twPathDel><twLogDel>1.189</twLogDel><twRouteDel>7.565</twRouteDel><twTotDel>8.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y48.DIBDI0), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">count_4</twSrc><twDest BELType="RAM">read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_4</twSrc><twDest BELType='RAM'>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>count&lt;7&gt;</twComp><twBEL>count_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y48.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y48.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y48.DIBDI8), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">count_6</twSrc><twDest BELType="RAM">read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_6</twSrc><twDest BELType='RAM'>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>count&lt;7&gt;</twComp><twBEL>count_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y48.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>count&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y48.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y48.DIBDI9), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">count_7</twSrc><twDest BELType="RAM">read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_7</twSrc><twDest BELType='RAM'>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>count&lt;7&gt;</twComp><twBEL>count_7</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y48.DIBDI9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>count&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y48.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y48.CLKAWRCLK" clockNet="fx2Clk_in_BUFGP"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X3Y48.CLKBRDCLK" clockNet="fx2Clk_in_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="fx2Clk_in_BUFGP/BUFG/I0" logResource="fx2Clk_in_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="fx2Clk_in_BUFGP/IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twConstName><twItemCnt>360</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>147</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.412</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/prevRes_0 (SLICE_X30Y72.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.589</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_0</twDest><twTotPathDel>5.483</twTotPathDel><twClkSkew dest = "0.100" src = "2.994">2.894</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.606</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twLogDel>2.144</twLogDel><twRouteDel>3.339</twRouteDel><twTotDel>5.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.967</twSlack><twSrc BELType="FF">Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_0</twDest><twTotPathDel>3.998</twTotPathDel><twClkSkew dest = "0.289" src = "0.290">0.001</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y71.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp><twBEL>Inst_SysCon/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twLogDel>1.907</twLogDel><twRouteDel>2.091</twRouteDel><twTotDel>3.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.410</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_0</twDest><twTotPathDel>3.768</twTotPathDel><twClkSkew dest = "1.077" src = "0.865">-0.212</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twLogDel>1.294</twLogDel><twRouteDel>2.474</twRouteDel><twTotDel>3.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/prevRes_2 (SLICE_X30Y72.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.644</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_2</twDest><twTotPathDel>5.428</twTotPathDel><twClkSkew dest = "0.100" src = "2.994">2.894</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.606</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>3.339</twRouteDel><twTotDel>5.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.022</twSlack><twSrc BELType="FF">Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_2</twDest><twTotPathDel>3.943</twTotPathDel><twClkSkew dest = "0.289" src = "0.290">0.001</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y71.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp><twBEL>Inst_SysCon/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twLogDel>1.852</twLogDel><twRouteDel>2.091</twRouteDel><twTotDel>3.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.465</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_2</twDest><twTotPathDel>3.713</twTotPathDel><twClkSkew dest = "1.077" src = "0.865">-0.212</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/_n0155_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Inst_SysCon/_n0155_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.474</twRouteDel><twTotDel>3.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/bitCount_1 (SLICE_X32Y82.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.856</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_1</twDest><twTotPathDel>5.368</twTotPathDel><twClkSkew dest = "0.636" src = "2.378">1.742</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.167</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0159_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Inst_SysCon/state__n0159_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twLogDel>2.417</twLogDel><twRouteDel>2.951</twRouteDel><twTotDel>5.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.270</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_1</twDest><twTotPathDel>2.605</twTotPathDel><twClkSkew dest = "0.636" src = "0.727">0.091</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0159_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>Inst_SysCon/state__n0159_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twLogDel>1.364</twLogDel><twRouteDel>1.241</twRouteDel><twTotDel>2.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.638</twSlack><twSrc BELType="FF">Inst_SysCon/bitCount_2</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_1</twDest><twTotPathDel>2.328</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/bitCount_2</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twLogDel>1.066</twLogDel><twRouteDel>1.262</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd1 (SLICE_X31Y81.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.124</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_98</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd1</twDest><twTotPathDel>1.188</twTotPathDel><twClkSkew dest = "1.499" src = "0.435">-1.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_98</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.617</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.929</twRouteDel><twTotDel>1.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.164</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_97</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd1</twDest><twTotPathDel>1.228</twTotPathDel><twClkSkew dest = "1.499" src = "0.435">-1.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_97</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_SysCon/RstQ&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.617</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>1.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.197</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd1</twDest><twTotPathDel>1.261</twTotPathDel><twClkSkew dest = "1.499" src = "0.435">-1.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.617</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>1.002</twRouteDel><twTotDel>1.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd2 (SLICE_X31Y81.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.127</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_98</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd2</twDest><twTotPathDel>1.191</twTotPathDel><twClkSkew dest = "1.499" src = "0.435">-1.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_98</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.617</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>0.929</twRouteDel><twTotDel>1.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_97</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd2</twDest><twTotPathDel>1.231</twTotPathDel><twClkSkew dest = "1.499" src = "0.435">-1.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_97</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_SysCon/RstQ&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.617</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>1.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd2</twDest><twTotPathDel>1.264</twTotPathDel><twClkSkew dest = "1.499" src = "0.435">-1.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.617</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>1.002</twRouteDel><twTotDel>1.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd4 (SLICE_X31Y81.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_98</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd4</twDest><twTotPathDel>1.192</twTotPathDel><twClkSkew dest = "1.499" src = "0.435">-1.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_98</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.617</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>0.929</twRouteDel><twTotDel>1.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_97</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd4</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "1.499" src = "0.435">-1.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_97</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_SysCon/RstQ&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.617</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.201</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd4</twDest><twTotPathDel>1.265</twTotPathDel><twClkSkew dest = "1.499" src = "0.435">-1.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.617</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>1.002</twRouteDel><twTotDel>1.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.575" period="1.500" constraintValue="1.500" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="Inst_SysCon/ddr2clk_2x"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.575" period="1.500" constraintValue="1.500" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="Inst_SysCon/ddr2clk_2x_180"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tdcmper_PSCLK" slack="4.011" period="10.001" constraintValue="10.001" deviceLimit="5.990" freqLimit="166.945" physResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" logResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="Inst_SysCon/SysConCLK"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CAMA_PCLK_I = PERIOD &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>2993</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>570</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.538</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X0Y74.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.962</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_21</twDest><twTotPathDel>6.469</twTotPathDel><twClkSkew dest = "0.592" src = "0.626">0.034</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_21</twBEL></twPathDel><twLogDel>3.243</twLogDel><twRouteDel>3.226</twRouteDel><twTotDel>6.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.226</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_21</twDest><twTotPathDel>4.203</twTotPathDel><twClkSkew dest = "0.592" src = "0.628">0.036</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_21</twBEL></twPathDel><twLogDel>1.381</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>4.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.539</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_11</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_21</twDest><twTotPathDel>3.917</twTotPathDel><twClkSkew dest = "0.237" src = "0.246">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_11</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;11&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable544</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable544</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable544</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_21</twBEL></twPathDel><twLogDel>1.381</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>3.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X0Y74.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.973</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_20</twDest><twTotPathDel>6.458</twTotPathDel><twClkSkew dest = "0.592" src = "0.626">0.034</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_20</twBEL></twPathDel><twLogDel>3.232</twLogDel><twRouteDel>3.226</twRouteDel><twTotDel>6.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.237</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_20</twDest><twTotPathDel>4.192</twTotPathDel><twClkSkew dest = "0.592" src = "0.628">0.036</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_20</twBEL></twPathDel><twLogDel>1.370</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>4.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.550</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_11</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_20</twDest><twTotPathDel>3.906</twTotPathDel><twClkSkew dest = "0.237" src = "0.246">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_11</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;11&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable544</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable544</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable544</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_20</twBEL></twPathDel><twLogDel>1.370</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>3.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_22 (SLICE_X0Y74.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.996</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_22</twDest><twTotPathDel>6.435</twTotPathDel><twClkSkew dest = "0.592" src = "0.626">0.034</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable541</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_22</twBEL></twPathDel><twLogDel>3.209</twLogDel><twRouteDel>3.226</twRouteDel><twTotDel>6.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.260</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_22</twDest><twTotPathDel>4.169</twTotPathDel><twClkSkew dest = "0.592" src = "0.628">0.036</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable543</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_22</twBEL></twPathDel><twLogDel>1.347</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>4.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.573</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_11</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_22</twDest><twTotPathDel>3.883</twTotPathDel><twClkSkew dest = "0.237" src = "0.246">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_11</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;11&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable544</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable544</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable544</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable546</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable54</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_22</twBEL></twPathDel><twLogDel>1.347</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>3.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA1), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">Inst_FBCtl/p1_wr_data_1</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.075" src = "0.073">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p1_wr_data_1</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_3</twComp><twBEL>Inst_FBCtl/p1_wr_data_1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X3Y63.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X3Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X11Y51.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X11Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlA/BUFG_inst/I0" logResource="Inst_camctlA/BUFG_inst/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="int_CAMA_PCLK_I"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="CamAPClk"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tmcbcper_P1WRCLK" slack="11.500" period="12.500" constraintValue="12.500" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK" locationPin="MCB_X0Y1.P1WRCLK" clockNet="CamAPClk"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CAMB_PCLK_I = PERIOD &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>2999</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>570</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.829</twMinPer></twConstHead><twPathRptBanner iPaths="89" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pb_wr_cnt_30 (SLICE_X4Y57.CIN), 89 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.671</twSlack><twSrc BELType="FF">Inst_camctlB/DV_O</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_cnt_30</twDest><twTotPathDel>6.769</twTotPathDel><twClkSkew dest = "0.233" src = "0.258">0.025</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/DV_O</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_cnt_30</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/DV_O</twComp><twBEL>Inst_camctlB/DV_O</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.800</twDelInfo><twComp>Inst_camctlB/DV_O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;11&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;15&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;19&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;23&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;27&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y57.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;30&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_xor&lt;30&gt;</twBEL><twBEL>Inst_FBCtl/pb_wr_cnt_30</twBEL></twPathDel><twLogDel>1.898</twLogDel><twRouteDel>4.871</twRouteDel><twTotDel>6.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.234</twSlack><twSrc BELType="FF">Inst_FBCtl/pb_wr_cnt_0</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_cnt_30</twDest><twTotPathDel>6.208</twTotPathDel><twClkSkew dest = "0.233" src = "0.256">0.023</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pb_wr_cnt_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_cnt_30</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.278</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;11&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;15&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;19&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;23&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;27&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y57.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;30&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_xor&lt;30&gt;</twBEL><twBEL>Inst_FBCtl/pb_wr_cnt_30</twBEL></twPathDel><twLogDel>1.859</twLogDel><twRouteDel>4.349</twRouteDel><twTotDel>6.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.522</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_cnt_30</twDest><twTotPathDel>5.931</twTotPathDel><twClkSkew dest = "0.233" src = "0.245">0.012</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_cnt_30</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X6Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;11&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;15&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;19&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;23&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;27&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y57.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;30&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_xor&lt;30&gt;</twBEL><twBEL>Inst_FBCtl/pb_wr_cnt_30</twBEL></twPathDel><twLogDel>1.898</twLogDel><twRouteDel>4.033</twRouteDel><twTotDel>5.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="89" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pb_wr_cnt_29 (SLICE_X4Y57.CIN), 89 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.683</twSlack><twSrc BELType="FF">Inst_camctlB/DV_O</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_cnt_29</twDest><twTotPathDel>6.757</twTotPathDel><twClkSkew dest = "0.233" src = "0.258">0.025</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/DV_O</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_cnt_29</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/DV_O</twComp><twBEL>Inst_camctlB/DV_O</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.800</twDelInfo><twComp>Inst_camctlB/DV_O</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;11&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;15&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;19&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;23&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;27&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y57.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;30&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_xor&lt;30&gt;</twBEL><twBEL>Inst_FBCtl/pb_wr_cnt_29</twBEL></twPathDel><twLogDel>1.886</twLogDel><twRouteDel>4.871</twRouteDel><twTotDel>6.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.246</twSlack><twSrc BELType="FF">Inst_FBCtl/pb_wr_cnt_0</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_cnt_29</twDest><twTotPathDel>6.196</twTotPathDel><twClkSkew dest = "0.233" src = "0.256">0.023</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pb_wr_cnt_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_cnt_29</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.278</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;11&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;15&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;19&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;23&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;27&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y57.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;30&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_xor&lt;30&gt;</twBEL><twBEL>Inst_FBCtl/pb_wr_cnt_29</twBEL></twPathDel><twLogDel>1.847</twLogDel><twRouteDel>4.349</twRouteDel><twTotDel>6.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.534</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_cnt_29</twDest><twTotPathDel>5.919</twTotPathDel><twClkSkew dest = "0.233" src = "0.245">0.012</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_cnt_29</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X6Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;11&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;15&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;19&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;23&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;27&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y57.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;30&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_xor&lt;30&gt;</twBEL><twBEL>Inst_FBCtl/pb_wr_cnt_29</twBEL></twPathDel><twLogDel>1.886</twLogDel><twRouteDel>4.033</twRouteDel><twTotDel>5.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pb_wr_addr_21 (SLICE_X2Y75.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.721</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_21</twDest><twTotPathDel>6.709</twTotPathDel><twClkSkew dest = "0.594" src = "0.629">0.035</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P2CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P2EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.224</twDelInfo><twComp>Inst_FBCtl/p2_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable311</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable311</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_21</twBEL></twPathDel><twLogDel>3.230</twLogDel><twRouteDel>3.479</twRouteDel><twTotDel>6.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.394</twSlack><twSrc BELType="FF">Inst_FBCtl/pb_wr_addr_2</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_21</twDest><twTotPathDel>5.062</twTotPathDel><twClkSkew dest = "0.239" src = "0.248">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pb_wr_addr_2</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_21</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>3.711</twRouteDel><twTotDel>5.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.560</twSlack><twSrc BELType="FF">Inst_FBCtl/pb_wr_addr_0</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_21</twDest><twTotPathDel>4.896</twTotPathDel><twClkSkew dest = "0.239" src = "0.248">0.009</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pb_wr_addr_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;3&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable313</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable316</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable31</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_21</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>3.545</twRouteDel><twTotDel>4.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA15), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">Inst_FBCtl/p2_wr_data_15</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew dest = "0.243" src = "0.208">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p2_wr_data_15</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_15</twComp><twBEL>Inst_FBCtl/p2_wr_data_15</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA0), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.365</twSlack><twSrc BELType="FF">Inst_FBCtl/p2_wr_data_0</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew dest = "0.243" src = "0.208">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p2_wr_data_0</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_3</twComp><twBEL>Inst_FBCtl/p2_wr_data_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA11), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">Inst_FBCtl/p2_wr_data_11</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew dest = "0.243" src = "0.208">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p2_wr_data_11</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y47.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_3</twComp><twBEL>Inst_FBCtl/p2_wr_data_11</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.289</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>71.0</twPctLog><twPctRoute>29.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="129"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="130" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlB/BUFG_inst/I0" logResource="Inst_camctlB/BUFG_inst/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="int_CAMB_PCLK_I"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tmcbcper_P2CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK" locationPin="MCB_X0Y1.P2CMDCLK" clockNet="CamBPClk"/><twPinLimit anchorID="132" type="MINPERIOD" name="Tmcbcper_P2CLK" slack="11.500" period="12.500" constraintValue="12.500" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK" locationPin="MCB_X0Y1.P2CLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="133" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="134"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="135" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.001" period="0.926" constraintValue="0.926" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="Inst_SysCon/pllout_xs"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.131" period="4.630" constraintValue="4.630" deviceLimit="2.499" freqLimit="400.160" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="137" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.926" period="9.260" constraintValue="4.630" deviceLimit="1.667" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_SysCon/Pclk"/></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twConstName><twItemCnt>6237</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1481</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.542</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X15Y18.B1), 32 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.128</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/dSda</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.937</twTotPathDel><twClkSkew dest = "0.482" src = "0.535">0.053</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/dSda</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X20Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dSda</twComp><twBEL>Inst_camctlB/Inst_TWICtl/dSda</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dSda</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busFreeCnt&lt;5&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>4.430</twRouteDel><twTotDel>5.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.234</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/rSda</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>4.869</twTotPathDel><twClkSkew dest = "0.242" src = "0.257">0.015</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/rSda</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X17Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/rSda</twComp><twBEL>Inst_camctlB/Inst_TWICtl/rSda</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/rSda</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busFreeCnt&lt;5&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.379</twRouteDel><twTotDel>4.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.353</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/dScl</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>4.722</twTotPathDel><twClkSkew dest = "0.482" src = "0.525">0.043</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/dScl</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X19Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dScl</twComp><twBEL>Inst_camctlB/Inst_TWICtl/dScl</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dScl</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busFreeCnt&lt;5&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.232</twRouteDel><twTotDel>4.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (SLICE_X19Y19.A5), 28 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.698</twSlack><twSrc BELType="FF">Inst_camctlB/initA_0</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twTotPathDel>5.417</twTotPathDel><twClkSkew dest = "0.242" src = "0.245">0.003</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_0</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp><twBEL>Inst_camctlB/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>Inst_camctlB/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM33</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/currAddr&lt;0&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In6</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.378</twLogDel><twRouteDel>4.039</twRouteDel><twTotDel>5.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.749</twSlack><twSrc BELType="FF">Inst_camctlB/initA_2</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twTotPathDel>5.366</twTotPathDel><twClkSkew dest = "0.242" src = "0.245">0.003</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_2</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X17Y23.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp><twBEL>Inst_camctlB/initA_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>Inst_camctlB/initA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM33</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/currAddr&lt;0&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In6</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.448</twLogDel><twRouteDel>3.918</twRouteDel><twTotDel>5.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.902</twSlack><twSrc BELType="FF">Inst_camctlB/initA_4</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twTotPathDel>5.213</twTotPathDel><twClkSkew dest = "0.242" src = "0.245">0.003</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_4</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X17Y23.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp><twBEL>Inst_camctlB/initA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>Inst_camctlB/initA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM33</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/currAddr&lt;0&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In6</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.448</twLogDel><twRouteDel>3.765</twRouteDel><twTotDel>5.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/RST_O (SLICE_X35Y16.A5), 44 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.714</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_19</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.401</twTotPathDel><twClkSkew dest = "0.156" src = "0.159">0.003</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_19</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X34Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X34Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;19&gt;</twComp><twBEL>Inst_camctlB/rstCnt_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.323</twLogDel><twRouteDel>3.078</twRouteDel><twTotDel>5.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.722</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_12</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.391</twTotPathDel><twClkSkew dest = "0.156" src = "0.161">0.005</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_12</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X34Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X34Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;15&gt;</twComp><twBEL>Inst_camctlB/rstCnt_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.323</twLogDel><twRouteDel>3.068</twRouteDel><twTotDel>5.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.793</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_17</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.322</twTotPathDel><twClkSkew dest = "0.156" src = "0.159">0.003</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_17</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X34Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X34Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;19&gt;</twComp><twBEL>Inst_camctlB/rstCnt_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.323</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>5.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Mram_CamInitRAM11 (SLICE_X14Y22.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">Inst_camctlB/regData1_2</twSrc><twDest BELType="RAM">Inst_camctlB/Mram_CamInitRAM11</twDest><twTotPathDel>0.307</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/regData1_2</twSrc><twDest BELType='RAM'>Inst_camctlB/Mram_CamInitRAM11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X15Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlB/initFb&lt;11&gt;</twComp><twBEL>Inst_camctlB/regData1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y22.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_camctlB/initFb&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y22.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>Inst_camctlB/_n0130&lt;21&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM11</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM14 (SLICE_X44Y29.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">Inst_camctlA/regData1_5</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM14</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/regData1_5</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X45Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;15&gt;</twComp><twBEL>Inst_camctlA/regData1_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y29.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_camctlA/initFb&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y29.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Inst_camctlA/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM14</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X44Y29.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.312</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM9</twDest><twTotPathDel>0.317</twTotPathDel><twClkSkew dest = "0.076" src = "0.071">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X43Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>Inst_camctlA/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM9</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.247</twRouteDel><twTotDel>0.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="163"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="164" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx"/><twPinLimit anchorID="165" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMA_MCLK_O_OBUF/CLK0" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X19Y0.CLK0" clockNet="CamClk"/><twPinLimit anchorID="166" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMB_MCLK_O_OBUF/CLK0" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X12Y2.CLK0" clockNet="CamClk"/></twPinLimitRpt></twConst><twConst anchorID="167" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="168"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="169" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx180"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMA_MCLK_O_OBUF/CLK1" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X19Y0.CLK1" clockNet="CamClk_180"/><twPinLimit anchorID="171" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMB_MCLK_O_OBUF/CLK1" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X12Y2.CLK1" clockNet="CamClk_180"/></twPinLimitRpt></twConst><twConst anchorID="172" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="173"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="174" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.251" period="1.500" constraintValue="1.500" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr2clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="175" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         6.66666667 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="176"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *
        6.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="177" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.251" period="1.500" constraintValue="1.500" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr2clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="178" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 0.416666667 HIGH 50%;</twConstName><twItemCnt>11964</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1314</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.535</twMinPer></twConstHead><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0 (SLICE_X22Y104.CE), 37 paths
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.467</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twDest><twTotPathDel>8.375</twTotPathDel><twClkSkew dest = "0.230" src = "0.244">0.014</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.243</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015472</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twBEL></twPathDel><twLogDel>1.650</twLogDel><twRouteDel>6.725</twRouteDel><twTotDel>8.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.489</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twDest><twTotPathDel>7.353</twTotPathDel><twClkSkew dest = "0.230" src = "0.244">0.014</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.997</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01547</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twBEL></twPathDel><twLogDel>1.595</twLogDel><twRouteDel>5.758</twRouteDel><twTotDel>7.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.957</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twDest><twTotPathDel>6.853</twTotPathDel><twClkSkew dest = "0.455" src = "0.501">0.046</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n014561</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01456</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0</twBEL></twPathDel><twLogDel>1.643</twLogDel><twRouteDel>5.210</twRouteDel><twTotDel>6.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (SLICE_X22Y103.CE), 37 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.498</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twTotPathDel>8.344</twTotPathDel><twClkSkew dest = "0.230" src = "0.244">0.014</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.243</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015472</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twBEL></twPathDel><twLogDel>1.650</twLogDel><twRouteDel>6.694</twRouteDel><twTotDel>8.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.520</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twTotPathDel>7.322</twTotPathDel><twClkSkew dest = "0.230" src = "0.244">0.014</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.997</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01547</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twBEL></twPathDel><twLogDel>1.595</twLogDel><twRouteDel>5.727</twRouteDel><twTotDel>7.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.988</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twTotPathDel>6.822</twTotPathDel><twClkSkew dest = "0.455" src = "0.501">0.046</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n014561</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01456</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twBEL></twPathDel><twLogDel>1.643</twLogDel><twRouteDel>5.179</twRouteDel><twTotDel>6.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (SLICE_X22Y104.CE), 37 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.503</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twDest><twTotPathDel>8.339</twTotPathDel><twClkSkew dest = "0.230" src = "0.244">0.014</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.243</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015472</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twBEL></twPathDel><twLogDel>1.614</twLogDel><twRouteDel>6.725</twRouteDel><twTotDel>8.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.525</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twDest><twTotPathDel>7.317</twTotPathDel><twClkSkew dest = "0.230" src = "0.244">0.014</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.997</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015471</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01547</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In13</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015473</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0154</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>5.758</twRouteDel><twTotDel>7.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.993</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twDest><twTotPathDel>6.817</twTotPathDel><twClkSkew dest = "0.455" src = "0.501">0.046</twClkSkew><twDelConst>24.002</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n014561</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01456</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2</twBEL></twPathDel><twLogDel>1.607</twLogDel><twRouteDel>5.210</twRouteDel><twTotDel>6.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 0.416666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_7 (SLICE_X2Y96.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_7</twDest><twTotPathDel>0.356</twTotPathDel><twClkSkew dest = "0.080" src = "0.074">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y96.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_7</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_3 (SLICE_X2Y96.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_3</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "0.080" src = "0.074">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y96.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_3</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_1 (SLICE_X2Y96.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_1</twDest><twTotPathDel>0.362</twTotPathDel><twClkSkew dest = "0.080" src = "0.074">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y96.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_1</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.002">mcb_drp_clk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="203"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 0.416666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="204" type="MINPERIOD" name="Tbcper_I" slack="22.272" period="24.002" constraintValue="24.002" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst3/I0" logResource="Inst_SysCon/BUFG_inst3/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="Inst_SysCon/mcb_drp_clk_bfg"/><twPinLimit anchorID="205" type="MINPERIOD" name="Tcp" slack="23.002" period="24.002" constraintValue="24.002" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X10Y76.CLK" clockNet="mcb_drp_clk"/><twPinLimit anchorID="206" type="MINPERIOD" name="Tmcbcper_UICLK" slack="23.002" period="24.002" constraintValue="24.002" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="207" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twConstName><twItemCnt>83</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.561</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.069</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twTotPathDel>3.483</twTotPathDel><twClkSkew dest = "0.496" src = "0.492">-0.004</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X11Y96.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.046</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>3.046</twRouteDel><twTotDel>3.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.470</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twTotPathDel>3.082</twTotPathDel><twClkSkew dest = "0.496" src = "0.492">-0.004</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X22Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.659</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.423</twLogDel><twRouteDel>2.659</twRouteDel><twTotDel>3.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.561</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twTotPathDel>2.977</twTotPathDel><twClkSkew dest = "0.496" src = "0.506">0.010</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X23Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.610</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>2.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (SLICE_X22Y96.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew dest = "0.912" src = "0.873">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X23Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21</twBEL><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>95.9</twPctLog><twPctRoute>4.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (SLICE_X22Y96.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twDest><twTotPathDel>0.429</twTotPathDel><twClkSkew dest = "0.912" src = "0.873">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X23Y96.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.054</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51</twBEL><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twBEL></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>0.054</twRouteDel><twTotDel>0.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>87.4</twPctLog><twPctRoute>12.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 (SLICE_X22Y96.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "0.912" src = "0.873">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X23Y96.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.054</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT31</twBEL><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2</twBEL></twPathDel><twLogDel>0.441</twLogDel><twRouteDel>0.054</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>89.1</twPctLog><twPctRoute>10.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="220"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="221" type="MINPERIOD" name="Tbcper_I" slack="2.900" period="4.630" constraintValue="4.630" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst2/I0" logResource="Inst_SysCon/BUFG_inst2/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="222" type="MINPERIOD" name="Tcp" slack="4.200" period="4.630" constraintValue="4.630" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;4&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK" locationPin="SLICE_X8Y95.CLK" clockNet="PClkX2"/><twPinLimit anchorID="223" type="MINPERIOD" name="Tcp" slack="4.225" period="4.630" constraintValue="4.630" deviceLimit="0.405" freqLimit="2469.136" physResource="Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;/CLK" logResource="Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK" locationPin="SLICE_X22Y96.CLK" clockNet="PClkX2"/></twPinLimitRpt></twConst><twConst anchorID="224" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="225"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="226" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twConstName><twItemCnt>7755</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1113</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.228</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7 (SLICE_X23Y96.B2), 9 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.032</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7</twDest><twTotPathDel>7.073</twTotPathDel><twClkSkew dest = "0.560" src = "0.623">0.063</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.886</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out81</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>5.920</twRouteDel><twTotDel>7.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.662</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7</twDest><twTotPathDel>6.443</twTotPathDel><twClkSkew dest = "0.560" src = "0.623">0.063</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.886</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out81</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>5.290</twRouteDel><twTotDel>6.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.744</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7</twDest><twTotPathDel>6.364</twTotPathDel><twClkSkew dest = "0.560" src = "0.620">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X15Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.886</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out81</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>5.228</twRouteDel><twTotDel>6.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (SLICE_X23Y96.A1), 9 paths
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.045</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twTotPathDel>7.060</twTotPathDel><twClkSkew dest = "0.560" src = "0.623">0.063</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>5.812</twRouteDel><twTotDel>7.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.675</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twTotPathDel>6.430</twTotPathDel><twClkSkew dest = "0.560" src = "0.623">0.063</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>5.182</twRouteDel><twTotDel>6.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.757</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twTotPathDel>6.351</twTotPathDel><twClkSkew dest = "0.560" src = "0.620">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X15Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>5.120</twRouteDel><twTotDel>6.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (SLICE_X23Y96.A1), 9 paths
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.140</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twTotPathDel>6.965</twTotPathDel><twClkSkew dest = "0.560" src = "0.623">0.063</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>5.812</twRouteDel><twTotDel>6.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.770</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twTotPathDel>6.335</twTotPathDel><twClkSkew dest = "0.560" src = "0.623">0.063</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>5.182</twRouteDel><twTotDel>6.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.852</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twTotPathDel>6.256</twTotPathDel><twClkSkew dest = "0.560" src = "0.620">0.060</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X15Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N169</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.778</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9</twBEL></twPathDel><twLogDel>1.136</twLogDel><twRouteDel>5.120</twRouteDel><twTotDel>6.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/int_rd_mode_0 (SLICE_X8Y67.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O</twSrc><twDest BELType="FF">Inst_FBCtl/int_rd_mode_0</twDest><twTotPathDel>0.828</twTotPathDel><twClkSkew dest = "0.947" src = "0.242">-0.705</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O</twSrc><twDest BELType='FF'>Inst_FBCtl/int_rd_mode_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">Inst_SysCon/pllout_x1</twSrcClk><twPathDel><twSite>SLICE_X13Y63.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg&lt;1&gt;</twComp><twBEL>Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.536</twDelInfo><twComp>Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_FBCtl/int_rd_mode&lt;1&gt;</twComp><twBEL>Inst_FBCtl/int_rd_mode_0</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.536</twRouteDel><twTotDel>0.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X28Y66.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X28Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/int_rd_mode_1 (SLICE_X8Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O</twSrc><twDest BELType="FF">Inst_FBCtl/int_rd_mode_1</twDest><twTotPathDel>1.228</twTotPathDel><twClkSkew dest = "0.947" src = "0.242">-0.705</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O</twSrc><twDest BELType='FF'>Inst_FBCtl/int_rd_mode_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">Inst_SysCon/pllout_x1</twSrcClk><twPathDel><twSite>SLICE_X12Y63.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/sreg&lt;1&gt;</twComp><twBEL>Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.942</twDelInfo><twComp>Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_FBCtl/int_rd_mode&lt;1&gt;</twComp><twBEL>Inst_FBCtl/int_rd_mode_1</twBEL></twPathDel><twLogDel>0.286</twLogDel><twRouteDel>0.942</twRouteDel><twTotDel>1.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="251"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="252" type="MINPERIOD" name="Tbcper_I" slack="7.530" period="9.260" constraintValue="9.260" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst1/I0" logResource="Inst_SysCon/BUFG_inst1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Inst_SysCon/pllout_x1"/><twPinLimit anchorID="253" type="MINPERIOD" name="Tmcbcper_P3CMDCLK" slack="7.760" period="9.260" constraintValue="9.260" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" locationPin="MCB_X0Y1.P3CMDCLK" clockNet="PClk"/><twPinLimit anchorID="254" type="MINPERIOD" name="Tcp" slack="8.260" period="9.260" constraintValue="9.260" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK" logResource="Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK" locationPin="SLICE_X22Y67.CLK" clockNet="PClk"/></twPinLimitRpt></twConst><twConst anchorID="255" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMA_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.189</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twConstOffIn anchorID="257" twDataPathType="twDataPathMaxDelay"><twSlack>0.061</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;4&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_12</twDest><twClkDel>1.786</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMA_D_I&lt;4&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>U15.PAD</twSrcSite><twPathDel><twSite>U15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMA_D_I&lt;4&gt;</twComp><twBEL>CAMA_D_I&lt;4&gt;</twBEL><twBEL>CAMA_D_I_4_IBUF</twBEL><twBEL>ProtoComp202.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.827</twDelInfo><twComp>CAMA_D_I_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41</twBEL><twBEL>Inst_camctlA/D_O_12</twBEL></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>1.827</twRouteDel><twTotDel>2.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.786</twTotDel><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_0 (SLICE_X31Y16.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twConstOffIn anchorID="259" twDataPathType="twDataPathMaxDelay"><twSlack>0.078</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;0&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_0</twDest><twClkDel>1.768</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;0&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMA_D_I&lt;0&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>M10.PAD</twSrcSite><twPathDel><twSite>M10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMA_D_I&lt;0&gt;</twComp><twBEL>CAMA_D_I&lt;0&gt;</twBEL><twBEL>CAMA_D_I_0_IBUF</twBEL><twBEL>ProtoComp202.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.792</twDelInfo><twComp>CAMA_D_I_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>Inst_camctlA/D_O&lt;0&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT17</twBEL><twBEL>Inst_camctlA/D_O_0</twBEL></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>1.792</twRouteDel><twTotDel>2.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.946</twRouteDel><twTotDel>1.768</twTotDel><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_4 (SLICE_X41Y6.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="260"><twConstOffIn anchorID="261" twDataPathType="twDataPathMaxDelay"><twSlack>0.125</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;4&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_4</twDest><twClkDel>1.786</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMA_D_I&lt;4&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>U15.PAD</twSrcSite><twPathDel><twSite>U15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMA_D_I&lt;4&gt;</twComp><twBEL>CAMA_D_I&lt;4&gt;</twBEL><twBEL>CAMA_D_I_4_IBUF</twBEL><twBEL>ProtoComp202.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.827</twDelInfo><twComp>CAMA_D_I_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT111</twBEL><twBEL>Inst_camctlA/D_O_4</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>1.827</twRouteDel><twTotDel>2.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.786</twTotDel><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X33Y9.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="262"><twConstOffIn anchorID="263" twDataPathType="twDataPathMinDelay"><twSlack>5.918</twSlack><twSrc BELType="PAD">CAMA_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVA/sreg_0</twDest><twClkDel>3.536</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVA/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_FV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_FV_I</twComp><twBEL>CAMA_FV_I</twBEL><twBEL>CAMA_FV_I_IBUF</twBEL><twBEL>ProtoComp202.IMUX.27</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.055</twDelInfo><twComp>Inst_InputSync_FVA/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVA/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVA/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.055</twRouteDel><twTotDel>3.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>3.536</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_6 (SLICE_X41Y6.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="264"><twConstOffIn anchorID="265" twDataPathType="twDataPathMinDelay"><twSlack>6.042</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;6&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_6</twDest><twClkDel>3.536</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;6&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>M11.PAD</twSrcSite><twPathDel><twSite>M11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;6&gt;</twComp><twBEL>CAMA_D_I&lt;6&gt;</twBEL><twBEL>CAMA_D_I_6_IBUF</twBEL><twBEL>ProtoComp202.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.025</twDelInfo><twComp>CAMA_D_I_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131</twBEL><twBEL>Inst_camctlA/D_O_6</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>3.536</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_5 (SLICE_X41Y6.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="266"><twConstOffIn anchorID="267" twDataPathType="twDataPathMinDelay"><twSlack>6.044</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;5&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_5</twDest><twClkDel>3.536</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;5&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>U13.PAD</twSrcSite><twPathDel><twSite>U13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;5&gt;</twComp><twBEL>CAMA_D_I&lt;5&gt;</twBEL><twBEL>CAMA_D_I_5_IBUF</twBEL><twBEL>ProtoComp202.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>CAMA_D_I_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y6.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121</twBEL><twBEL>Inst_camctlA/D_O_5</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>2.027</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>3.536</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="268" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMB_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.142</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_1 (SLICE_X18Y10.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twConstOffIn anchorID="270" twDataPathType="twDataPathMaxDelay"><twSlack>0.108</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;1&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_1</twDest><twClkDel>1.782</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;11&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMB_D_I&lt;1&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>V5.PAD</twSrcSite><twPathDel><twSite>V5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMB_D_I&lt;1&gt;</twComp><twBEL>CAMB_D_I&lt;1&gt;</twBEL><twBEL>CAMB_D_I_1_IBUF</twBEL><twBEL>ProtoComp202.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.788</twDelInfo><twComp>CAMB_D_I_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>Inst_camctlB/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT81</twBEL><twBEL>Inst_camctlB/D_O_1</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>1.788</twRouteDel><twTotDel>2.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.960</twRouteDel><twTotDel>1.782</twTotDel><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_0 (SLICE_X18Y10.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="271"><twConstOffIn anchorID="272" twDataPathType="twDataPathMaxDelay"><twSlack>0.134</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;0&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_0</twDest><twClkDel>1.782</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;11&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMB_D_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U5.PAD</twSrcSite><twPathDel><twSite>U5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMB_D_I&lt;0&gt;</twComp><twBEL>CAMB_D_I&lt;0&gt;</twBEL><twBEL>CAMB_D_I_0_IBUF</twBEL><twBEL>ProtoComp202.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.762</twDelInfo><twComp>CAMB_D_I_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>Inst_camctlB/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT17</twBEL><twBEL>Inst_camctlB/D_O_0</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>1.762</twRouteDel><twTotDel>2.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.960</twRouteDel><twTotDel>1.782</twTotDel><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_12 (SLICE_X15Y10.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twConstOffIn anchorID="274" twDataPathType="twDataPathMaxDelay"><twSlack>0.135</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;4&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_12</twDest><twClkDel>1.780</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;15&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMB_D_I&lt;4&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>U8.PAD</twSrcSite><twPathDel><twSite>U8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMB_D_I&lt;4&gt;</twComp><twBEL>CAMB_D_I&lt;4&gt;</twBEL><twBEL>CAMB_D_I_4_IBUF</twBEL><twBEL>ProtoComp202.IMUX.19</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.747</twDelInfo><twComp>CAMB_D_I_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>Inst_camctlB/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT41</twBEL><twBEL>Inst_camctlB/D_O_12</twBEL></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>1.747</twRouteDel><twTotDel>2.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>1.780</twTotDel><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X19Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twConstOffIn anchorID="276" twDataPathType="twDataPathMinDelay"><twSlack>5.854</twSlack><twSrc BELType="PAD">CAMB_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVB/sreg_0</twDest><twClkDel>3.539</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVB/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_FV_I</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_FV_I</twComp><twBEL>CAMB_FV_I</twBEL><twBEL>CAMB_FV_I_IBUF</twBEL><twBEL>ProtoComp202.IMUX.28</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>Inst_InputSync_FVB/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y15.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVB/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVB/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.994</twRouteDel><twTotDel>3.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.020</twRouteDel><twTotDel>3.539</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_3 (SLICE_X18Y10.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twConstOffIn anchorID="278" twDataPathType="twDataPathMinDelay"><twSlack>6.141</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;3&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_3</twDest><twClkDel>3.532</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;11&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_D_I&lt;3&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>M8.PAD</twSrcSite><twPathDel><twSite>M8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_D_I&lt;3&gt;</twComp><twBEL>CAMB_D_I&lt;3&gt;</twBEL><twBEL>CAMB_D_I_3_IBUF</twBEL><twBEL>ProtoComp202.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>CAMB_D_I_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_camctlB/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT101</twBEL><twBEL>Inst_camctlB/D_O_3</twBEL></twPathDel><twLogDel>1.240</twLogDel><twRouteDel>2.208</twRouteDel><twTotDel>3.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.013</twRouteDel><twTotDel>3.532</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_7 (SLICE_X15Y10.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twConstOffIn anchorID="280" twDataPathType="twDataPathMinDelay"><twSlack>6.147</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;7&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_7</twDest><twClkDel>3.530</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_D_I&lt;7&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>T6.PAD</twSrcSite><twPathDel><twSite>T6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_D_I&lt;7&gt;</twComp><twBEL>CAMB_D_I&lt;7&gt;</twBEL><twBEL>CAMB_D_I_7_IBUF</twBEL><twBEL>ProtoComp202.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.124</twDelInfo><twComp>CAMB_D_I_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlB/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT141</twBEL><twBEL>Inst_camctlB/D_O_7</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>2.124</twRouteDel><twTotDel>3.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp205.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.011</twRouteDel><twTotDel>3.530</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="281"><twConstRollup name="TS_CLK_I" fullName="TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;" type="origin" depth="0" requirement="10.001" prefType="period" actual="8.412" actualRollup="8.327" errors="0" errorRollup="0" items="360" itemsRollup="26039"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_recfg_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;" type="child" depth="1" requirement="9.260" prefType="period" actual="3.334" actualRollup="7.228" errors="0" errorRollup="0" items="0" itemsRollup="7838"/><twConstRollup name="TS_Inst_SysCon_pllout_x2" fullName="TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;" type="child" depth="2" requirement="4.630" prefType="period" actual="3.561" actualRollup="N/A" errors="0" errorRollup="0" items="83" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_xs" fullName="TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;" type="child" depth="2" requirement="0.926" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_x1" fullName="TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;" type="child" depth="2" requirement="9.260" prefType="period" actual="7.228" actualRollup="N/A" errors="0" errorRollup="0" items="7755" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="6.542" actualRollup="N/A" errors="0" errorRollup="0" items="6237" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x_180" fullName="TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x" fullName="TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         6.66666667 HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_mcb_drp_clk_bfg" fullName="TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 0.416666667 HIGH 50%;" type="child" depth="1" requirement="24.002" prefType="period" actual="8.535" actualRollup="N/A" errors="0" errorRollup="0" items="11964" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="282">0</twUnmetConstCnt><twDataSheet anchorID="283" twNameLen="15"><twSUH2ClkList anchorID="284" twDestWidth="11" twPhaseWidth="8"><twDest>CAMA_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.172</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.031</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.046</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.100</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.217</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.189</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.206</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.825</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.208</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.864</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_FV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.332</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_LV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.001</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.044</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="285" twDestWidth="11" twPhaseWidth="8"><twDest>CAMB_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.116</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.159</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.142</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.215</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.921</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.928</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.109</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.115</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.221</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.003</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_FV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.578</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.396</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_LV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.970</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.049</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="286" twDestWidth="11"><twDest>CAMA_PCLK_I</twDest><twClk2SU><twSrc>CAMA_PCLK_I</twSrc><twRiseRise>6.538</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="287" twDestWidth="11"><twDest>CAMB_PCLK_I</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseRise>6.829</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="288" twDestWidth="5"><twDest>CLK_I</twDest><twClk2SU><twSrc>CLK_I</twSrc><twRiseRise>8.535</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="289" twDestWidth="9"><twDest>fx2Clk_in</twDest><twClk2SU><twSrc>fx2Clk_in</twSrc><twRiseRise>9.482</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="290" twDestWidth="11" twWorstWindow="1.521" twWorstSetup="1.189" twWorstHold="0.332" twWorstSetupSlack="0.061" twWorstHoldSlack="5.918" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.078" twHoldSlack = "6.570" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.172</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.320</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "6.281" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.031</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.204" twHoldSlack = "6.486" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.046</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.236</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.150" twHoldSlack = "6.467" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.100</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.217</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.061" twHoldSlack = "6.534" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.189</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.284</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.503" twHoldSlack = "6.044" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.206</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.425" twHoldSlack = "6.042" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.825</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.208</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.386" twHoldSlack = "6.067" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.864</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.183</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.607" twHoldSlack = "5.918" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.332</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.249" twHoldSlack = "6.294" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.001</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.044</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="291" twDestWidth="11" twWorstWindow="1.538" twWorstSetup="1.142" twWorstHold="0.396" twWorstSetupSlack="0.108" twWorstHoldSlack="5.854" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.134" twHoldSlack = "6.409" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.116</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.159</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.108" twHoldSlack = "6.465" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.142</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.215</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.329" twHoldSlack = "6.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.921</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.076</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.322" twHoldSlack = "6.141" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.928</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.109</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.135" twHoldSlack = "6.504" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.115</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.254</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.157" twHoldSlack = "6.471" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.221</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.247" twHoldSlack = "6.300" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.003</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.050</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.414" twHoldSlack = "6.147" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.103</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.672" twHoldSlack = "5.854" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.578</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.396</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.280" twHoldSlack = "6.299" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.970</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.049</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="292"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>39522</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>8062</twConnCnt></twConstCov><twStats anchorID="293"><twMinPer>9.482</twMinPer><twFootnote number="1" /><twMaxFreq>105.463</twMaxFreq><twMinInBeforeClk>1.189</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon May 26 13:32:03 2014 </twTimestamp></twFoot><twClientInfo anchorID="294"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 482 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
