
*** Running vivado
    with args -log fir8_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fir8_test.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fir8_test.tcl -notrace
Command: link_design -top fir8_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 566.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 687.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 691.941 ; gain = 392.328
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 708.891 ; gain = 16.949

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 140a4d23b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1408.996 ; gain = 541.895
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 182a3d540

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1408.996 ; gain = 541.895
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 68 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11c04b233

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1408.996 ; gain = 541.895
INFO: [Opt 31-389] Phase Sweep created 14 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 11c04b233

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1408.996 ; gain = 541.895
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11c04b233

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1408.996 ; gain = 541.895
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11c04b233

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1408.996 ; gain = 541.895
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               8  |              68  |                                              0  |
|  Sweep                        |              14  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1408.996 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15a727663

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1408.996 ; gain = 541.895

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.996 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15a727663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1408.996 ; gain = 717.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_29/fir8_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
Command: report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_29/fir8_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep__4_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.996 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c150e5bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1408.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.996 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c6192ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1408.996 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e8b6e22e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e8b6e22e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.938 ; gain = 5.941
Phase 1 Placer Initialization | Checksum: e8b6e22e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eba90eec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 1d4acffae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1414.938 ; gain = 5.941
Phase 2 Global Placement | Checksum: 1d4acffae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18ae456b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1552ceaf3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e8cdb9be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e8cdb9be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c516ca3c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 134451c26

Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13b19e8bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13b19e8bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1414.938 ; gain = 5.941
Phase 3 Detail Placement | Checksum: 13b19e8bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1414.938 ; gain = 5.941

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1392ce05c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1392ce05c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1423.867 ; gain = 14.871
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.241. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a888b764

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1423.867 ; gain = 14.871
Phase 4.1 Post Commit Optimization | Checksum: 1a888b764

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1423.867 ; gain = 14.871

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a888b764

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1423.867 ; gain = 14.871

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a888b764

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1423.867 ; gain = 14.871

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.867 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1b2188358

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1423.867 ; gain = 14.871
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b2188358

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1423.867 ; gain = 14.871
Ending Placer Task | Checksum: 1b190ca3c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1423.867 ; gain = 14.871
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1423.867 ; gain = 14.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.867 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1430.246 ; gain = 6.379
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_29/fir8_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir8_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1430.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_placed.rpt -pb fir8_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir8_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1430.246 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f03fe481 ConstDB: 0 ShapeSum: c150e5bb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e62a8e4f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1539.039 ; gain = 101.105
Post Restoration Checksum: NetGraph: 6d579d61 NumContArr: 78d2f0ee Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e62a8e4f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1567.277 ; gain = 129.344

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e62a8e4f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1573.305 ; gain = 135.371

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e62a8e4f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1573.305 ; gain = 135.371
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14fec60ef

Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1578.434 ; gain = 140.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.276  | TNS=0.000  | WHS=-1.543 | THS=-164.997|

Phase 2 Router Initialization | Checksum: ad46d561

Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1578.434 ; gain = 140.500

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 837
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 837
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e04424ea

Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1578.434 ; gain = 140.500

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.028  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b02dbf26

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.434 ; gain = 140.500
Phase 4 Rip-up And Reroute | Checksum: 1b02dbf26

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.434 ; gain = 140.500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b02dbf26

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.434 ; gain = 140.500

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b02dbf26

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.434 ; gain = 140.500
Phase 5 Delay and Skew Optimization | Checksum: 1b02dbf26

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.434 ; gain = 140.500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ecb16ab6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.434 ; gain = 140.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.107  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a30bf374

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.434 ; gain = 140.500
Phase 6 Post Hold Fix | Checksum: 1a30bf374

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.434 ; gain = 140.500

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.227218 %
  Global Horizontal Routing Utilization  = 0.249349 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 189064b85

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.434 ; gain = 140.500

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 189064b85

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1580.402 ; gain = 142.469

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1601281cc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1580.402 ; gain = 142.469

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.107  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1601281cc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1580.402 ; gain = 142.469
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1580.402 ; gain = 142.469

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1580.402 ; gain = 150.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.402 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1595.633 ; gain = 15.230
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_29/fir8_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
Command: report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_29/fir8_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
Command: report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_29/fir8_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
Command: report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir8_test_route_status.rpt -pb fir8_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir8_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir8_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir8_test_bus_skew_routed.rpt -pb fir8_test_bus_skew_routed.pb -rpx fir8_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 13:00:46 2020...
