
Bargraph.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028e4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080029a4  080029a4  000039a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029e4  080029e4  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080029e4  080029e4  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029e4  080029e4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029e4  080029e4  000039e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080029e8  080029e8  000039e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080029ec  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  080029f8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  080029f8  00004090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000067a3  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017cc  00000000  00000000  0000a7d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e8  00000000  00000000  0000bfa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000516  00000000  00000000  0000c690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000128d6  00000000  00000000  0000cba6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007d60  00000000  00000000  0001f47c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00075058  00000000  00000000  000271dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009c234  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001770  00000000  00000000  0009c278  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0009d9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800298c 	.word	0x0800298c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800298c 	.word	0x0800298c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <desligaLeds>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void desligaLeds(){
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_UM_Pin, GPIO_PIN_RESET);
 8000224:	23a0      	movs	r3, #160	@ 0xa0
 8000226:	05db      	lsls	r3, r3, #23
 8000228:	2200      	movs	r2, #0
 800022a:	2180      	movs	r1, #128	@ 0x80
 800022c:	0018      	movs	r0, r3
 800022e:	f001 ff45 	bl	80020bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_DOIS_Pin, GPIO_PIN_RESET);
 8000232:	23a0      	movs	r3, #160	@ 0xa0
 8000234:	05db      	lsls	r3, r3, #23
 8000236:	2200      	movs	r2, #0
 8000238:	2140      	movs	r1, #64	@ 0x40
 800023a:	0018      	movs	r0, r3
 800023c:	f001 ff3e 	bl	80020bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_TRES_Pin, GPIO_PIN_RESET);
 8000240:	23a0      	movs	r3, #160	@ 0xa0
 8000242:	05db      	lsls	r3, r3, #23
 8000244:	2200      	movs	r2, #0
 8000246:	2120      	movs	r1, #32
 8000248:	0018      	movs	r0, r3
 800024a:	f001 ff37 	bl	80020bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_QUATRO_Pin, GPIO_PIN_RESET);
 800024e:	23a0      	movs	r3, #160	@ 0xa0
 8000250:	05db      	lsls	r3, r3, #23
 8000252:	2200      	movs	r2, #0
 8000254:	2110      	movs	r1, #16
 8000256:	0018      	movs	r0, r3
 8000258:	f001 ff30 	bl	80020bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_CINCO_Pin, GPIO_PIN_RESET);
 800025c:	23a0      	movs	r3, #160	@ 0xa0
 800025e:	05db      	lsls	r3, r3, #23
 8000260:	2200      	movs	r2, #0
 8000262:	2108      	movs	r1, #8
 8000264:	0018      	movs	r0, r3
 8000266:	f001 ff29 	bl	80020bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_SEIS_Pin, GPIO_PIN_RESET);
 800026a:	23a0      	movs	r3, #160	@ 0xa0
 800026c:	05db      	lsls	r3, r3, #23
 800026e:	2200      	movs	r2, #0
 8000270:	2104      	movs	r1, #4
 8000272:	0018      	movs	r0, r3
 8000274:	f001 ff22 	bl	80020bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_SETE_Pin, GPIO_PIN_RESET);
 8000278:	23a0      	movs	r3, #160	@ 0xa0
 800027a:	05db      	lsls	r3, r3, #23
 800027c:	2200      	movs	r2, #0
 800027e:	2102      	movs	r1, #2
 8000280:	0018      	movs	r0, r3
 8000282:	f001 ff1b 	bl	80020bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_OITO_Pin, GPIO_PIN_RESET);
 8000286:	23a0      	movs	r3, #160	@ 0xa0
 8000288:	05db      	lsls	r3, r3, #23
 800028a:	2200      	movs	r2, #0
 800028c:	2101      	movs	r1, #1
 800028e:	0018      	movs	r0, r3
 8000290:	f001 ff14 	bl	80020bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED_NOVE_Pin, GPIO_PIN_RESET);
 8000294:	4b07      	ldr	r3, [pc, #28]	@ (80002b4 <desligaLeds+0x94>)
 8000296:	2200      	movs	r2, #0
 8000298:	2140      	movs	r1, #64	@ 0x40
 800029a:	0018      	movs	r0, r3
 800029c:	f001 ff0e 	bl	80020bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED_DEZ_Pin, GPIO_PIN_RESET);
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <desligaLeds+0x94>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	2180      	movs	r1, #128	@ 0x80
 80002a6:	0018      	movs	r0, r3
 80002a8:	f001 ff08 	bl	80020bc <HAL_GPIO_WritePin>
}
 80002ac:	46c0      	nop			@ (mov r8, r8)
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	46c0      	nop			@ (mov r8, r8)
 80002b4:	50000400 	.word	0x50000400

080002b8 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b084      	sub	sp, #16
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
  uint32_t leituraPotenciometro = HAL_ADC_GetValue(&hadc1);
 80002c0:	4b3e      	ldr	r3, [pc, #248]	@ (80003bc <HAL_ADC_ConvCpltCallback+0x104>)
 80002c2:	0018      	movs	r0, r3
 80002c4:	f000 fee4 	bl	8001090 <HAL_ADC_GetValue>
 80002c8:	0003      	movs	r3, r0
 80002ca:	60fb      	str	r3, [r7, #12]
  int ledCount = leituraPotenciometro * 10 / 4095; // 10 LEDs e 2^12-1
 80002cc:	68fa      	ldr	r2, [r7, #12]
 80002ce:	0013      	movs	r3, r2
 80002d0:	009b      	lsls	r3, r3, #2
 80002d2:	189b      	adds	r3, r3, r2
 80002d4:	005b      	lsls	r3, r3, #1
 80002d6:	493a      	ldr	r1, [pc, #232]	@ (80003c0 <HAL_ADC_ConvCpltCallback+0x108>)
 80002d8:	0018      	movs	r0, r3
 80002da:	f7ff ff15 	bl	8000108 <__udivsi3>
 80002de:	0003      	movs	r3, r0
 80002e0:	60bb      	str	r3, [r7, #8]
  HAL_ADC_Stop_IT(&hadc1);
 80002e2:	4b36      	ldr	r3, [pc, #216]	@ (80003bc <HAL_ADC_ConvCpltCallback+0x104>)
 80002e4:	0018      	movs	r0, r3
 80002e6:	f000 fe8d 	bl	8001004 <HAL_ADC_Stop_IT>
  desligaLeds();
 80002ea:	f7ff ff99 	bl	8000220 <desligaLeds>
  if(ledCount >= 1) HAL_GPIO_WritePin(GPIOA, LED_UM_Pin, GPIO_PIN_SET);
 80002ee:	68bb      	ldr	r3, [r7, #8]
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	dd06      	ble.n	8000302 <HAL_ADC_ConvCpltCallback+0x4a>
 80002f4:	23a0      	movs	r3, #160	@ 0xa0
 80002f6:	05db      	lsls	r3, r3, #23
 80002f8:	2201      	movs	r2, #1
 80002fa:	2180      	movs	r1, #128	@ 0x80
 80002fc:	0018      	movs	r0, r3
 80002fe:	f001 fedd 	bl	80020bc <HAL_GPIO_WritePin>
  if(ledCount >= 2) HAL_GPIO_WritePin(GPIOA, LED_DOIS_Pin, GPIO_PIN_SET);
 8000302:	68bb      	ldr	r3, [r7, #8]
 8000304:	2b01      	cmp	r3, #1
 8000306:	dd06      	ble.n	8000316 <HAL_ADC_ConvCpltCallback+0x5e>
 8000308:	23a0      	movs	r3, #160	@ 0xa0
 800030a:	05db      	lsls	r3, r3, #23
 800030c:	2201      	movs	r2, #1
 800030e:	2140      	movs	r1, #64	@ 0x40
 8000310:	0018      	movs	r0, r3
 8000312:	f001 fed3 	bl	80020bc <HAL_GPIO_WritePin>
  if(ledCount >= 3) HAL_GPIO_WritePin(GPIOA, LED_TRES_Pin, GPIO_PIN_SET);
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	2b02      	cmp	r3, #2
 800031a:	dd06      	ble.n	800032a <HAL_ADC_ConvCpltCallback+0x72>
 800031c:	23a0      	movs	r3, #160	@ 0xa0
 800031e:	05db      	lsls	r3, r3, #23
 8000320:	2201      	movs	r2, #1
 8000322:	2120      	movs	r1, #32
 8000324:	0018      	movs	r0, r3
 8000326:	f001 fec9 	bl	80020bc <HAL_GPIO_WritePin>
  if(ledCount >= 4) HAL_GPIO_WritePin(GPIOA, LED_QUATRO_Pin, GPIO_PIN_SET);
 800032a:	68bb      	ldr	r3, [r7, #8]
 800032c:	2b03      	cmp	r3, #3
 800032e:	dd06      	ble.n	800033e <HAL_ADC_ConvCpltCallback+0x86>
 8000330:	23a0      	movs	r3, #160	@ 0xa0
 8000332:	05db      	lsls	r3, r3, #23
 8000334:	2201      	movs	r2, #1
 8000336:	2110      	movs	r1, #16
 8000338:	0018      	movs	r0, r3
 800033a:	f001 febf 	bl	80020bc <HAL_GPIO_WritePin>
  if(ledCount >= 5) HAL_GPIO_WritePin(GPIOA, LED_CINCO_Pin, GPIO_PIN_SET);
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	2b04      	cmp	r3, #4
 8000342:	dd06      	ble.n	8000352 <HAL_ADC_ConvCpltCallback+0x9a>
 8000344:	23a0      	movs	r3, #160	@ 0xa0
 8000346:	05db      	lsls	r3, r3, #23
 8000348:	2201      	movs	r2, #1
 800034a:	2108      	movs	r1, #8
 800034c:	0018      	movs	r0, r3
 800034e:	f001 feb5 	bl	80020bc <HAL_GPIO_WritePin>
  if(ledCount >= 6) HAL_GPIO_WritePin(GPIOA, LED_SEIS_Pin, GPIO_PIN_SET);
 8000352:	68bb      	ldr	r3, [r7, #8]
 8000354:	2b05      	cmp	r3, #5
 8000356:	dd06      	ble.n	8000366 <HAL_ADC_ConvCpltCallback+0xae>
 8000358:	23a0      	movs	r3, #160	@ 0xa0
 800035a:	05db      	lsls	r3, r3, #23
 800035c:	2201      	movs	r2, #1
 800035e:	2104      	movs	r1, #4
 8000360:	0018      	movs	r0, r3
 8000362:	f001 feab 	bl	80020bc <HAL_GPIO_WritePin>
  if(ledCount >= 7) HAL_GPIO_WritePin(GPIOA, LED_SETE_Pin, GPIO_PIN_SET);
 8000366:	68bb      	ldr	r3, [r7, #8]
 8000368:	2b06      	cmp	r3, #6
 800036a:	dd06      	ble.n	800037a <HAL_ADC_ConvCpltCallback+0xc2>
 800036c:	23a0      	movs	r3, #160	@ 0xa0
 800036e:	05db      	lsls	r3, r3, #23
 8000370:	2201      	movs	r2, #1
 8000372:	2102      	movs	r1, #2
 8000374:	0018      	movs	r0, r3
 8000376:	f001 fea1 	bl	80020bc <HAL_GPIO_WritePin>
  if(ledCount >= 8) HAL_GPIO_WritePin(GPIOA, LED_OITO_Pin, GPIO_PIN_SET);
 800037a:	68bb      	ldr	r3, [r7, #8]
 800037c:	2b07      	cmp	r3, #7
 800037e:	dd06      	ble.n	800038e <HAL_ADC_ConvCpltCallback+0xd6>
 8000380:	23a0      	movs	r3, #160	@ 0xa0
 8000382:	05db      	lsls	r3, r3, #23
 8000384:	2201      	movs	r2, #1
 8000386:	2101      	movs	r1, #1
 8000388:	0018      	movs	r0, r3
 800038a:	f001 fe97 	bl	80020bc <HAL_GPIO_WritePin>
  if(ledCount >= 9) HAL_GPIO_WritePin(GPIOB, LED_NOVE_Pin, GPIO_PIN_SET);
 800038e:	68bb      	ldr	r3, [r7, #8]
 8000390:	2b08      	cmp	r3, #8
 8000392:	dd05      	ble.n	80003a0 <HAL_ADC_ConvCpltCallback+0xe8>
 8000394:	4b0b      	ldr	r3, [pc, #44]	@ (80003c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 8000396:	2201      	movs	r2, #1
 8000398:	2140      	movs	r1, #64	@ 0x40
 800039a:	0018      	movs	r0, r3
 800039c:	f001 fe8e 	bl	80020bc <HAL_GPIO_WritePin>
  if(ledCount >= 10) HAL_GPIO_WritePin(GPIOB, LED_DEZ_Pin, GPIO_PIN_SET);
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	2b09      	cmp	r3, #9
 80003a4:	dd05      	ble.n	80003b2 <HAL_ADC_ConvCpltCallback+0xfa>
 80003a6:	4b07      	ldr	r3, [pc, #28]	@ (80003c4 <HAL_ADC_ConvCpltCallback+0x10c>)
 80003a8:	2201      	movs	r2, #1
 80003aa:	2180      	movs	r1, #128	@ 0x80
 80003ac:	0018      	movs	r0, r3
 80003ae:	f001 fe85 	bl	80020bc <HAL_GPIO_WritePin>
}
 80003b2:	46c0      	nop			@ (mov r8, r8)
 80003b4:	46bd      	mov	sp, r7
 80003b6:	b004      	add	sp, #16
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	46c0      	nop			@ (mov r8, r8)
 80003bc:	20000028 	.word	0x20000028
 80003c0:	00000fff 	.word	0x00000fff
 80003c4:	50000400 	.word	0x50000400

080003c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003cc:	f000 fa09 	bl	80007e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003d0:	f000 f810 	bl	80003f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003d4:	f000 f8be 	bl	8000554 <MX_GPIO_Init>
  MX_ADC1_Init();
 80003d8:	f000 f850 	bl	800047c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1); // Rotina de calibração do ADC
 80003dc:	4b04      	ldr	r3, [pc, #16]	@ (80003f0 <main+0x28>)
 80003de:	0018      	movs	r0, r3
 80003e0:	f001 fb0a 	bl	80019f8 <HAL_ADCEx_Calibration_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	HAL_ADC_Start_IT(&hadc1); // Inicia ADC interrupcao
 80003e4:	4b02      	ldr	r3, [pc, #8]	@ (80003f0 <main+0x28>)
 80003e6:	0018      	movs	r0, r3
 80003e8:	f000 fd94 	bl	8000f14 <HAL_ADC_Start_IT>
 80003ec:	e7fa      	b.n	80003e4 <main+0x1c>
 80003ee:	46c0      	nop			@ (mov r8, r8)
 80003f0:	20000028 	.word	0x20000028

080003f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b08d      	sub	sp, #52	@ 0x34
 80003f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fa:	2414      	movs	r4, #20
 80003fc:	193b      	adds	r3, r7, r4
 80003fe:	0018      	movs	r0, r3
 8000400:	231c      	movs	r3, #28
 8000402:	001a      	movs	r2, r3
 8000404:	2100      	movs	r1, #0
 8000406:	f002 fa95 	bl	8002934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040a:	003b      	movs	r3, r7
 800040c:	0018      	movs	r0, r3
 800040e:	2314      	movs	r3, #20
 8000410:	001a      	movs	r2, r3
 8000412:	2100      	movs	r1, #0
 8000414:	f002 fa8e 	bl	8002934 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000418:	193b      	adds	r3, r7, r4
 800041a:	2202      	movs	r2, #2
 800041c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800041e:	193b      	adds	r3, r7, r4
 8000420:	2280      	movs	r2, #128	@ 0x80
 8000422:	0052      	lsls	r2, r2, #1
 8000424:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000426:	193b      	adds	r3, r7, r4
 8000428:	2200      	movs	r2, #0
 800042a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800042c:	193b      	adds	r3, r7, r4
 800042e:	2240      	movs	r2, #64	@ 0x40
 8000430:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000432:	193b      	adds	r3, r7, r4
 8000434:	0018      	movs	r0, r3
 8000436:	f001 fe5f 	bl	80020f8 <HAL_RCC_OscConfig>
 800043a:	1e03      	subs	r3, r0, #0
 800043c:	d001      	beq.n	8000442 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 800043e:	f000 f8e7 	bl	8000610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000442:	003b      	movs	r3, r7
 8000444:	2207      	movs	r2, #7
 8000446:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000448:	003b      	movs	r3, r7
 800044a:	2200      	movs	r2, #0
 800044c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800044e:	003b      	movs	r3, r7
 8000450:	2200      	movs	r2, #0
 8000452:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000454:	003b      	movs	r3, r7
 8000456:	2200      	movs	r2, #0
 8000458:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800045a:	003b      	movs	r3, r7
 800045c:	2200      	movs	r2, #0
 800045e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000460:	003b      	movs	r3, r7
 8000462:	2101      	movs	r1, #1
 8000464:	0018      	movs	r0, r3
 8000466:	f002 f82b 	bl	80024c0 <HAL_RCC_ClockConfig>
 800046a:	1e03      	subs	r3, r0, #0
 800046c:	d001      	beq.n	8000472 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800046e:	f000 f8cf 	bl	8000610 <Error_Handler>
  }
}
 8000472:	46c0      	nop			@ (mov r8, r8)
 8000474:	46bd      	mov	sp, r7
 8000476:	b00d      	add	sp, #52	@ 0x34
 8000478:	bd90      	pop	{r4, r7, pc}
	...

0800047c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b084      	sub	sp, #16
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	0018      	movs	r0, r3
 8000486:	230c      	movs	r3, #12
 8000488:	001a      	movs	r2, r3
 800048a:	2100      	movs	r1, #0
 800048c:	f002 fa52 	bl	8002934 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000490:	4b2d      	ldr	r3, [pc, #180]	@ (8000548 <MX_ADC1_Init+0xcc>)
 8000492:	4a2e      	ldr	r2, [pc, #184]	@ (800054c <MX_ADC1_Init+0xd0>)
 8000494:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000496:	4b2c      	ldr	r3, [pc, #176]	@ (8000548 <MX_ADC1_Init+0xcc>)
 8000498:	2280      	movs	r2, #128	@ 0x80
 800049a:	05d2      	lsls	r2, r2, #23
 800049c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800049e:	4b2a      	ldr	r3, [pc, #168]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004a4:	4b28      	ldr	r3, [pc, #160]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004aa:	4b27      	ldr	r3, [pc, #156]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004b0:	4b25      	ldr	r3, [pc, #148]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004b2:	2204      	movs	r2, #4
 80004b4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004b6:	4b24      	ldr	r3, [pc, #144]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80004bc:	4b22      	ldr	r3, [pc, #136]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004be:	2200      	movs	r2, #0
 80004c0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004c2:	4b21      	ldr	r3, [pc, #132]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80004c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004ca:	2201      	movs	r2, #1
 80004cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004d0:	2220      	movs	r2, #32
 80004d2:	2100      	movs	r1, #0
 80004d4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004de:	2200      	movs	r2, #0
 80004e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80004e2:	4b19      	ldr	r3, [pc, #100]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004e4:	222c      	movs	r2, #44	@ 0x2c
 80004e6:	2100      	movs	r1, #0
 80004e8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004ea:	4b17      	ldr	r3, [pc, #92]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80004f0:	4b15      	ldr	r3, [pc, #84]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80004f6:	4b14      	ldr	r3, [pc, #80]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80004fc:	4b12      	ldr	r3, [pc, #72]	@ (8000548 <MX_ADC1_Init+0xcc>)
 80004fe:	223c      	movs	r2, #60	@ 0x3c
 8000500:	2100      	movs	r1, #0
 8000502:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000504:	4b10      	ldr	r3, [pc, #64]	@ (8000548 <MX_ADC1_Init+0xcc>)
 8000506:	2200      	movs	r2, #0
 8000508:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800050a:	4b0f      	ldr	r3, [pc, #60]	@ (8000548 <MX_ADC1_Init+0xcc>)
 800050c:	0018      	movs	r0, r3
 800050e:	f000 fb5b 	bl	8000bc8 <HAL_ADC_Init>
 8000512:	1e03      	subs	r3, r0, #0
 8000514:	d001      	beq.n	800051a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000516:	f000 f87b 	bl	8000610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800051a:	1d3b      	adds	r3, r7, #4
 800051c:	4a0c      	ldr	r2, [pc, #48]	@ (8000550 <MX_ADC1_Init+0xd4>)
 800051e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	2200      	movs	r2, #0
 8000524:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	2200      	movs	r2, #0
 800052a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800052c:	1d3a      	adds	r2, r7, #4
 800052e:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <MX_ADC1_Init+0xcc>)
 8000530:	0011      	movs	r1, r2
 8000532:	0018      	movs	r0, r3
 8000534:	f000 fee0 	bl	80012f8 <HAL_ADC_ConfigChannel>
 8000538:	1e03      	subs	r3, r0, #0
 800053a:	d001      	beq.n	8000540 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800053c:	f000 f868 	bl	8000610 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000540:	46c0      	nop			@ (mov r8, r8)
 8000542:	46bd      	mov	sp, r7
 8000544:	b004      	add	sp, #16
 8000546:	bd80      	pop	{r7, pc}
 8000548:	20000028 	.word	0x20000028
 800054c:	40012400 	.word	0x40012400
 8000550:	20000100 	.word	0x20000100

08000554 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000554:	b590      	push	{r4, r7, lr}
 8000556:	b089      	sub	sp, #36	@ 0x24
 8000558:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055a:	240c      	movs	r4, #12
 800055c:	193b      	adds	r3, r7, r4
 800055e:	0018      	movs	r0, r3
 8000560:	2314      	movs	r3, #20
 8000562:	001a      	movs	r2, r3
 8000564:	2100      	movs	r1, #0
 8000566:	f002 f9e5 	bl	8002934 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056a:	4b27      	ldr	r3, [pc, #156]	@ (8000608 <MX_GPIO_Init+0xb4>)
 800056c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800056e:	4b26      	ldr	r3, [pc, #152]	@ (8000608 <MX_GPIO_Init+0xb4>)
 8000570:	2102      	movs	r1, #2
 8000572:	430a      	orrs	r2, r1
 8000574:	635a      	str	r2, [r3, #52]	@ 0x34
 8000576:	4b24      	ldr	r3, [pc, #144]	@ (8000608 <MX_GPIO_Init+0xb4>)
 8000578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800057a:	2202      	movs	r2, #2
 800057c:	4013      	ands	r3, r2
 800057e:	60bb      	str	r3, [r7, #8]
 8000580:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000582:	4b21      	ldr	r3, [pc, #132]	@ (8000608 <MX_GPIO_Init+0xb4>)
 8000584:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000586:	4b20      	ldr	r3, [pc, #128]	@ (8000608 <MX_GPIO_Init+0xb4>)
 8000588:	2101      	movs	r1, #1
 800058a:	430a      	orrs	r2, r1
 800058c:	635a      	str	r2, [r3, #52]	@ 0x34
 800058e:	4b1e      	ldr	r3, [pc, #120]	@ (8000608 <MX_GPIO_Init+0xb4>)
 8000590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000592:	2201      	movs	r2, #1
 8000594:	4013      	ands	r3, r2
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_DEZ_Pin|LED_NOVE_Pin, GPIO_PIN_RESET);
 800059a:	4b1c      	ldr	r3, [pc, #112]	@ (800060c <MX_GPIO_Init+0xb8>)
 800059c:	2200      	movs	r2, #0
 800059e:	21c0      	movs	r1, #192	@ 0xc0
 80005a0:	0018      	movs	r0, r3
 80005a2:	f001 fd8b 	bl	80020bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_OITO_Pin|LED_SETE_Pin|LED_SEIS_Pin|LED_CINCO_Pin
 80005a6:	23a0      	movs	r3, #160	@ 0xa0
 80005a8:	05db      	lsls	r3, r3, #23
 80005aa:	2200      	movs	r2, #0
 80005ac:	21ff      	movs	r1, #255	@ 0xff
 80005ae:	0018      	movs	r0, r3
 80005b0:	f001 fd84 	bl	80020bc <HAL_GPIO_WritePin>
                          |LED_QUATRO_Pin|LED_TRES_Pin|LED_DOIS_Pin|LED_UM_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_DEZ_Pin LED_NOVE_Pin */
  GPIO_InitStruct.Pin = LED_DEZ_Pin|LED_NOVE_Pin;
 80005b4:	193b      	adds	r3, r7, r4
 80005b6:	22c0      	movs	r2, #192	@ 0xc0
 80005b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ba:	193b      	adds	r3, r7, r4
 80005bc:	2201      	movs	r2, #1
 80005be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c0:	193b      	adds	r3, r7, r4
 80005c2:	2200      	movs	r2, #0
 80005c4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c6:	193b      	adds	r3, r7, r4
 80005c8:	2200      	movs	r2, #0
 80005ca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005cc:	193b      	adds	r3, r7, r4
 80005ce:	4a0f      	ldr	r2, [pc, #60]	@ (800060c <MX_GPIO_Init+0xb8>)
 80005d0:	0019      	movs	r1, r3
 80005d2:	0010      	movs	r0, r2
 80005d4:	f001 fc08 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_OITO_Pin LED_SETE_Pin LED_SEIS_Pin LED_CINCO_Pin
                           LED_QUATRO_Pin LED_TRES_Pin LED_DOIS_Pin LED_UM_Pin */
  GPIO_InitStruct.Pin = LED_OITO_Pin|LED_SETE_Pin|LED_SEIS_Pin|LED_CINCO_Pin
 80005d8:	0021      	movs	r1, r4
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	22ff      	movs	r2, #255	@ 0xff
 80005de:	601a      	str	r2, [r3, #0]
                          |LED_QUATRO_Pin|LED_TRES_Pin|LED_DOIS_Pin|LED_UM_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	2201      	movs	r2, #1
 80005e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2200      	movs	r2, #0
 80005ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ec:	187b      	adds	r3, r7, r1
 80005ee:	2200      	movs	r2, #0
 80005f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f2:	187a      	adds	r2, r7, r1
 80005f4:	23a0      	movs	r3, #160	@ 0xa0
 80005f6:	05db      	lsls	r3, r3, #23
 80005f8:	0011      	movs	r1, r2
 80005fa:	0018      	movs	r0, r3
 80005fc:	f001 fbf4 	bl	8001de8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000600:	46c0      	nop			@ (mov r8, r8)
 8000602:	46bd      	mov	sp, r7
 8000604:	b009      	add	sp, #36	@ 0x24
 8000606:	bd90      	pop	{r4, r7, pc}
 8000608:	40021000 	.word	0x40021000
 800060c:	50000400 	.word	0x50000400

08000610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000614:	b672      	cpsid	i
}
 8000616:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000618:	46c0      	nop			@ (mov r8, r8)
 800061a:	e7fd      	b.n	8000618 <Error_Handler+0x8>

0800061c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000622:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <HAL_MspInit+0x44>)
 8000624:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000626:	4b0e      	ldr	r3, [pc, #56]	@ (8000660 <HAL_MspInit+0x44>)
 8000628:	2101      	movs	r1, #1
 800062a:	430a      	orrs	r2, r1
 800062c:	641a      	str	r2, [r3, #64]	@ 0x40
 800062e:	4b0c      	ldr	r3, [pc, #48]	@ (8000660 <HAL_MspInit+0x44>)
 8000630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000632:	2201      	movs	r2, #1
 8000634:	4013      	ands	r3, r2
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800063a:	4b09      	ldr	r3, [pc, #36]	@ (8000660 <HAL_MspInit+0x44>)
 800063c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800063e:	4b08      	ldr	r3, [pc, #32]	@ (8000660 <HAL_MspInit+0x44>)
 8000640:	2180      	movs	r1, #128	@ 0x80
 8000642:	0549      	lsls	r1, r1, #21
 8000644:	430a      	orrs	r2, r1
 8000646:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000648:	4b05      	ldr	r3, [pc, #20]	@ (8000660 <HAL_MspInit+0x44>)
 800064a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800064c:	2380      	movs	r3, #128	@ 0x80
 800064e:	055b      	lsls	r3, r3, #21
 8000650:	4013      	ands	r3, r2
 8000652:	603b      	str	r3, [r7, #0]
 8000654:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	b002      	add	sp, #8
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			@ (mov r8, r8)
 8000660:	40021000 	.word	0x40021000

08000664 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000664:	b590      	push	{r4, r7, lr}
 8000666:	b091      	sub	sp, #68	@ 0x44
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066c:	232c      	movs	r3, #44	@ 0x2c
 800066e:	18fb      	adds	r3, r7, r3
 8000670:	0018      	movs	r0, r3
 8000672:	2314      	movs	r3, #20
 8000674:	001a      	movs	r2, r3
 8000676:	2100      	movs	r1, #0
 8000678:	f002 f95c 	bl	8002934 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800067c:	2410      	movs	r4, #16
 800067e:	193b      	adds	r3, r7, r4
 8000680:	0018      	movs	r0, r3
 8000682:	231c      	movs	r3, #28
 8000684:	001a      	movs	r2, r3
 8000686:	2100      	movs	r1, #0
 8000688:	f002 f954 	bl	8002934 <memset>
  if(hadc->Instance==ADC1)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a24      	ldr	r2, [pc, #144]	@ (8000724 <HAL_ADC_MspInit+0xc0>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d142      	bne.n	800071c <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000696:	193b      	adds	r3, r7, r4
 8000698:	2280      	movs	r2, #128	@ 0x80
 800069a:	01d2      	lsls	r2, r2, #7
 800069c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	2200      	movs	r2, #0
 80006a2:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006a4:	193b      	adds	r3, r7, r4
 80006a6:	0018      	movs	r0, r3
 80006a8:	f002 f856 	bl	8002758 <HAL_RCCEx_PeriphCLKConfig>
 80006ac:	1e03      	subs	r3, r0, #0
 80006ae:	d001      	beq.n	80006b4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80006b0:	f7ff ffae 	bl	8000610 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000728 <HAL_ADC_MspInit+0xc4>)
 80006b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80006b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <HAL_ADC_MspInit+0xc4>)
 80006ba:	2180      	movs	r1, #128	@ 0x80
 80006bc:	0349      	lsls	r1, r1, #13
 80006be:	430a      	orrs	r2, r1
 80006c0:	641a      	str	r2, [r3, #64]	@ 0x40
 80006c2:	4b19      	ldr	r3, [pc, #100]	@ (8000728 <HAL_ADC_MspInit+0xc4>)
 80006c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80006c6:	2380      	movs	r3, #128	@ 0x80
 80006c8:	035b      	lsls	r3, r3, #13
 80006ca:	4013      	ands	r3, r2
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d0:	4b15      	ldr	r3, [pc, #84]	@ (8000728 <HAL_ADC_MspInit+0xc4>)
 80006d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006d4:	4b14      	ldr	r3, [pc, #80]	@ (8000728 <HAL_ADC_MspInit+0xc4>)
 80006d6:	2101      	movs	r1, #1
 80006d8:	430a      	orrs	r2, r1
 80006da:	635a      	str	r2, [r3, #52]	@ 0x34
 80006dc:	4b12      	ldr	r3, [pc, #72]	@ (8000728 <HAL_ADC_MspInit+0xc4>)
 80006de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006e0:	2201      	movs	r2, #1
 80006e2:	4013      	ands	r3, r2
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80006e8:	212c      	movs	r1, #44	@ 0x2c
 80006ea:	187b      	adds	r3, r7, r1
 80006ec:	2280      	movs	r2, #128	@ 0x80
 80006ee:	0052      	lsls	r2, r2, #1
 80006f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	2203      	movs	r2, #3
 80006f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fe:	187a      	adds	r2, r7, r1
 8000700:	23a0      	movs	r3, #160	@ 0xa0
 8000702:	05db      	lsls	r3, r3, #23
 8000704:	0011      	movs	r1, r2
 8000706:	0018      	movs	r0, r3
 8000708:	f001 fb6e 	bl	8001de8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800070c:	2200      	movs	r2, #0
 800070e:	2100      	movs	r1, #0
 8000710:	200c      	movs	r0, #12
 8000712:	f001 fb37 	bl	8001d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000716:	200c      	movs	r0, #12
 8000718:	f001 fb49 	bl	8001dae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800071c:	46c0      	nop			@ (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	b011      	add	sp, #68	@ 0x44
 8000722:	bd90      	pop	{r4, r7, pc}
 8000724:	40012400 	.word	0x40012400
 8000728:	40021000 	.word	0x40021000

0800072c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000730:	46c0      	nop			@ (mov r8, r8)
 8000732:	e7fd      	b.n	8000730 <NMI_Handler+0x4>

08000734 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000738:	46c0      	nop			@ (mov r8, r8)
 800073a:	e7fd      	b.n	8000738 <HardFault_Handler+0x4>

0800073c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000740:	46c0      	nop			@ (mov r8, r8)
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}

08000746 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800074a:	46c0      	nop			@ (mov r8, r8)
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}

08000750 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000754:	f000 f8a6 	bl	80008a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000758:	46c0      	nop			@ (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
	...

08000760 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000764:	4b03      	ldr	r3, [pc, #12]	@ (8000774 <ADC1_IRQHandler+0x14>)
 8000766:	0018      	movs	r0, r3
 8000768:	f000 fc9e 	bl	80010a8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800076c:	46c0      	nop			@ (mov r8, r8)
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	20000028 	.word	0x20000028

08000778 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800077c:	4b03      	ldr	r3, [pc, #12]	@ (800078c <SystemInit+0x14>)
 800077e:	2280      	movs	r2, #128	@ 0x80
 8000780:	0512      	lsls	r2, r2, #20
 8000782:	609a      	str	r2, [r3, #8]
#endif
}
 8000784:	46c0      	nop			@ (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000790:	480d      	ldr	r0, [pc, #52]	@ (80007c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000792:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000794:	f7ff fff0 	bl	8000778 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000798:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800079a:	e003      	b.n	80007a4 <LoopCopyDataInit>

0800079c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800079c:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800079e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80007a0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80007a2:	3104      	adds	r1, #4

080007a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80007a4:	480a      	ldr	r0, [pc, #40]	@ (80007d0 <LoopForever+0xa>)
  ldr r3, =_edata
 80007a6:	4b0b      	ldr	r3, [pc, #44]	@ (80007d4 <LoopForever+0xe>)
  adds r2, r0, r1
 80007a8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80007aa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80007ac:	d3f6      	bcc.n	800079c <CopyDataInit>
  ldr r2, =_sbss
 80007ae:	4a0a      	ldr	r2, [pc, #40]	@ (80007d8 <LoopForever+0x12>)
  b LoopFillZerobss
 80007b0:	e002      	b.n	80007b8 <LoopFillZerobss>

080007b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80007b2:	2300      	movs	r3, #0
  str  r3, [r2]
 80007b4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b6:	3204      	adds	r2, #4

080007b8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80007b8:	4b08      	ldr	r3, [pc, #32]	@ (80007dc <LoopForever+0x16>)
  cmp r2, r3
 80007ba:	429a      	cmp	r2, r3
  bcc FillZerobss
 80007bc:	d3f9      	bcc.n	80007b2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80007be:	f002 f8c1 	bl	8002944 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007c2:	f7ff fe01 	bl	80003c8 <main>

080007c6 <LoopForever>:

LoopForever:
    b LoopForever
 80007c6:	e7fe      	b.n	80007c6 <LoopForever>
  ldr   r0, =_estack
 80007c8:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 80007cc:	080029ec 	.word	0x080029ec
  ldr r0, =_sdata
 80007d0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007d4:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80007d8:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80007dc:	20000090 	.word	0x20000090

080007e0 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007e0:	e7fe      	b.n	80007e0 <DMA1_Channel1_IRQHandler>

080007e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007e2:	b580      	push	{r7, lr}
 80007e4:	b082      	sub	sp, #8
 80007e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007e8:	1dfb      	adds	r3, r7, #7
 80007ea:	2200      	movs	r2, #0
 80007ec:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ee:	2003      	movs	r0, #3
 80007f0:	f000 f80e 	bl	8000810 <HAL_InitTick>
 80007f4:	1e03      	subs	r3, r0, #0
 80007f6:	d003      	beq.n	8000800 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80007f8:	1dfb      	adds	r3, r7, #7
 80007fa:	2201      	movs	r2, #1
 80007fc:	701a      	strb	r2, [r3, #0]
 80007fe:	e001      	b.n	8000804 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000800:	f7ff ff0c 	bl	800061c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000804:	1dfb      	adds	r3, r7, #7
 8000806:	781b      	ldrb	r3, [r3, #0]
}
 8000808:	0018      	movs	r0, r3
 800080a:	46bd      	mov	sp, r7
 800080c:	b002      	add	sp, #8
 800080e:	bd80      	pop	{r7, pc}

08000810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000810:	b590      	push	{r4, r7, lr}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000818:	230f      	movs	r3, #15
 800081a:	18fb      	adds	r3, r7, r3
 800081c:	2200      	movs	r2, #0
 800081e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000820:	4b1d      	ldr	r3, [pc, #116]	@ (8000898 <HAL_InitTick+0x88>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d02b      	beq.n	8000880 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000828:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <HAL_InitTick+0x8c>)
 800082a:	681c      	ldr	r4, [r3, #0]
 800082c:	4b1a      	ldr	r3, [pc, #104]	@ (8000898 <HAL_InitTick+0x88>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	0019      	movs	r1, r3
 8000832:	23fa      	movs	r3, #250	@ 0xfa
 8000834:	0098      	lsls	r0, r3, #2
 8000836:	f7ff fc67 	bl	8000108 <__udivsi3>
 800083a:	0003      	movs	r3, r0
 800083c:	0019      	movs	r1, r3
 800083e:	0020      	movs	r0, r4
 8000840:	f7ff fc62 	bl	8000108 <__udivsi3>
 8000844:	0003      	movs	r3, r0
 8000846:	0018      	movs	r0, r3
 8000848:	f001 fac1 	bl	8001dce <HAL_SYSTICK_Config>
 800084c:	1e03      	subs	r3, r0, #0
 800084e:	d112      	bne.n	8000876 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2b03      	cmp	r3, #3
 8000854:	d80a      	bhi.n	800086c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000856:	6879      	ldr	r1, [r7, #4]
 8000858:	2301      	movs	r3, #1
 800085a:	425b      	negs	r3, r3
 800085c:	2200      	movs	r2, #0
 800085e:	0018      	movs	r0, r3
 8000860:	f001 fa90 	bl	8001d84 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000864:	4b0e      	ldr	r3, [pc, #56]	@ (80008a0 <HAL_InitTick+0x90>)
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	e00d      	b.n	8000888 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800086c:	230f      	movs	r3, #15
 800086e:	18fb      	adds	r3, r7, r3
 8000870:	2201      	movs	r2, #1
 8000872:	701a      	strb	r2, [r3, #0]
 8000874:	e008      	b.n	8000888 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000876:	230f      	movs	r3, #15
 8000878:	18fb      	adds	r3, r7, r3
 800087a:	2201      	movs	r2, #1
 800087c:	701a      	strb	r2, [r3, #0]
 800087e:	e003      	b.n	8000888 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000880:	230f      	movs	r3, #15
 8000882:	18fb      	adds	r3, r7, r3
 8000884:	2201      	movs	r2, #1
 8000886:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000888:	230f      	movs	r3, #15
 800088a:	18fb      	adds	r3, r7, r3
 800088c:	781b      	ldrb	r3, [r3, #0]
}
 800088e:	0018      	movs	r0, r3
 8000890:	46bd      	mov	sp, r7
 8000892:	b005      	add	sp, #20
 8000894:	bd90      	pop	{r4, r7, pc}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	20000008 	.word	0x20000008
 800089c:	20000000 	.word	0x20000000
 80008a0:	20000004 	.word	0x20000004

080008a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008a8:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <HAL_IncTick+0x1c>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	001a      	movs	r2, r3
 80008ae:	4b05      	ldr	r3, [pc, #20]	@ (80008c4 <HAL_IncTick+0x20>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	18d2      	adds	r2, r2, r3
 80008b4:	4b03      	ldr	r3, [pc, #12]	@ (80008c4 <HAL_IncTick+0x20>)
 80008b6:	601a      	str	r2, [r3, #0]
}
 80008b8:	46c0      	nop			@ (mov r8, r8)
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	46c0      	nop			@ (mov r8, r8)
 80008c0:	20000008 	.word	0x20000008
 80008c4:	2000008c 	.word	0x2000008c

080008c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  return uwTick;
 80008cc:	4b02      	ldr	r3, [pc, #8]	@ (80008d8 <HAL_GetTick+0x10>)
 80008ce:	681b      	ldr	r3, [r3, #0]
}
 80008d0:	0018      	movs	r0, r3
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	46c0      	nop			@ (mov r8, r8)
 80008d8:	2000008c 	.word	0x2000008c

080008dc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a05      	ldr	r2, [pc, #20]	@ (8000900 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80008ec:	401a      	ands	r2, r3
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	431a      	orrs	r2, r3
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	601a      	str	r2, [r3, #0]
}
 80008f6:	46c0      	nop			@ (mov r8, r8)
 80008f8:	46bd      	mov	sp, r7
 80008fa:	b002      	add	sp, #8
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	ff3fffff 	.word	0xff3fffff

08000904 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	23c0      	movs	r3, #192	@ 0xc0
 8000912:	041b      	lsls	r3, r3, #16
 8000914:	4013      	ands	r3, r2
}
 8000916:	0018      	movs	r0, r3
 8000918:	46bd      	mov	sp, r7
 800091a:	b002      	add	sp, #8
 800091c:	bd80      	pop	{r7, pc}

0800091e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	b084      	sub	sp, #16
 8000922:	af00      	add	r7, sp, #0
 8000924:	60f8      	str	r0, [r7, #12]
 8000926:	60b9      	str	r1, [r7, #8]
 8000928:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	695b      	ldr	r3, [r3, #20]
 800092e:	68ba      	ldr	r2, [r7, #8]
 8000930:	2104      	movs	r1, #4
 8000932:	400a      	ands	r2, r1
 8000934:	2107      	movs	r1, #7
 8000936:	4091      	lsls	r1, r2
 8000938:	000a      	movs	r2, r1
 800093a:	43d2      	mvns	r2, r2
 800093c:	401a      	ands	r2, r3
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	2104      	movs	r1, #4
 8000942:	400b      	ands	r3, r1
 8000944:	6879      	ldr	r1, [r7, #4]
 8000946:	4099      	lsls	r1, r3
 8000948:	000b      	movs	r3, r1
 800094a:	431a      	orrs	r2, r3
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000950:	46c0      	nop			@ (mov r8, r8)
 8000952:	46bd      	mov	sp, r7
 8000954:	b004      	add	sp, #16
 8000956:	bd80      	pop	{r7, pc}

08000958 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	695b      	ldr	r3, [r3, #20]
 8000966:	683a      	ldr	r2, [r7, #0]
 8000968:	2104      	movs	r1, #4
 800096a:	400a      	ands	r2, r1
 800096c:	2107      	movs	r1, #7
 800096e:	4091      	lsls	r1, r2
 8000970:	000a      	movs	r2, r1
 8000972:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	2104      	movs	r1, #4
 8000978:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800097a:	40da      	lsrs	r2, r3
 800097c:	0013      	movs	r3, r2
}
 800097e:	0018      	movs	r0, r3
 8000980:	46bd      	mov	sp, r7
 8000982:	b002      	add	sp, #8
 8000984:	bd80      	pop	{r7, pc}

08000986 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b082      	sub	sp, #8
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	68da      	ldr	r2, [r3, #12]
 8000992:	23c0      	movs	r3, #192	@ 0xc0
 8000994:	011b      	lsls	r3, r3, #4
 8000996:	4013      	ands	r3, r2
 8000998:	d101      	bne.n	800099e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800099a:	2301      	movs	r3, #1
 800099c:	e000      	b.n	80009a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800099e:	2300      	movs	r3, #0
}
 80009a0:	0018      	movs	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	b002      	add	sp, #8
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009b8:	68ba      	ldr	r2, [r7, #8]
 80009ba:	211f      	movs	r1, #31
 80009bc:	400a      	ands	r2, r1
 80009be:	210f      	movs	r1, #15
 80009c0:	4091      	lsls	r1, r2
 80009c2:	000a      	movs	r2, r1
 80009c4:	43d2      	mvns	r2, r2
 80009c6:	401a      	ands	r2, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	0e9b      	lsrs	r3, r3, #26
 80009cc:	210f      	movs	r1, #15
 80009ce:	4019      	ands	r1, r3
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	201f      	movs	r0, #31
 80009d4:	4003      	ands	r3, r0
 80009d6:	4099      	lsls	r1, r3
 80009d8:	000b      	movs	r3, r1
 80009da:	431a      	orrs	r2, r3
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80009e0:	46c0      	nop			@ (mov r8, r8)
 80009e2:	46bd      	mov	sp, r7
 80009e4:	b004      	add	sp, #16
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
 80009f0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	025b      	lsls	r3, r3, #9
 80009fa:	0a5b      	lsrs	r3, r3, #9
 80009fc:	431a      	orrs	r2, r3
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	46bd      	mov	sp, r7
 8000a06:	b002      	add	sp, #8
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b082      	sub	sp, #8
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
 8000a12:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	0252      	lsls	r2, r2, #9
 8000a1c:	0a52      	lsrs	r2, r2, #9
 8000a1e:	43d2      	mvns	r2, r2
 8000a20:	401a      	ands	r2, r3
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b002      	add	sp, #8
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	68db      	ldr	r3, [r3, #12]
 8000a3a:	2203      	movs	r2, #3
 8000a3c:	4013      	ands	r3, r2
}
 8000a3e:	0018      	movs	r0, r3
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b002      	add	sp, #8
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	695b      	ldr	r3, [r3, #20]
 8000a58:	68ba      	ldr	r2, [r7, #8]
 8000a5a:	0212      	lsls	r2, r2, #8
 8000a5c:	43d2      	mvns	r2, r2
 8000a5e:	401a      	ands	r2, r3
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	021b      	lsls	r3, r3, #8
 8000a64:	6879      	ldr	r1, [r7, #4]
 8000a66:	400b      	ands	r3, r1
 8000a68:	4904      	ldr	r1, [pc, #16]	@ (8000a7c <LL_ADC_SetChannelSamplingTime+0x34>)
 8000a6a:	400b      	ands	r3, r1
 8000a6c:	431a      	orrs	r2, r3
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	46bd      	mov	sp, r7
 8000a76:	b004      	add	sp, #16
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	46c0      	nop			@ (mov r8, r8)
 8000a7c:	7fffff00 	.word	0x7fffff00

08000a80 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	4a05      	ldr	r2, [pc, #20]	@ (8000aa4 <LL_ADC_EnableInternalRegulator+0x24>)
 8000a8e:	4013      	ands	r3, r2
 8000a90:	2280      	movs	r2, #128	@ 0x80
 8000a92:	0552      	lsls	r2, r2, #21
 8000a94:	431a      	orrs	r2, r3
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b002      	add	sp, #8
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			@ (mov r8, r8)
 8000aa4:	6fffffe8 	.word	0x6fffffe8

08000aa8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	689a      	ldr	r2, [r3, #8]
 8000ab4:	2380      	movs	r3, #128	@ 0x80
 8000ab6:	055b      	lsls	r3, r3, #21
 8000ab8:	401a      	ands	r2, r3
 8000aba:	2380      	movs	r3, #128	@ 0x80
 8000abc:	055b      	lsls	r3, r3, #21
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	d101      	bne.n	8000ac6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e000      	b.n	8000ac8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000ac6:	2300      	movs	r3, #0
}
 8000ac8:	0018      	movs	r0, r3
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b002      	add	sp, #8
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	689b      	ldr	r3, [r3, #8]
 8000adc:	4a04      	ldr	r2, [pc, #16]	@ (8000af0 <LL_ADC_Enable+0x20>)
 8000ade:	4013      	ands	r3, r2
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	431a      	orrs	r2, r3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000ae8:	46c0      	nop			@ (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b002      	add	sp, #8
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	7fffffe8 	.word	0x7fffffe8

08000af4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	4a04      	ldr	r2, [pc, #16]	@ (8000b14 <LL_ADC_Disable+0x20>)
 8000b02:	4013      	ands	r3, r2
 8000b04:	2202      	movs	r2, #2
 8000b06:	431a      	orrs	r2, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000b0c:	46c0      	nop			@ (mov r8, r8)
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	b002      	add	sp, #8
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	7fffffe8 	.word	0x7fffffe8

08000b18 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	2201      	movs	r2, #1
 8000b26:	4013      	ands	r3, r2
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d101      	bne.n	8000b30 <LL_ADC_IsEnabled+0x18>
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	e000      	b.n	8000b32 <LL_ADC_IsEnabled+0x1a>
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	0018      	movs	r0, r3
 8000b34:	46bd      	mov	sp, r7
 8000b36:	b002      	add	sp, #8
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	b082      	sub	sp, #8
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	2202      	movs	r2, #2
 8000b48:	4013      	ands	r3, r2
 8000b4a:	2b02      	cmp	r3, #2
 8000b4c:	d101      	bne.n	8000b52 <LL_ADC_IsDisableOngoing+0x18>
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e000      	b.n	8000b54 <LL_ADC_IsDisableOngoing+0x1a>
 8000b52:	2300      	movs	r3, #0
}
 8000b54:	0018      	movs	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	b002      	add	sp, #8
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	689b      	ldr	r3, [r3, #8]
 8000b68:	4a04      	ldr	r2, [pc, #16]	@ (8000b7c <LL_ADC_REG_StartConversion+0x20>)
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	2204      	movs	r2, #4
 8000b6e:	431a      	orrs	r2, r3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000b74:	46c0      	nop			@ (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	b002      	add	sp, #8
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	7fffffe8 	.word	0x7fffffe8

08000b80 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	689b      	ldr	r3, [r3, #8]
 8000b8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ba0 <LL_ADC_REG_StopConversion+0x20>)
 8000b8e:	4013      	ands	r3, r2
 8000b90:	2210      	movs	r2, #16
 8000b92:	431a      	orrs	r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8000b98:	46c0      	nop			@ (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	b002      	add	sp, #8
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	7fffffe8 	.word	0x7fffffe8

08000ba4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	689b      	ldr	r3, [r3, #8]
 8000bb0:	2204      	movs	r2, #4
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d101      	bne.n	8000bbc <LL_ADC_REG_IsConversionOngoing+0x18>
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e000      	b.n	8000bbe <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000bbc:	2300      	movs	r3, #0
}
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b002      	add	sp, #8
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b088      	sub	sp, #32
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bd0:	231f      	movs	r3, #31
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d101      	bne.n	8000bee <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
 8000bec:	e17e      	b.n	8000eec <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d10a      	bne.n	8000c0c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	f7ff fd33 	bl	8000664 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2200      	movs	r2, #0
 8000c02:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2254      	movs	r2, #84	@ 0x54
 8000c08:	2100      	movs	r1, #0
 8000c0a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	0018      	movs	r0, r3
 8000c12:	f7ff ff49 	bl	8000aa8 <LL_ADC_IsInternalRegulatorEnabled>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d114      	bne.n	8000c44 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f7ff ff2e 	bl	8000a80 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000c24:	4bb3      	ldr	r3, [pc, #716]	@ (8000ef4 <HAL_ADC_Init+0x32c>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	49b3      	ldr	r1, [pc, #716]	@ (8000ef8 <HAL_ADC_Init+0x330>)
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f7ff fa6c 	bl	8000108 <__udivsi3>
 8000c30:	0003      	movs	r3, r0
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000c36:	e002      	b.n	8000c3e <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d1f9      	bne.n	8000c38 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	0018      	movs	r0, r3
 8000c4a:	f7ff ff2d 	bl	8000aa8 <LL_ADC_IsInternalRegulatorEnabled>
 8000c4e:	1e03      	subs	r3, r0, #0
 8000c50:	d10f      	bne.n	8000c72 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c56:	2210      	movs	r2, #16
 8000c58:	431a      	orrs	r2, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c62:	2201      	movs	r2, #1
 8000c64:	431a      	orrs	r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000c6a:	231f      	movs	r3, #31
 8000c6c:	18fb      	adds	r3, r7, r3
 8000c6e:	2201      	movs	r2, #1
 8000c70:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	0018      	movs	r0, r3
 8000c78:	f7ff ff94 	bl	8000ba4 <LL_ADC_REG_IsConversionOngoing>
 8000c7c:	0003      	movs	r3, r0
 8000c7e:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c84:	2210      	movs	r2, #16
 8000c86:	4013      	ands	r3, r2
 8000c88:	d000      	beq.n	8000c8c <HAL_ADC_Init+0xc4>
 8000c8a:	e122      	b.n	8000ed2 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d000      	beq.n	8000c94 <HAL_ADC_Init+0xcc>
 8000c92:	e11e      	b.n	8000ed2 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c98:	4a98      	ldr	r2, [pc, #608]	@ (8000efc <HAL_ADC_Init+0x334>)
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f7ff ff35 	bl	8000b18 <LL_ADC_IsEnabled>
 8000cae:	1e03      	subs	r3, r0, #0
 8000cb0:	d000      	beq.n	8000cb4 <HAL_ADC_Init+0xec>
 8000cb2:	e0ad      	b.n	8000e10 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	7e1b      	ldrb	r3, [r3, #24]
 8000cbc:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000cbe:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	7e5b      	ldrb	r3, [r3, #25]
 8000cc4:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000cc6:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	7e9b      	ldrb	r3, [r3, #26]
 8000ccc:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000cce:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d002      	beq.n	8000cde <HAL_ADC_Init+0x116>
 8000cd8:	2380      	movs	r3, #128	@ 0x80
 8000cda:	015b      	lsls	r3, r3, #5
 8000cdc:	e000      	b.n	8000ce0 <HAL_ADC_Init+0x118>
 8000cde:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000ce0:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000ce6:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	691b      	ldr	r3, [r3, #16]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	da04      	bge.n	8000cfa <HAL_ADC_Init+0x132>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	691b      	ldr	r3, [r3, #16]
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	085b      	lsrs	r3, r3, #1
 8000cf8:	e001      	b.n	8000cfe <HAL_ADC_Init+0x136>
 8000cfa:	2380      	movs	r3, #128	@ 0x80
 8000cfc:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8000cfe:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	212c      	movs	r1, #44	@ 0x2c
 8000d04:	5c5b      	ldrb	r3, [r3, r1]
 8000d06:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000d08:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000d0a:	69ba      	ldr	r2, [r7, #24]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2220      	movs	r2, #32
 8000d14:	5c9b      	ldrb	r3, [r3, r2]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d115      	bne.n	8000d46 <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	7e9b      	ldrb	r3, [r3, #26]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d105      	bne.n	8000d2e <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000d22:	69bb      	ldr	r3, [r7, #24]
 8000d24:	2280      	movs	r2, #128	@ 0x80
 8000d26:	0252      	lsls	r2, r2, #9
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	61bb      	str	r3, [r7, #24]
 8000d2c:	e00b      	b.n	8000d46 <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d32:	2220      	movs	r2, #32
 8000d34:	431a      	orrs	r2, r3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d3e:	2201      	movs	r2, #1
 8000d40:	431a      	orrs	r2, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d00a      	beq.n	8000d64 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d52:	23e0      	movs	r3, #224	@ 0xe0
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	69ba      	ldr	r2, [r7, #24]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	68db      	ldr	r3, [r3, #12]
 8000d6a:	4a65      	ldr	r2, [pc, #404]	@ (8000f00 <HAL_ADC_Init+0x338>)
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	0019      	movs	r1, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	69ba      	ldr	r2, [r7, #24]
 8000d76:	430a      	orrs	r2, r1
 8000d78:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	0f9b      	lsrs	r3, r3, #30
 8000d80:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000d86:	4313      	orrs	r3, r2
 8000d88:	697a      	ldr	r2, [r7, #20]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	223c      	movs	r2, #60	@ 0x3c
 8000d92:	5c9b      	ldrb	r3, [r3, r2]
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d111      	bne.n	8000dbc <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	0f9b      	lsrs	r3, r3, #30
 8000d9e:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000da4:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8000daa:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8000db0:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	2201      	movs	r2, #1
 8000db8:	4313      	orrs	r3, r2
 8000dba:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	691b      	ldr	r3, [r3, #16]
 8000dc2:	4a50      	ldr	r2, [pc, #320]	@ (8000f04 <HAL_ADC_Init+0x33c>)
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	0019      	movs	r1, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	697a      	ldr	r2, [r7, #20]
 8000dce:	430a      	orrs	r2, r1
 8000dd0:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	685a      	ldr	r2, [r3, #4]
 8000dd6:	23c0      	movs	r3, #192	@ 0xc0
 8000dd8:	061b      	lsls	r3, r3, #24
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d018      	beq.n	8000e10 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000de2:	2380      	movs	r3, #128	@ 0x80
 8000de4:	05db      	lsls	r3, r3, #23
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d012      	beq.n	8000e10 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000dee:	2380      	movs	r3, #128	@ 0x80
 8000df0:	061b      	lsls	r3, r3, #24
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d00c      	beq.n	8000e10 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000df6:	4b44      	ldr	r3, [pc, #272]	@ (8000f08 <HAL_ADC_Init+0x340>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a44      	ldr	r2, [pc, #272]	@ (8000f0c <HAL_ADC_Init+0x344>)
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	0019      	movs	r1, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685a      	ldr	r2, [r3, #4]
 8000e04:	23f0      	movs	r3, #240	@ 0xf0
 8000e06:	039b      	lsls	r3, r3, #14
 8000e08:	401a      	ands	r2, r3
 8000e0a:	4b3f      	ldr	r3, [pc, #252]	@ (8000f08 <HAL_ADC_Init+0x340>)
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6818      	ldr	r0, [r3, #0]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e18:	001a      	movs	r2, r3
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	f7ff fd7f 	bl	800091e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6818      	ldr	r0, [r3, #0]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e28:	4939      	ldr	r1, [pc, #228]	@ (8000f10 <HAL_ADC_Init+0x348>)
 8000e2a:	001a      	movs	r2, r3
 8000e2c:	f7ff fd77 	bl	800091e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	691b      	ldr	r3, [r3, #16]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d109      	bne.n	8000e4c <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2110      	movs	r1, #16
 8000e44:	4249      	negs	r1, r1
 8000e46:	430a      	orrs	r2, r1
 8000e48:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e4a:	e018      	b.n	8000e7e <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	691a      	ldr	r2, [r3, #16]
 8000e50:	2380      	movs	r3, #128	@ 0x80
 8000e52:	039b      	lsls	r3, r3, #14
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d112      	bne.n	8000e7e <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	69db      	ldr	r3, [r3, #28]
 8000e62:	3b01      	subs	r3, #1
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	221c      	movs	r2, #28
 8000e68:	4013      	ands	r3, r2
 8000e6a:	2210      	movs	r2, #16
 8000e6c:	4252      	negs	r2, r2
 8000e6e:	409a      	lsls	r2, r3
 8000e70:	0011      	movs	r1, r2
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	430a      	orrs	r2, r1
 8000e7c:	629a      	str	r2, [r3, #40]	@ 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2100      	movs	r1, #0
 8000e84:	0018      	movs	r0, r3
 8000e86:	f7ff fd67 	bl	8000958 <LL_ADC_GetSamplingTimeCommonChannels>
 8000e8a:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d10b      	bne.n	8000eac <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2200      	movs	r2, #0
 8000e98:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e9e:	2203      	movs	r2, #3
 8000ea0:	4393      	bics	r3, r2
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	431a      	orrs	r2, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000eaa:	e01c      	b.n	8000ee6 <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb0:	2212      	movs	r2, #18
 8000eb2:	4393      	bics	r3, r2
 8000eb4:	2210      	movs	r2, #16
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	431a      	orrs	r2, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8000ec8:	231f      	movs	r3, #31
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000ed0:	e009      	b.n	8000ee6 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed6:	2210      	movs	r2, #16
 8000ed8:	431a      	orrs	r2, r3
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000ede:	231f      	movs	r3, #31
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8000ee6:	231f      	movs	r3, #31
 8000ee8:	18fb      	adds	r3, r7, r3
 8000eea:	781b      	ldrb	r3, [r3, #0]
}
 8000eec:	0018      	movs	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b008      	add	sp, #32
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20000000 	.word	0x20000000
 8000ef8:	00030d40 	.word	0x00030d40
 8000efc:	fffffefd 	.word	0xfffffefd
 8000f00:	ffde0201 	.word	0xffde0201
 8000f04:	1ffffc02 	.word	0x1ffffc02
 8000f08:	40012708 	.word	0x40012708
 8000f0c:	ffc3ffff 	.word	0xffc3ffff
 8000f10:	7fffff04 	.word	0x7fffff04

08000f14 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8000f14:	b5b0      	push	{r4, r5, r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	0018      	movs	r0, r3
 8000f22:	f7ff fe3f 	bl	8000ba4 <LL_ADC_REG_IsConversionOngoing>
 8000f26:	1e03      	subs	r3, r0, #0
 8000f28:	d15f      	bne.n	8000fea <HAL_ADC_Start_IT+0xd6>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2254      	movs	r2, #84	@ 0x54
 8000f2e:	5c9b      	ldrb	r3, [r3, r2]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d101      	bne.n	8000f38 <HAL_ADC_Start_IT+0x24>
 8000f34:	2302      	movs	r3, #2
 8000f36:	e05f      	b.n	8000ff8 <HAL_ADC_Start_IT+0xe4>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2254      	movs	r2, #84	@ 0x54
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000f40:	250f      	movs	r5, #15
 8000f42:	197c      	adds	r4, r7, r5
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	0018      	movs	r0, r3
 8000f48:	f000 fbe8 	bl	800171c <ADC_Enable>
 8000f4c:	0003      	movs	r3, r0
 8000f4e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f50:	197b      	adds	r3, r7, r5
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d143      	bne.n	8000fe0 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f5c:	4a28      	ldr	r2, [pc, #160]	@ (8001000 <HAL_ADC_Start_IT+0xec>)
 8000f5e:	4013      	ands	r3, r2
 8000f60:	2280      	movs	r2, #128	@ 0x80
 8000f62:	0052      	lsls	r2, r2, #1
 8000f64:	431a      	orrs	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	221c      	movs	r2, #28
 8000f76:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2254      	movs	r2, #84	@ 0x54
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	211c      	movs	r1, #28
 8000f8c:	438a      	bics	r2, r1
 8000f8e:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	695b      	ldr	r3, [r3, #20]
 8000f94:	2b08      	cmp	r3, #8
 8000f96:	d108      	bne.n	8000faa <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	685a      	ldr	r2, [r3, #4]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2108      	movs	r1, #8
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	605a      	str	r2, [r3, #4]
          break;
 8000fa8:	e008      	b.n	8000fbc <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	685a      	ldr	r2, [r3, #4]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2104      	movs	r1, #4
 8000fb6:	430a      	orrs	r2, r1
 8000fb8:	605a      	str	r2, [r3, #4]
          break;
 8000fba:	46c0      	nop			@ (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d107      	bne.n	8000fd4 <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	685a      	ldr	r2, [r3, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2110      	movs	r1, #16
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f7ff fdbf 	bl	8000b5c <LL_ADC_REG_StartConversion>
 8000fde:	e008      	b.n	8000ff2 <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2254      	movs	r2, #84	@ 0x54
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	5499      	strb	r1, [r3, r2]
 8000fe8:	e003      	b.n	8000ff2 <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000fea:	230f      	movs	r3, #15
 8000fec:	18fb      	adds	r3, r7, r3
 8000fee:	2202      	movs	r2, #2
 8000ff0:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	18fb      	adds	r3, r7, r3
 8000ff6:	781b      	ldrb	r3, [r3, #0]
}
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	b004      	add	sp, #16
 8000ffe:	bdb0      	pop	{r4, r5, r7, pc}
 8001000:	fffff0fe 	.word	0xfffff0fe

08001004 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8001004:	b5b0      	push	{r4, r5, r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2254      	movs	r2, #84	@ 0x54
 8001010:	5c9b      	ldrb	r3, [r3, r2]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d101      	bne.n	800101a <HAL_ADC_Stop_IT+0x16>
 8001016:	2302      	movs	r3, #2
 8001018:	e033      	b.n	8001082 <HAL_ADC_Stop_IT+0x7e>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2254      	movs	r2, #84	@ 0x54
 800101e:	2101      	movs	r1, #1
 8001020:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001022:	250f      	movs	r5, #15
 8001024:	197c      	adds	r4, r7, r5
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	0018      	movs	r0, r3
 800102a:	f000 fb3b 	bl	80016a4 <ADC_ConversionStop>
 800102e:	0003      	movs	r3, r0
 8001030:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001032:	0028      	movs	r0, r5
 8001034:	183b      	adds	r3, r7, r0
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d11b      	bne.n	8001074 <HAL_ADC_Stop_IT+0x70>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	211c      	movs	r1, #28
 8001048:	438a      	bics	r2, r1
 800104a:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800104c:	0005      	movs	r5, r0
 800104e:	183c      	adds	r4, r7, r0
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	0018      	movs	r0, r3
 8001054:	f000 fbe0 	bl	8001818 <ADC_Disable>
 8001058:	0003      	movs	r3, r0
 800105a:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800105c:	197b      	adds	r3, r7, r5
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d107      	bne.n	8001074 <HAL_ADC_Stop_IT+0x70>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001068:	4a08      	ldr	r2, [pc, #32]	@ (800108c <HAL_ADC_Stop_IT+0x88>)
 800106a:	4013      	ands	r3, r2
 800106c:	2201      	movs	r2, #1
 800106e:	431a      	orrs	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2254      	movs	r2, #84	@ 0x54
 8001078:	2100      	movs	r1, #0
 800107a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800107c:	230f      	movs	r3, #15
 800107e:	18fb      	adds	r3, r7, r3
 8001080:	781b      	ldrb	r3, [r3, #0]
}
 8001082:	0018      	movs	r0, r3
 8001084:	46bd      	mov	sp, r7
 8001086:	b004      	add	sp, #16
 8001088:	bdb0      	pop	{r4, r5, r7, pc}
 800108a:	46c0      	nop			@ (mov r8, r8)
 800108c:	fffffefe 	.word	0xfffffefe

08001090 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800109e:	0018      	movs	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b002      	add	sp, #8
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	2202      	movs	r2, #2
 80010c8:	4013      	ands	r3, r2
 80010ca:	d017      	beq.n	80010fc <HAL_ADC_IRQHandler+0x54>
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2202      	movs	r2, #2
 80010d0:	4013      	ands	r3, r2
 80010d2:	d013      	beq.n	80010fc <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010d8:	2210      	movs	r2, #16
 80010da:	4013      	ands	r3, r2
 80010dc:	d106      	bne.n	80010ec <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010e2:	2280      	movs	r2, #128	@ 0x80
 80010e4:	0112      	lsls	r2, r2, #4
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	0018      	movs	r0, r3
 80010f0:	f000 fd8c 	bl	8001c0c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2202      	movs	r2, #2
 80010fa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	2204      	movs	r2, #4
 8001100:	4013      	ands	r3, r2
 8001102:	d003      	beq.n	800110c <HAL_ADC_IRQHandler+0x64>
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2204      	movs	r2, #4
 8001108:	4013      	ands	r3, r2
 800110a:	d107      	bne.n	800111c <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	2208      	movs	r2, #8
 8001110:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001112:	d04d      	beq.n	80011b0 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	2208      	movs	r2, #8
 8001118:	4013      	ands	r3, r2
 800111a:	d049      	beq.n	80011b0 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001120:	2210      	movs	r2, #16
 8001122:	4013      	ands	r3, r2
 8001124:	d106      	bne.n	8001134 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800112a:	2280      	movs	r2, #128	@ 0x80
 800112c:	0092      	lsls	r2, r2, #2
 800112e:	431a      	orrs	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	0018      	movs	r0, r3
 800113a:	f7ff fc24 	bl	8000986 <LL_ADC_REG_IsTriggerSourceSWStart>
 800113e:	1e03      	subs	r3, r0, #0
 8001140:	d02e      	beq.n	80011a0 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	7e9b      	ldrb	r3, [r3, #26]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d12a      	bne.n	80011a0 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2208      	movs	r2, #8
 8001152:	4013      	ands	r3, r2
 8001154:	2b08      	cmp	r3, #8
 8001156:	d123      	bne.n	80011a0 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	0018      	movs	r0, r3
 800115e:	f7ff fd21 	bl	8000ba4 <LL_ADC_REG_IsConversionOngoing>
 8001162:	1e03      	subs	r3, r0, #0
 8001164:	d110      	bne.n	8001188 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	685a      	ldr	r2, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	210c      	movs	r1, #12
 8001172:	438a      	bics	r2, r1
 8001174:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800117a:	4a56      	ldr	r2, [pc, #344]	@ (80012d4 <HAL_ADC_IRQHandler+0x22c>)
 800117c:	4013      	ands	r3, r2
 800117e:	2201      	movs	r2, #1
 8001180:	431a      	orrs	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	659a      	str	r2, [r3, #88]	@ 0x58
 8001186:	e00b      	b.n	80011a0 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118c:	2220      	movs	r2, #32
 800118e:	431a      	orrs	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001198:	2201      	movs	r2, #1
 800119a:	431a      	orrs	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	0018      	movs	r0, r3
 80011a4:	f7ff f888 	bl	80002b8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	220c      	movs	r2, #12
 80011ae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	2280      	movs	r2, #128	@ 0x80
 80011b4:	4013      	ands	r3, r2
 80011b6:	d012      	beq.n	80011de <HAL_ADC_IRQHandler+0x136>
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	2280      	movs	r2, #128	@ 0x80
 80011bc:	4013      	ands	r3, r2
 80011be:	d00e      	beq.n	80011de <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c4:	2280      	movs	r2, #128	@ 0x80
 80011c6:	0252      	lsls	r2, r2, #9
 80011c8:	431a      	orrs	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	0018      	movs	r0, r3
 80011d2:	f000 f881 	bl	80012d8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2280      	movs	r2, #128	@ 0x80
 80011dc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	2380      	movs	r3, #128	@ 0x80
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	4013      	ands	r3, r2
 80011e6:	d014      	beq.n	8001212 <HAL_ADC_IRQHandler+0x16a>
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	2380      	movs	r3, #128	@ 0x80
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	4013      	ands	r3, r2
 80011f0:	d00f      	beq.n	8001212 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f6:	2280      	movs	r2, #128	@ 0x80
 80011f8:	0292      	lsls	r2, r2, #10
 80011fa:	431a      	orrs	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	0018      	movs	r0, r3
 8001204:	f000 fcf2 	bl	8001bec <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2280      	movs	r2, #128	@ 0x80
 800120e:	0052      	lsls	r2, r2, #1
 8001210:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	2380      	movs	r3, #128	@ 0x80
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4013      	ands	r3, r2
 800121a:	d014      	beq.n	8001246 <HAL_ADC_IRQHandler+0x19e>
 800121c:	68fa      	ldr	r2, [r7, #12]
 800121e:	2380      	movs	r3, #128	@ 0x80
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4013      	ands	r3, r2
 8001224:	d00f      	beq.n	8001246 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800122a:	2280      	movs	r2, #128	@ 0x80
 800122c:	02d2      	lsls	r2, r2, #11
 800122e:	431a      	orrs	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	0018      	movs	r0, r3
 8001238:	f000 fce0 	bl	8001bfc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2280      	movs	r2, #128	@ 0x80
 8001242:	0092      	lsls	r2, r2, #2
 8001244:	601a      	str	r2, [r3, #0]
  }
  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	2210      	movs	r2, #16
 800124a:	4013      	ands	r3, r2
 800124c:	d02b      	beq.n	80012a6 <HAL_ADC_IRQHandler+0x1fe>
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2210      	movs	r2, #16
 8001252:	4013      	ands	r3, r2
 8001254:	d027      	beq.n	80012a6 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	2b00      	cmp	r3, #0
 800125c:	d102      	bne.n	8001264 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800125e:	2301      	movs	r3, #1
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	e008      	b.n	8001276 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	0018      	movs	r0, r3
 800126a:	f7ff fbe0 	bl	8000a2e <LL_ADC_REG_GetDMATransfer>
 800126e:	1e03      	subs	r3, r0, #0
 8001270:	d001      	beq.n	8001276 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001272:	2301      	movs	r3, #1
 8001274:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d110      	bne.n	800129e <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001280:	2280      	movs	r2, #128	@ 0x80
 8001282:	00d2      	lsls	r2, r2, #3
 8001284:	431a      	orrs	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800128e:	2202      	movs	r2, #2
 8001290:	431a      	orrs	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	0018      	movs	r0, r3
 800129a:	f000 f825 	bl	80012e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2210      	movs	r2, #16
 80012a4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	2380      	movs	r3, #128	@ 0x80
 80012aa:	019b      	lsls	r3, r3, #6
 80012ac:	4013      	ands	r3, r2
 80012ae:	d00d      	beq.n	80012cc <HAL_ADC_IRQHandler+0x224>
 80012b0:	68fa      	ldr	r2, [r7, #12]
 80012b2:	2380      	movs	r3, #128	@ 0x80
 80012b4:	019b      	lsls	r3, r3, #6
 80012b6:	4013      	ands	r3, r2
 80012b8:	d008      	beq.n	80012cc <HAL_ADC_IRQHandler+0x224>
  {
    /* Level out of window 1 callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	0018      	movs	r0, r3
 80012be:	f000 fcad 	bl	8001c1c <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2280      	movs	r2, #128	@ 0x80
 80012c8:	0192      	lsls	r2, r2, #6
 80012ca:	601a      	str	r2, [r3, #0]
  }
}
 80012cc:	46c0      	nop			@ (mov r8, r8)
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b006      	add	sp, #24
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	fffffefe 	.word	0xfffffefe

080012d8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80012e0:	46c0      	nop			@ (mov r8, r8)
 80012e2:	46bd      	mov	sp, r7
 80012e4:	b002      	add	sp, #8
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80012f0:	46c0      	nop			@ (mov r8, r8)
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b002      	add	sp, #8
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001302:	2317      	movs	r3, #23
 8001304:	18fb      	adds	r3, r7, r3
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2254      	movs	r2, #84	@ 0x54
 8001312:	5c9b      	ldrb	r3, [r3, r2]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d101      	bne.n	800131c <HAL_ADC_ConfigChannel+0x24>
 8001318:	2302      	movs	r3, #2
 800131a:	e1be      	b.n	800169a <HAL_ADC_ConfigChannel+0x3a2>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2254      	movs	r2, #84	@ 0x54
 8001320:	2101      	movs	r1, #1
 8001322:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	0018      	movs	r0, r3
 800132a:	f7ff fc3b 	bl	8000ba4 <LL_ADC_REG_IsConversionOngoing>
 800132e:	1e03      	subs	r3, r0, #0
 8001330:	d000      	beq.n	8001334 <HAL_ADC_ConfigChannel+0x3c>
 8001332:	e1a1      	b.n	8001678 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b02      	cmp	r3, #2
 800133a:	d100      	bne.n	800133e <HAL_ADC_ConfigChannel+0x46>
 800133c:	e152      	b.n	80015e4 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	691a      	ldr	r2, [r3, #16]
 8001342:	2380      	movs	r3, #128	@ 0x80
 8001344:	061b      	lsls	r3, r3, #24
 8001346:	429a      	cmp	r2, r3
 8001348:	d004      	beq.n	8001354 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800134e:	4ac2      	ldr	r2, [pc, #776]	@ (8001658 <HAL_ADC_ConfigChannel+0x360>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d108      	bne.n	8001366 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	0019      	movs	r1, r3
 800135e:	0010      	movs	r0, r2
 8001360:	f7ff fb42 	bl	80009e8 <LL_ADC_REG_SetSequencerChAdd>
 8001364:	e0ed      	b.n	8001542 <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	211f      	movs	r1, #31
 8001370:	400b      	ands	r3, r1
 8001372:	210f      	movs	r1, #15
 8001374:	4099      	lsls	r1, r3
 8001376:	000b      	movs	r3, r1
 8001378:	43db      	mvns	r3, r3
 800137a:	4013      	ands	r3, r2
 800137c:	0019      	movs	r1, r3
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	025b      	lsls	r3, r3, #9
 8001384:	0a5b      	lsrs	r3, r3, #9
 8001386:	d105      	bne.n	8001394 <HAL_ADC_ConfigChannel+0x9c>
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	0e9b      	lsrs	r3, r3, #26
 800138e:	221f      	movs	r2, #31
 8001390:	4013      	ands	r3, r2
 8001392:	e0bc      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2201      	movs	r2, #1
 800139a:	4013      	ands	r3, r2
 800139c:	d000      	beq.n	80013a0 <HAL_ADC_ConfigChannel+0xa8>
 800139e:	e0b5      	b.n	800150c <HAL_ADC_ConfigChannel+0x214>
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2202      	movs	r2, #2
 80013a6:	4013      	ands	r3, r2
 80013a8:	d000      	beq.n	80013ac <HAL_ADC_ConfigChannel+0xb4>
 80013aa:	e0ad      	b.n	8001508 <HAL_ADC_ConfigChannel+0x210>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2204      	movs	r2, #4
 80013b2:	4013      	ands	r3, r2
 80013b4:	d000      	beq.n	80013b8 <HAL_ADC_ConfigChannel+0xc0>
 80013b6:	e0a5      	b.n	8001504 <HAL_ADC_ConfigChannel+0x20c>
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2208      	movs	r2, #8
 80013be:	4013      	ands	r3, r2
 80013c0:	d000      	beq.n	80013c4 <HAL_ADC_ConfigChannel+0xcc>
 80013c2:	e09d      	b.n	8001500 <HAL_ADC_ConfigChannel+0x208>
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2210      	movs	r2, #16
 80013ca:	4013      	ands	r3, r2
 80013cc:	d000      	beq.n	80013d0 <HAL_ADC_ConfigChannel+0xd8>
 80013ce:	e095      	b.n	80014fc <HAL_ADC_ConfigChannel+0x204>
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2220      	movs	r2, #32
 80013d6:	4013      	ands	r3, r2
 80013d8:	d000      	beq.n	80013dc <HAL_ADC_ConfigChannel+0xe4>
 80013da:	e08d      	b.n	80014f8 <HAL_ADC_ConfigChannel+0x200>
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2240      	movs	r2, #64	@ 0x40
 80013e2:	4013      	ands	r3, r2
 80013e4:	d000      	beq.n	80013e8 <HAL_ADC_ConfigChannel+0xf0>
 80013e6:	e085      	b.n	80014f4 <HAL_ADC_ConfigChannel+0x1fc>
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2280      	movs	r2, #128	@ 0x80
 80013ee:	4013      	ands	r3, r2
 80013f0:	d000      	beq.n	80013f4 <HAL_ADC_ConfigChannel+0xfc>
 80013f2:	e07d      	b.n	80014f0 <HAL_ADC_ConfigChannel+0x1f8>
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	2380      	movs	r3, #128	@ 0x80
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4013      	ands	r3, r2
 80013fe:	d000      	beq.n	8001402 <HAL_ADC_ConfigChannel+0x10a>
 8001400:	e074      	b.n	80014ec <HAL_ADC_ConfigChannel+0x1f4>
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	2380      	movs	r3, #128	@ 0x80
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	4013      	ands	r3, r2
 800140c:	d000      	beq.n	8001410 <HAL_ADC_ConfigChannel+0x118>
 800140e:	e06b      	b.n	80014e8 <HAL_ADC_ConfigChannel+0x1f0>
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	2380      	movs	r3, #128	@ 0x80
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	4013      	ands	r3, r2
 800141a:	d000      	beq.n	800141e <HAL_ADC_ConfigChannel+0x126>
 800141c:	e062      	b.n	80014e4 <HAL_ADC_ConfigChannel+0x1ec>
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	2380      	movs	r3, #128	@ 0x80
 8001424:	011b      	lsls	r3, r3, #4
 8001426:	4013      	ands	r3, r2
 8001428:	d000      	beq.n	800142c <HAL_ADC_ConfigChannel+0x134>
 800142a:	e059      	b.n	80014e0 <HAL_ADC_ConfigChannel+0x1e8>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	2380      	movs	r3, #128	@ 0x80
 8001432:	015b      	lsls	r3, r3, #5
 8001434:	4013      	ands	r3, r2
 8001436:	d151      	bne.n	80014dc <HAL_ADC_ConfigChannel+0x1e4>
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	2380      	movs	r3, #128	@ 0x80
 800143e:	019b      	lsls	r3, r3, #6
 8001440:	4013      	ands	r3, r2
 8001442:	d149      	bne.n	80014d8 <HAL_ADC_ConfigChannel+0x1e0>
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	2380      	movs	r3, #128	@ 0x80
 800144a:	01db      	lsls	r3, r3, #7
 800144c:	4013      	ands	r3, r2
 800144e:	d141      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x1dc>
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	2380      	movs	r3, #128	@ 0x80
 8001456:	021b      	lsls	r3, r3, #8
 8001458:	4013      	ands	r3, r2
 800145a:	d139      	bne.n	80014d0 <HAL_ADC_ConfigChannel+0x1d8>
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	2380      	movs	r3, #128	@ 0x80
 8001462:	025b      	lsls	r3, r3, #9
 8001464:	4013      	ands	r3, r2
 8001466:	d131      	bne.n	80014cc <HAL_ADC_ConfigChannel+0x1d4>
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	2380      	movs	r3, #128	@ 0x80
 800146e:	029b      	lsls	r3, r3, #10
 8001470:	4013      	ands	r3, r2
 8001472:	d129      	bne.n	80014c8 <HAL_ADC_ConfigChannel+0x1d0>
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	2380      	movs	r3, #128	@ 0x80
 800147a:	02db      	lsls	r3, r3, #11
 800147c:	4013      	ands	r3, r2
 800147e:	d121      	bne.n	80014c4 <HAL_ADC_ConfigChannel+0x1cc>
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	2380      	movs	r3, #128	@ 0x80
 8001486:	031b      	lsls	r3, r3, #12
 8001488:	4013      	ands	r3, r2
 800148a:	d119      	bne.n	80014c0 <HAL_ADC_ConfigChannel+0x1c8>
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	2380      	movs	r3, #128	@ 0x80
 8001492:	035b      	lsls	r3, r3, #13
 8001494:	4013      	ands	r3, r2
 8001496:	d111      	bne.n	80014bc <HAL_ADC_ConfigChannel+0x1c4>
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	2380      	movs	r3, #128	@ 0x80
 800149e:	039b      	lsls	r3, r3, #14
 80014a0:	4013      	ands	r3, r2
 80014a2:	d109      	bne.n	80014b8 <HAL_ADC_ConfigChannel+0x1c0>
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	03db      	lsls	r3, r3, #15
 80014ac:	4013      	ands	r3, r2
 80014ae:	d001      	beq.n	80014b4 <HAL_ADC_ConfigChannel+0x1bc>
 80014b0:	2316      	movs	r3, #22
 80014b2:	e02c      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014b4:	2300      	movs	r3, #0
 80014b6:	e02a      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014b8:	2315      	movs	r3, #21
 80014ba:	e028      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014bc:	2314      	movs	r3, #20
 80014be:	e026      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014c0:	2313      	movs	r3, #19
 80014c2:	e024      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014c4:	2312      	movs	r3, #18
 80014c6:	e022      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014c8:	2311      	movs	r3, #17
 80014ca:	e020      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014cc:	2310      	movs	r3, #16
 80014ce:	e01e      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014d0:	230f      	movs	r3, #15
 80014d2:	e01c      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014d4:	230e      	movs	r3, #14
 80014d6:	e01a      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014d8:	230d      	movs	r3, #13
 80014da:	e018      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014dc:	230c      	movs	r3, #12
 80014de:	e016      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014e0:	230b      	movs	r3, #11
 80014e2:	e014      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014e4:	230a      	movs	r3, #10
 80014e6:	e012      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014e8:	2309      	movs	r3, #9
 80014ea:	e010      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014ec:	2308      	movs	r3, #8
 80014ee:	e00e      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014f0:	2307      	movs	r3, #7
 80014f2:	e00c      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014f4:	2306      	movs	r3, #6
 80014f6:	e00a      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014f8:	2305      	movs	r3, #5
 80014fa:	e008      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 80014fc:	2304      	movs	r3, #4
 80014fe:	e006      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 8001500:	2303      	movs	r3, #3
 8001502:	e004      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 8001504:	2302      	movs	r3, #2
 8001506:	e002      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 8001508:	2301      	movs	r3, #1
 800150a:	e000      	b.n	800150e <HAL_ADC_ConfigChannel+0x216>
 800150c:	2300      	movs	r3, #0
 800150e:	683a      	ldr	r2, [r7, #0]
 8001510:	6852      	ldr	r2, [r2, #4]
 8001512:	201f      	movs	r0, #31
 8001514:	4002      	ands	r2, r0
 8001516:	4093      	lsls	r3, r2
 8001518:	000a      	movs	r2, r1
 800151a:	431a      	orrs	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	089b      	lsrs	r3, r3, #2
 8001526:	1c5a      	adds	r2, r3, #1
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	69db      	ldr	r3, [r3, #28]
 800152c:	429a      	cmp	r2, r3
 800152e:	d808      	bhi.n	8001542 <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6818      	ldr	r0, [r3, #0]
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	6859      	ldr	r1, [r3, #4]
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	001a      	movs	r2, r3
 800153e:	f7ff fa33 	bl	80009a8 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6818      	ldr	r0, [r3, #0]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	6819      	ldr	r1, [r3, #0]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	001a      	movs	r2, r3
 8001550:	f7ff fa7a 	bl	8000a48 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	db00      	blt.n	800155e <HAL_ADC_ConfigChannel+0x266>
 800155c:	e096      	b.n	800168c <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800155e:	4b3f      	ldr	r3, [pc, #252]	@ (800165c <HAL_ADC_ConfigChannel+0x364>)
 8001560:	0018      	movs	r0, r3
 8001562:	f7ff f9cf 	bl	8000904 <LL_ADC_GetCommonPathInternalCh>
 8001566:	0003      	movs	r3, r0
 8001568:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a3c      	ldr	r2, [pc, #240]	@ (8001660 <HAL_ADC_ConfigChannel+0x368>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d123      	bne.n	80015bc <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	2380      	movs	r3, #128	@ 0x80
 8001578:	041b      	lsls	r3, r3, #16
 800157a:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800157c:	d11e      	bne.n	80015bc <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	2280      	movs	r2, #128	@ 0x80
 8001582:	0412      	lsls	r2, r2, #16
 8001584:	4313      	orrs	r3, r2
 8001586:	4a35      	ldr	r2, [pc, #212]	@ (800165c <HAL_ADC_ConfigChannel+0x364>)
 8001588:	0019      	movs	r1, r3
 800158a:	0010      	movs	r0, r2
 800158c:	f7ff f9a6 	bl	80008dc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001590:	4b34      	ldr	r3, [pc, #208]	@ (8001664 <HAL_ADC_ConfigChannel+0x36c>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4934      	ldr	r1, [pc, #208]	@ (8001668 <HAL_ADC_ConfigChannel+0x370>)
 8001596:	0018      	movs	r0, r3
 8001598:	f7fe fdb6 	bl	8000108 <__udivsi3>
 800159c:	0003      	movs	r3, r0
 800159e:	001a      	movs	r2, r3
 80015a0:	0013      	movs	r3, r2
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	189b      	adds	r3, r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	3301      	adds	r3, #1
 80015aa:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80015ac:	e002      	b.n	80015b4 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	3b01      	subs	r3, #1
 80015b2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1f9      	bne.n	80015ae <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80015ba:	e067      	b.n	800168c <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a2a      	ldr	r2, [pc, #168]	@ (800166c <HAL_ADC_ConfigChannel+0x374>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d162      	bne.n	800168c <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	2380      	movs	r3, #128	@ 0x80
 80015ca:	03db      	lsls	r3, r3, #15
 80015cc:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80015ce:	d15d      	bne.n	800168c <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	2280      	movs	r2, #128	@ 0x80
 80015d4:	03d2      	lsls	r2, r2, #15
 80015d6:	4313      	orrs	r3, r2
 80015d8:	4a20      	ldr	r2, [pc, #128]	@ (800165c <HAL_ADC_ConfigChannel+0x364>)
 80015da:	0019      	movs	r1, r3
 80015dc:	0010      	movs	r0, r2
 80015de:	f7ff f97d 	bl	80008dc <LL_ADC_SetCommonPathInternalCh>
 80015e2:	e053      	b.n	800168c <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691a      	ldr	r2, [r3, #16]
 80015e8:	2380      	movs	r3, #128	@ 0x80
 80015ea:	061b      	lsls	r3, r3, #24
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d004      	beq.n	80015fa <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80015f4:	4a18      	ldr	r2, [pc, #96]	@ (8001658 <HAL_ADC_ConfigChannel+0x360>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d107      	bne.n	800160a <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	0019      	movs	r1, r3
 8001604:	0010      	movs	r0, r2
 8001606:	f7ff fa00 	bl	8000a0a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	da3c      	bge.n	800168c <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001612:	4b12      	ldr	r3, [pc, #72]	@ (800165c <HAL_ADC_ConfigChannel+0x364>)
 8001614:	0018      	movs	r0, r3
 8001616:	f7ff f975 	bl	8000904 <LL_ADC_GetCommonPathInternalCh>
 800161a:	0003      	movs	r3, r0
 800161c:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a0f      	ldr	r2, [pc, #60]	@ (8001660 <HAL_ADC_ConfigChannel+0x368>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d108      	bne.n	800163a <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	4a11      	ldr	r2, [pc, #68]	@ (8001670 <HAL_ADC_ConfigChannel+0x378>)
 800162c:	4013      	ands	r3, r2
 800162e:	4a0b      	ldr	r2, [pc, #44]	@ (800165c <HAL_ADC_ConfigChannel+0x364>)
 8001630:	0019      	movs	r1, r3
 8001632:	0010      	movs	r0, r2
 8001634:	f7ff f952 	bl	80008dc <LL_ADC_SetCommonPathInternalCh>
 8001638:	e028      	b.n	800168c <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a0b      	ldr	r2, [pc, #44]	@ (800166c <HAL_ADC_ConfigChannel+0x374>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d123      	bne.n	800168c <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	4a0b      	ldr	r2, [pc, #44]	@ (8001674 <HAL_ADC_ConfigChannel+0x37c>)
 8001648:	4013      	ands	r3, r2
 800164a:	4a04      	ldr	r2, [pc, #16]	@ (800165c <HAL_ADC_ConfigChannel+0x364>)
 800164c:	0019      	movs	r1, r3
 800164e:	0010      	movs	r0, r2
 8001650:	f7ff f944 	bl	80008dc <LL_ADC_SetCommonPathInternalCh>
 8001654:	e01a      	b.n	800168c <HAL_ADC_ConfigChannel+0x394>
 8001656:	46c0      	nop			@ (mov r8, r8)
 8001658:	80000004 	.word	0x80000004
 800165c:	40012708 	.word	0x40012708
 8001660:	a4000200 	.word	0xa4000200
 8001664:	20000000 	.word	0x20000000
 8001668:	00030d40 	.word	0x00030d40
 800166c:	a8000400 	.word	0xa8000400
 8001670:	ff7fffff 	.word	0xff7fffff
 8001674:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167c:	2220      	movs	r2, #32
 800167e:	431a      	orrs	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001684:	2317      	movs	r3, #23
 8001686:	18fb      	adds	r3, r7, r3
 8001688:	2201      	movs	r2, #1
 800168a:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2254      	movs	r2, #84	@ 0x54
 8001690:	2100      	movs	r1, #0
 8001692:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001694:	2317      	movs	r3, #23
 8001696:	18fb      	adds	r3, r7, r3
 8001698:	781b      	ldrb	r3, [r3, #0]
}
 800169a:	0018      	movs	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	b006      	add	sp, #24
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	46c0      	nop			@ (mov r8, r8)

080016a4 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	0018      	movs	r0, r3
 80016b2:	f7ff fa77 	bl	8000ba4 <LL_ADC_REG_IsConversionOngoing>
 80016b6:	1e03      	subs	r3, r0, #0
 80016b8:	d02b      	beq.n	8001712 <ADC_ConversionStop+0x6e>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	0018      	movs	r0, r3
 80016c0:	f7ff fa3b 	bl	8000b3a <LL_ADC_IsDisableOngoing>
 80016c4:	1e03      	subs	r3, r0, #0
 80016c6:	d104      	bne.n	80016d2 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	0018      	movs	r0, r3
 80016ce:	f7ff fa57 	bl	8000b80 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80016d2:	f7ff f8f9 	bl	80008c8 <HAL_GetTick>
 80016d6:	0003      	movs	r3, r0
 80016d8:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80016da:	e014      	b.n	8001706 <ADC_ConversionStop+0x62>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80016dc:	f7ff f8f4 	bl	80008c8 <HAL_GetTick>
 80016e0:	0002      	movs	r2, r0
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d90d      	bls.n	8001706 <ADC_ConversionStop+0x62>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ee:	2210      	movs	r2, #16
 80016f0:	431a      	orrs	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016fa:	2201      	movs	r2, #1
 80016fc:	431a      	orrs	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e006      	b.n	8001714 <ADC_ConversionStop+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	2204      	movs	r2, #4
 800170e:	4013      	ands	r3, r2
 8001710:	d1e4      	bne.n	80016dc <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8001712:	2300      	movs	r3, #0
}
 8001714:	0018      	movs	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	b004      	add	sp, #16
 800171a:	bd80      	pop	{r7, pc}

0800171c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001724:	2300      	movs	r3, #0
 8001726:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	0018      	movs	r0, r3
 800172e:	f7ff f9f3 	bl	8000b18 <LL_ADC_IsEnabled>
 8001732:	1e03      	subs	r3, r0, #0
 8001734:	d162      	bne.n	80017fc <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	4a32      	ldr	r2, [pc, #200]	@ (8001808 <ADC_Enable+0xec>)
 800173e:	4013      	ands	r3, r2
 8001740:	d00d      	beq.n	800175e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001746:	2210      	movs	r2, #16
 8001748:	431a      	orrs	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001752:	2201      	movs	r2, #1
 8001754:	431a      	orrs	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e04f      	b.n	80017fe <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	0018      	movs	r0, r3
 8001764:	f7ff f9b4 	bl	8000ad0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001768:	4b28      	ldr	r3, [pc, #160]	@ (800180c <ADC_Enable+0xf0>)
 800176a:	0018      	movs	r0, r3
 800176c:	f7ff f8ca 	bl	8000904 <LL_ADC_GetCommonPathInternalCh>
 8001770:	0002      	movs	r2, r0
 8001772:	2380      	movs	r3, #128	@ 0x80
 8001774:	041b      	lsls	r3, r3, #16
 8001776:	4013      	ands	r3, r2
 8001778:	d00f      	beq.n	800179a <ADC_Enable+0x7e>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 800177a:	4b25      	ldr	r3, [pc, #148]	@ (8001810 <ADC_Enable+0xf4>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4925      	ldr	r1, [pc, #148]	@ (8001814 <ADC_Enable+0xf8>)
 8001780:	0018      	movs	r0, r3
 8001782:	f7fe fcc1 	bl	8000108 <__udivsi3>
 8001786:	0003      	movs	r3, r0
 8001788:	3301      	adds	r3, #1
 800178a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800178c:	e002      	b.n	8001794 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	3b01      	subs	r3, #1
 8001792:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f9      	bne.n	800178e <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	7e5b      	ldrb	r3, [r3, #25]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d02c      	beq.n	80017fc <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80017a2:	f7ff f891 	bl	80008c8 <HAL_GetTick>
 80017a6:	0003      	movs	r3, r0
 80017a8:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80017aa:	e020      	b.n	80017ee <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	0018      	movs	r0, r3
 80017b2:	f7ff f9b1 	bl	8000b18 <LL_ADC_IsEnabled>
 80017b6:	1e03      	subs	r3, r0, #0
 80017b8:	d104      	bne.n	80017c4 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	f7ff f986 	bl	8000ad0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80017c4:	f7ff f880 	bl	80008c8 <HAL_GetTick>
 80017c8:	0002      	movs	r2, r0
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d90d      	bls.n	80017ee <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d6:	2210      	movs	r2, #16
 80017d8:	431a      	orrs	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017e2:	2201      	movs	r2, #1
 80017e4:	431a      	orrs	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e007      	b.n	80017fe <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2201      	movs	r2, #1
 80017f6:	4013      	ands	r3, r2
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d1d7      	bne.n	80017ac <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	0018      	movs	r0, r3
 8001800:	46bd      	mov	sp, r7
 8001802:	b004      	add	sp, #16
 8001804:	bd80      	pop	{r7, pc}
 8001806:	46c0      	nop			@ (mov r8, r8)
 8001808:	80000017 	.word	0x80000017
 800180c:	40012708 	.word	0x40012708
 8001810:	20000000 	.word	0x20000000
 8001814:	00030d40 	.word	0x00030d40

08001818 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	0018      	movs	r0, r3
 8001826:	f7ff f988 	bl	8000b3a <LL_ADC_IsDisableOngoing>
 800182a:	0003      	movs	r3, r0
 800182c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	0018      	movs	r0, r3
 8001834:	f7ff f970 	bl	8000b18 <LL_ADC_IsEnabled>
 8001838:	1e03      	subs	r3, r0, #0
 800183a:	d040      	beq.n	80018be <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d13d      	bne.n	80018be <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	2205      	movs	r2, #5
 800184a:	4013      	ands	r3, r2
 800184c:	2b01      	cmp	r3, #1
 800184e:	d10d      	bne.n	800186c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	0018      	movs	r0, r3
 8001856:	f7ff f94d 	bl	8000af4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2203      	movs	r2, #3
 8001860:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001862:	f7ff f831 	bl	80008c8 <HAL_GetTick>
 8001866:	0003      	movs	r3, r0
 8001868:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800186a:	e022      	b.n	80018b2 <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001870:	2210      	movs	r2, #16
 8001872:	431a      	orrs	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800187c:	2201      	movs	r2, #1
 800187e:	431a      	orrs	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e01b      	b.n	80018c0 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001888:	f7ff f81e 	bl	80008c8 <HAL_GetTick>
 800188c:	0002      	movs	r2, r0
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d90d      	bls.n	80018b2 <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800189a:	2210      	movs	r2, #16
 800189c:	431a      	orrs	r2, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018a6:	2201      	movs	r2, #1
 80018a8:	431a      	orrs	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e006      	b.n	80018c0 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	2201      	movs	r2, #1
 80018ba:	4013      	ands	r3, r2
 80018bc:	d1e4      	bne.n	8001888 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	0018      	movs	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	b004      	add	sp, #16
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <LL_ADC_GetCommonClock>:
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	23f0      	movs	r3, #240	@ 0xf0
 80018d6:	039b      	lsls	r3, r3, #14
 80018d8:	4013      	ands	r3, r2
}
 80018da:	0018      	movs	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	b002      	add	sp, #8
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <LL_ADC_GetClock>:
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	0f9b      	lsrs	r3, r3, #30
 80018f0:	079b      	lsls	r3, r3, #30
}
 80018f2:	0018      	movs	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	b002      	add	sp, #8
 80018f8:	bd80      	pop	{r7, pc}

080018fa <LL_ADC_SetCalibrationFactor>:
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b082      	sub	sp, #8
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
 8001902:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	22b4      	movs	r2, #180	@ 0xb4
 8001908:	589b      	ldr	r3, [r3, r2]
 800190a:	227f      	movs	r2, #127	@ 0x7f
 800190c:	4393      	bics	r3, r2
 800190e:	001a      	movs	r2, r3
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	431a      	orrs	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	21b4      	movs	r1, #180	@ 0xb4
 8001918:	505a      	str	r2, [r3, r1]
}
 800191a:	46c0      	nop			@ (mov r8, r8)
 800191c:	46bd      	mov	sp, r7
 800191e:	b002      	add	sp, #8
 8001920:	bd80      	pop	{r7, pc}

08001922 <LL_ADC_GetCalibrationFactor>:
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	22b4      	movs	r2, #180	@ 0xb4
 800192e:	589b      	ldr	r3, [r3, r2]
 8001930:	227f      	movs	r2, #127	@ 0x7f
 8001932:	4013      	ands	r3, r2
}
 8001934:	0018      	movs	r0, r3
 8001936:	46bd      	mov	sp, r7
 8001938:	b002      	add	sp, #8
 800193a:	bd80      	pop	{r7, pc}

0800193c <LL_ADC_Enable>:
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	4a04      	ldr	r2, [pc, #16]	@ (800195c <LL_ADC_Enable+0x20>)
 800194a:	4013      	ands	r3, r2
 800194c:	2201      	movs	r2, #1
 800194e:	431a      	orrs	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	609a      	str	r2, [r3, #8]
}
 8001954:	46c0      	nop			@ (mov r8, r8)
 8001956:	46bd      	mov	sp, r7
 8001958:	b002      	add	sp, #8
 800195a:	bd80      	pop	{r7, pc}
 800195c:	7fffffe8 	.word	0x7fffffe8

08001960 <LL_ADC_Disable>:
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	4a04      	ldr	r2, [pc, #16]	@ (8001980 <LL_ADC_Disable+0x20>)
 800196e:	4013      	ands	r3, r2
 8001970:	2202      	movs	r2, #2
 8001972:	431a      	orrs	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	609a      	str	r2, [r3, #8]
}
 8001978:	46c0      	nop			@ (mov r8, r8)
 800197a:	46bd      	mov	sp, r7
 800197c:	b002      	add	sp, #8
 800197e:	bd80      	pop	{r7, pc}
 8001980:	7fffffe8 	.word	0x7fffffe8

08001984 <LL_ADC_IsEnabled>:
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	2201      	movs	r2, #1
 8001992:	4013      	ands	r3, r2
 8001994:	2b01      	cmp	r3, #1
 8001996:	d101      	bne.n	800199c <LL_ADC_IsEnabled+0x18>
 8001998:	2301      	movs	r3, #1
 800199a:	e000      	b.n	800199e <LL_ADC_IsEnabled+0x1a>
 800199c:	2300      	movs	r3, #0
}
 800199e:	0018      	movs	r0, r3
 80019a0:	46bd      	mov	sp, r7
 80019a2:	b002      	add	sp, #8
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <LL_ADC_StartCalibration>:
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	4a05      	ldr	r2, [pc, #20]	@ (80019cc <LL_ADC_StartCalibration+0x24>)
 80019b6:	4013      	ands	r3, r2
 80019b8:	2280      	movs	r2, #128	@ 0x80
 80019ba:	0612      	lsls	r2, r2, #24
 80019bc:	431a      	orrs	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	609a      	str	r2, [r3, #8]
}
 80019c2:	46c0      	nop			@ (mov r8, r8)
 80019c4:	46bd      	mov	sp, r7
 80019c6:	b002      	add	sp, #8
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	46c0      	nop			@ (mov r8, r8)
 80019cc:	7fffffe8 	.word	0x7fffffe8

080019d0 <LL_ADC_IsCalibrationOnGoing>:
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	0fdb      	lsrs	r3, r3, #31
 80019de:	07da      	lsls	r2, r3, #31
 80019e0:	2380      	movs	r3, #128	@ 0x80
 80019e2:	061b      	lsls	r3, r3, #24
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d101      	bne.n	80019ec <LL_ADC_IsCalibrationOnGoing+0x1c>
 80019e8:	2301      	movs	r3, #1
 80019ea:	e000      	b.n	80019ee <LL_ADC_IsCalibrationOnGoing+0x1e>
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	0018      	movs	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	b002      	add	sp, #8
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80019f8:	b590      	push	{r4, r7, lr}
 80019fa:	b08b      	sub	sp, #44	@ 0x2c
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2254      	movs	r2, #84	@ 0x54
 8001a0c:	5c9b      	ldrb	r3, [r3, r2]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d101      	bne.n	8001a16 <HAL_ADCEx_Calibration_Start+0x1e>
 8001a12:	2302      	movs	r3, #2
 8001a14:	e0de      	b.n	8001bd4 <HAL_ADCEx_Calibration_Start+0x1dc>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2254      	movs	r2, #84	@ 0x54
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001a1e:	231f      	movs	r3, #31
 8001a20:	18fc      	adds	r4, r7, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	0018      	movs	r0, r3
 8001a26:	f7ff fef7 	bl	8001818 <ADC_Disable>
 8001a2a:	0003      	movs	r3, r0
 8001a2c:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	0018      	movs	r0, r3
 8001a34:	f7ff ffa6 	bl	8001984 <LL_ADC_IsEnabled>
 8001a38:	1e03      	subs	r3, r0, #0
 8001a3a:	d000      	beq.n	8001a3e <HAL_ADCEx_Calibration_Start+0x46>
 8001a3c:	e0bd      	b.n	8001bba <HAL_ADCEx_Calibration_Start+0x1c2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a42:	4a66      	ldr	r2, [pc, #408]	@ (8001bdc <HAL_ADCEx_Calibration_Start+0x1e4>)
 8001a44:	4013      	ands	r3, r2
 8001a46:	2202      	movs	r2, #2
 8001a48:	431a      	orrs	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	4a62      	ldr	r2, [pc, #392]	@ (8001be0 <HAL_ADCEx_Calibration_Start+0x1e8>)
 8001a56:	4013      	ands	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	68da      	ldr	r2, [r3, #12]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	495f      	ldr	r1, [pc, #380]	@ (8001be4 <HAL_ADCEx_Calibration_Start+0x1ec>)
 8001a66:	400a      	ands	r2, r1
 8001a68:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a6e:	e02e      	b.n	8001ace <HAL_ADCEx_Calibration_Start+0xd6>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	0018      	movs	r0, r3
 8001a76:	f7ff ff97 	bl	80019a8 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001a7a:	e015      	b.n	8001aa8 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	23ae      	movs	r3, #174	@ 0xae
 8001a86:	029b      	lsls	r3, r3, #10
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d30d      	bcc.n	8001aa8 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a90:	2212      	movs	r2, #18
 8001a92:	4393      	bics	r3, r2
 8001a94:	2210      	movs	r2, #16
 8001a96:	431a      	orrs	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2254      	movs	r2, #84	@ 0x54
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e095      	b.n	8001bd4 <HAL_ADCEx_Calibration_Start+0x1dc>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	0018      	movs	r0, r3
 8001aae:	f7ff ff8f 	bl	80019d0 <LL_ADC_IsCalibrationOnGoing>
 8001ab2:	1e03      	subs	r3, r0, #0
 8001ab4:	d1e2      	bne.n	8001a7c <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	0018      	movs	r0, r3
 8001abc:	f7ff ff31 	bl	8001922 <LL_ADC_GetCalibrationFactor>
 8001ac0:	0002      	movs	r2, r0
 8001ac2:	6a3b      	ldr	r3, [r7, #32]
 8001ac4:	189b      	adds	r3, r3, r2
 8001ac6:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aca:	3301      	adds	r3, #1
 8001acc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad0:	2b07      	cmp	r3, #7
 8001ad2:	d9cd      	bls.n	8001a70 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8001ad4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ad6:	6a38      	ldr	r0, [r7, #32]
 8001ad8:	f7fe fb16 	bl	8000108 <__udivsi3>
 8001adc:	0003      	movs	r3, r0
 8001ade:	623b      	str	r3, [r7, #32]
    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f7ff ff29 	bl	800193c <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if(LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	0018      	movs	r0, r3
 8001af0:	f7ff fef7 	bl	80018e2 <LL_ADC_GetClock>
 8001af4:	1e03      	subs	r3, r0, #0
 8001af6:	d11b      	bne.n	8001b30 <HAL_ADCEx_Calibration_Start+0x138>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001af8:	4b3b      	ldr	r3, [pc, #236]	@ (8001be8 <HAL_ADCEx_Calibration_Start+0x1f0>)
 8001afa:	0018      	movs	r0, r3
 8001afc:	f7ff fee4 	bl	80018c8 <LL_ADC_GetCommonClock>
 8001b00:	0003      	movs	r3, r0
 8001b02:	617b      	str	r3, [r7, #20]

      if(adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8001b04:	697a      	ldr	r2, [r7, #20]
 8001b06:	23e0      	movs	r3, #224	@ 0xe0
 8001b08:	035b      	lsls	r3, r3, #13
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d310      	bcc.n	8001b30 <HAL_ADCEx_Calibration_Start+0x138>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1U << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3U));
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	0c9b      	lsrs	r3, r3, #18
 8001b12:	3b03      	subs	r3, #3
 8001b14:	2201      	movs	r2, #1
 8001b16:	409a      	lsls	r2, r3
 8001b18:	0013      	movs	r3, r2
 8001b1a:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1U;
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	085b      	lsrs	r3, r3, #1
 8001b20:	60bb      	str	r3, [r7, #8]

        while(delay_cpu_cycles != 0)
 8001b22:	e002      	b.n	8001b2a <HAL_ADCEx_Calibration_Start+0x132>
        {
          delay_cpu_cycles--;
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	3b01      	subs	r3, #1
 8001b28:	60bb      	str	r3, [r7, #8]
        while(delay_cpu_cycles != 0)
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d1f9      	bne.n	8001b24 <HAL_ADCEx_Calibration_Start+0x12c>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	6a3a      	ldr	r2, [r7, #32]
 8001b36:	0011      	movs	r1, r2
 8001b38:	0018      	movs	r0, r3
 8001b3a:	f7ff fede 	bl	80018fa <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	0018      	movs	r0, r3
 8001b44:	f7ff ff0c 	bl	8001960 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b48:	f7fe febe 	bl	80008c8 <HAL_GetTick>
 8001b4c:	0003      	movs	r3, r0
 8001b4e:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001b50:	e01b      	b.n	8001b8a <HAL_ADCEx_Calibration_Start+0x192>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b52:	f7fe feb9 	bl	80008c8 <HAL_GetTick>
 8001b56:	0002      	movs	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d914      	bls.n	8001b8a <HAL_ADCEx_Calibration_Start+0x192>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	0018      	movs	r0, r3
 8001b66:	f7ff ff0d 	bl	8001984 <LL_ADC_IsEnabled>
 8001b6a:	1e03      	subs	r3, r0, #0
 8001b6c:	d00d      	beq.n	8001b8a <HAL_ADCEx_Calibration_Start+0x192>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b72:	2210      	movs	r2, #16
 8001b74:	431a      	orrs	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b7e:	2201      	movs	r2, #1
 8001b80:	431a      	orrs	r2, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e024      	b.n	8001bd4 <HAL_ADCEx_Calibration_Start+0x1dc>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f7ff fef8 	bl	8001984 <LL_ADC_IsEnabled>
 8001b94:	1e03      	subs	r3, r0, #0
 8001b96:	d1dc      	bne.n	8001b52 <HAL_ADCEx_Calibration_Start+0x15a>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	68d9      	ldr	r1, [r3, #12]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bac:	2203      	movs	r2, #3
 8001bae:	4393      	bics	r3, r2
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	659a      	str	r2, [r3, #88]	@ 0x58
 8001bb8:	e005      	b.n	8001bc6 <HAL_ADCEx_Calibration_Start+0x1ce>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bbe:	2210      	movs	r2, #16
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2254      	movs	r2, #84	@ 0x54
 8001bca:	2100      	movs	r1, #0
 8001bcc:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001bce:	231f      	movs	r3, #31
 8001bd0:	18fb      	adds	r3, r7, r3
 8001bd2:	781b      	ldrb	r3, [r3, #0]
}
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	b00b      	add	sp, #44	@ 0x2c
 8001bda:	bd90      	pop	{r4, r7, pc}
 8001bdc:	fffffefd 	.word	0xfffffefd
 8001be0:	00008003 	.word	0x00008003
 8001be4:	ffff7ffc 	.word	0xffff7ffc
 8001be8:	40012708 	.word	0x40012708

08001bec <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8001bf4:	46c0      	nop			@ (mov r8, r8)
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	b002      	add	sp, #8
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8001c04:	46c0      	nop			@ (mov r8, r8)
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b002      	add	sp, #8
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8001c14:	46c0      	nop			@ (mov r8, r8)
 8001c16:	46bd      	mov	sp, r7
 8001c18:	b002      	add	sp, #8
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8001c24:	46c0      	nop			@ (mov r8, r8)
 8001c26:	46bd      	mov	sp, r7
 8001c28:	b002      	add	sp, #8
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	0002      	movs	r2, r0
 8001c34:	1dfb      	adds	r3, r7, #7
 8001c36:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c38:	1dfb      	adds	r3, r7, #7
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c3e:	d809      	bhi.n	8001c54 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c40:	1dfb      	adds	r3, r7, #7
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	001a      	movs	r2, r3
 8001c46:	231f      	movs	r3, #31
 8001c48:	401a      	ands	r2, r3
 8001c4a:	4b04      	ldr	r3, [pc, #16]	@ (8001c5c <__NVIC_EnableIRQ+0x30>)
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	4091      	lsls	r1, r2
 8001c50:	000a      	movs	r2, r1
 8001c52:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001c54:	46c0      	nop			@ (mov r8, r8)
 8001c56:	46bd      	mov	sp, r7
 8001c58:	b002      	add	sp, #8
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	e000e100 	.word	0xe000e100

08001c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c60:	b590      	push	{r4, r7, lr}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	0002      	movs	r2, r0
 8001c68:	6039      	str	r1, [r7, #0]
 8001c6a:	1dfb      	adds	r3, r7, #7
 8001c6c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c6e:	1dfb      	adds	r3, r7, #7
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c74:	d828      	bhi.n	8001cc8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c76:	4a2f      	ldr	r2, [pc, #188]	@ (8001d34 <__NVIC_SetPriority+0xd4>)
 8001c78:	1dfb      	adds	r3, r7, #7
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	b25b      	sxtb	r3, r3
 8001c7e:	089b      	lsrs	r3, r3, #2
 8001c80:	33c0      	adds	r3, #192	@ 0xc0
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	589b      	ldr	r3, [r3, r2]
 8001c86:	1dfa      	adds	r2, r7, #7
 8001c88:	7812      	ldrb	r2, [r2, #0]
 8001c8a:	0011      	movs	r1, r2
 8001c8c:	2203      	movs	r2, #3
 8001c8e:	400a      	ands	r2, r1
 8001c90:	00d2      	lsls	r2, r2, #3
 8001c92:	21ff      	movs	r1, #255	@ 0xff
 8001c94:	4091      	lsls	r1, r2
 8001c96:	000a      	movs	r2, r1
 8001c98:	43d2      	mvns	r2, r2
 8001c9a:	401a      	ands	r2, r3
 8001c9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	019b      	lsls	r3, r3, #6
 8001ca2:	22ff      	movs	r2, #255	@ 0xff
 8001ca4:	401a      	ands	r2, r3
 8001ca6:	1dfb      	adds	r3, r7, #7
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	0018      	movs	r0, r3
 8001cac:	2303      	movs	r3, #3
 8001cae:	4003      	ands	r3, r0
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cb4:	481f      	ldr	r0, [pc, #124]	@ (8001d34 <__NVIC_SetPriority+0xd4>)
 8001cb6:	1dfb      	adds	r3, r7, #7
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	b25b      	sxtb	r3, r3
 8001cbc:	089b      	lsrs	r3, r3, #2
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	33c0      	adds	r3, #192	@ 0xc0
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001cc6:	e031      	b.n	8001d2c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cc8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d38 <__NVIC_SetPriority+0xd8>)
 8001cca:	1dfb      	adds	r3, r7, #7
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	0019      	movs	r1, r3
 8001cd0:	230f      	movs	r3, #15
 8001cd2:	400b      	ands	r3, r1
 8001cd4:	3b08      	subs	r3, #8
 8001cd6:	089b      	lsrs	r3, r3, #2
 8001cd8:	3306      	adds	r3, #6
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	18d3      	adds	r3, r2, r3
 8001cde:	3304      	adds	r3, #4
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	1dfa      	adds	r2, r7, #7
 8001ce4:	7812      	ldrb	r2, [r2, #0]
 8001ce6:	0011      	movs	r1, r2
 8001ce8:	2203      	movs	r2, #3
 8001cea:	400a      	ands	r2, r1
 8001cec:	00d2      	lsls	r2, r2, #3
 8001cee:	21ff      	movs	r1, #255	@ 0xff
 8001cf0:	4091      	lsls	r1, r2
 8001cf2:	000a      	movs	r2, r1
 8001cf4:	43d2      	mvns	r2, r2
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	019b      	lsls	r3, r3, #6
 8001cfe:	22ff      	movs	r2, #255	@ 0xff
 8001d00:	401a      	ands	r2, r3
 8001d02:	1dfb      	adds	r3, r7, #7
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	0018      	movs	r0, r3
 8001d08:	2303      	movs	r3, #3
 8001d0a:	4003      	ands	r3, r0
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d10:	4809      	ldr	r0, [pc, #36]	@ (8001d38 <__NVIC_SetPriority+0xd8>)
 8001d12:	1dfb      	adds	r3, r7, #7
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	001c      	movs	r4, r3
 8001d18:	230f      	movs	r3, #15
 8001d1a:	4023      	ands	r3, r4
 8001d1c:	3b08      	subs	r3, #8
 8001d1e:	089b      	lsrs	r3, r3, #2
 8001d20:	430a      	orrs	r2, r1
 8001d22:	3306      	adds	r3, #6
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	18c3      	adds	r3, r0, r3
 8001d28:	3304      	adds	r3, #4
 8001d2a:	601a      	str	r2, [r3, #0]
}
 8001d2c:	46c0      	nop			@ (mov r8, r8)
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	b003      	add	sp, #12
 8001d32:	bd90      	pop	{r4, r7, pc}
 8001d34:	e000e100 	.word	0xe000e100
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	1e5a      	subs	r2, r3, #1
 8001d48:	2380      	movs	r3, #128	@ 0x80
 8001d4a:	045b      	lsls	r3, r3, #17
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d301      	bcc.n	8001d54 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d50:	2301      	movs	r3, #1
 8001d52:	e010      	b.n	8001d76 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d54:	4b0a      	ldr	r3, [pc, #40]	@ (8001d80 <SysTick_Config+0x44>)
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	3a01      	subs	r2, #1
 8001d5a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	425b      	negs	r3, r3
 8001d60:	2103      	movs	r1, #3
 8001d62:	0018      	movs	r0, r3
 8001d64:	f7ff ff7c 	bl	8001c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d68:	4b05      	ldr	r3, [pc, #20]	@ (8001d80 <SysTick_Config+0x44>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d6e:	4b04      	ldr	r3, [pc, #16]	@ (8001d80 <SysTick_Config+0x44>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	0018      	movs	r0, r3
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	b002      	add	sp, #8
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	46c0      	nop			@ (mov r8, r8)
 8001d80:	e000e010 	.word	0xe000e010

08001d84 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60b9      	str	r1, [r7, #8]
 8001d8c:	607a      	str	r2, [r7, #4]
 8001d8e:	210f      	movs	r1, #15
 8001d90:	187b      	adds	r3, r7, r1
 8001d92:	1c02      	adds	r2, r0, #0
 8001d94:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001d96:	68ba      	ldr	r2, [r7, #8]
 8001d98:	187b      	adds	r3, r7, r1
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	b25b      	sxtb	r3, r3
 8001d9e:	0011      	movs	r1, r2
 8001da0:	0018      	movs	r0, r3
 8001da2:	f7ff ff5d 	bl	8001c60 <__NVIC_SetPriority>
}
 8001da6:	46c0      	nop			@ (mov r8, r8)
 8001da8:	46bd      	mov	sp, r7
 8001daa:	b004      	add	sp, #16
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b082      	sub	sp, #8
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	0002      	movs	r2, r0
 8001db6:	1dfb      	adds	r3, r7, #7
 8001db8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dba:	1dfb      	adds	r3, r7, #7
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	b25b      	sxtb	r3, r3
 8001dc0:	0018      	movs	r0, r3
 8001dc2:	f7ff ff33 	bl	8001c2c <__NVIC_EnableIRQ>
}
 8001dc6:	46c0      	nop			@ (mov r8, r8)
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	b002      	add	sp, #8
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	0018      	movs	r0, r3
 8001dda:	f7ff ffaf 	bl	8001d3c <SysTick_Config>
 8001dde:	0003      	movs	r3, r0
}
 8001de0:	0018      	movs	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	b002      	add	sp, #8
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001df6:	e14d      	b.n	8002094 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	4091      	lsls	r1, r2
 8001e02:	000a      	movs	r2, r1
 8001e04:	4013      	ands	r3, r2
 8001e06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d100      	bne.n	8001e10 <HAL_GPIO_Init+0x28>
 8001e0e:	e13e      	b.n	800208e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d003      	beq.n	8001e20 <HAL_GPIO_Init+0x38>
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b12      	cmp	r3, #18
 8001e1e:	d125      	bne.n	8001e6c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	08da      	lsrs	r2, r3, #3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	3208      	adds	r2, #8
 8001e28:	0092      	lsls	r2, r2, #2
 8001e2a:	58d3      	ldr	r3, [r2, r3]
 8001e2c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	2207      	movs	r2, #7
 8001e32:	4013      	ands	r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	220f      	movs	r2, #15
 8001e38:	409a      	lsls	r2, r3
 8001e3a:	0013      	movs	r3, r2
 8001e3c:	43da      	mvns	r2, r3
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	4013      	ands	r3, r2
 8001e42:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	220f      	movs	r2, #15
 8001e4a:	401a      	ands	r2, r3
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	2107      	movs	r1, #7
 8001e50:	400b      	ands	r3, r1
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	409a      	lsls	r2, r3
 8001e56:	0013      	movs	r3, r2
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	08da      	lsrs	r2, r3, #3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	3208      	adds	r2, #8
 8001e66:	0092      	lsls	r2, r2, #2
 8001e68:	6979      	ldr	r1, [r7, #20]
 8001e6a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	2203      	movs	r2, #3
 8001e78:	409a      	lsls	r2, r3
 8001e7a:	0013      	movs	r3, r2
 8001e7c:	43da      	mvns	r2, r3
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	4013      	ands	r3, r2
 8001e82:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	2203      	movs	r2, #3
 8001e8a:	401a      	ands	r2, r3
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	409a      	lsls	r2, r3
 8001e92:	0013      	movs	r3, r2
 8001e94:	697a      	ldr	r2, [r7, #20]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d00b      	beq.n	8001ec0 <HAL_GPIO_Init+0xd8>
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d007      	beq.n	8001ec0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001eb4:	2b11      	cmp	r3, #17
 8001eb6:	d003      	beq.n	8001ec0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	2b12      	cmp	r3, #18
 8001ebe:	d130      	bne.n	8001f22 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	2203      	movs	r2, #3
 8001ecc:	409a      	lsls	r2, r3
 8001ece:	0013      	movs	r3, r2
 8001ed0:	43da      	mvns	r2, r3
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	409a      	lsls	r2, r3
 8001ee2:	0013      	movs	r3, r2
 8001ee4:	697a      	ldr	r2, [r7, #20]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	697a      	ldr	r2, [r7, #20]
 8001eee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	409a      	lsls	r2, r3
 8001efc:	0013      	movs	r3, r2
 8001efe:	43da      	mvns	r2, r3
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	4013      	ands	r3, r2
 8001f04:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	091b      	lsrs	r3, r3, #4
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	401a      	ands	r2, r3
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	409a      	lsls	r2, r3
 8001f14:	0013      	movs	r3, r2
 8001f16:	697a      	ldr	r2, [r7, #20]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2b03      	cmp	r3, #3
 8001f28:	d017      	beq.n	8001f5a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	2203      	movs	r2, #3
 8001f36:	409a      	lsls	r2, r3
 8001f38:	0013      	movs	r3, r2
 8001f3a:	43da      	mvns	r2, r3
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	409a      	lsls	r2, r3
 8001f4c:	0013      	movs	r3, r2
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	697a      	ldr	r2, [r7, #20]
 8001f58:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	2380      	movs	r3, #128	@ 0x80
 8001f60:	055b      	lsls	r3, r3, #21
 8001f62:	4013      	ands	r3, r2
 8001f64:	d100      	bne.n	8001f68 <HAL_GPIO_Init+0x180>
 8001f66:	e092      	b.n	800208e <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001f68:	4a50      	ldr	r2, [pc, #320]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	089b      	lsrs	r3, r3, #2
 8001f6e:	3318      	adds	r3, #24
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	589b      	ldr	r3, [r3, r2]
 8001f74:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	2203      	movs	r2, #3
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	220f      	movs	r2, #15
 8001f80:	409a      	lsls	r2, r3
 8001f82:	0013      	movs	r3, r2
 8001f84:	43da      	mvns	r2, r3
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	23a0      	movs	r3, #160	@ 0xa0
 8001f90:	05db      	lsls	r3, r3, #23
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d013      	beq.n	8001fbe <HAL_GPIO_Init+0x1d6>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a45      	ldr	r2, [pc, #276]	@ (80020b0 <HAL_GPIO_Init+0x2c8>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d00d      	beq.n	8001fba <HAL_GPIO_Init+0x1d2>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a44      	ldr	r2, [pc, #272]	@ (80020b4 <HAL_GPIO_Init+0x2cc>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d007      	beq.n	8001fb6 <HAL_GPIO_Init+0x1ce>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a43      	ldr	r2, [pc, #268]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d101      	bne.n	8001fb2 <HAL_GPIO_Init+0x1ca>
 8001fae:	2305      	movs	r3, #5
 8001fb0:	e006      	b.n	8001fc0 <HAL_GPIO_Init+0x1d8>
 8001fb2:	2306      	movs	r3, #6
 8001fb4:	e004      	b.n	8001fc0 <HAL_GPIO_Init+0x1d8>
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	e002      	b.n	8001fc0 <HAL_GPIO_Init+0x1d8>
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e000      	b.n	8001fc0 <HAL_GPIO_Init+0x1d8>
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	2103      	movs	r1, #3
 8001fc4:	400a      	ands	r2, r1
 8001fc6:	00d2      	lsls	r2, r2, #3
 8001fc8:	4093      	lsls	r3, r2
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001fd0:	4936      	ldr	r1, [pc, #216]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	089b      	lsrs	r3, r3, #2
 8001fd6:	3318      	adds	r3, #24
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	697a      	ldr	r2, [r7, #20]
 8001fdc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001fde:	4a33      	ldr	r2, [pc, #204]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 8001fe0:	2380      	movs	r3, #128	@ 0x80
 8001fe2:	58d3      	ldr	r3, [r2, r3]
 8001fe4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	43da      	mvns	r2, r3
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	4013      	ands	r3, r2
 8001fee:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	2380      	movs	r3, #128	@ 0x80
 8001ff6:	025b      	lsls	r3, r3, #9
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d003      	beq.n	8002004 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	4313      	orrs	r3, r2
 8002002:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002004:	4929      	ldr	r1, [pc, #164]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 8002006:	2280      	movs	r2, #128	@ 0x80
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 800200c:	4a27      	ldr	r2, [pc, #156]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 800200e:	2384      	movs	r3, #132	@ 0x84
 8002010:	58d3      	ldr	r3, [r2, r3]
 8002012:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	43da      	mvns	r2, r3
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	4013      	ands	r3, r2
 800201c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	2380      	movs	r3, #128	@ 0x80
 8002024:	029b      	lsls	r3, r3, #10
 8002026:	4013      	ands	r3, r2
 8002028:	d003      	beq.n	8002032 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4313      	orrs	r3, r2
 8002030:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002032:	491e      	ldr	r1, [pc, #120]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 8002034:	2284      	movs	r2, #132	@ 0x84
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800203a:	4b1c      	ldr	r3, [pc, #112]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	43da      	mvns	r2, r3
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	4013      	ands	r3, r2
 8002048:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685a      	ldr	r2, [r3, #4]
 800204e:	2380      	movs	r3, #128	@ 0x80
 8002050:	035b      	lsls	r3, r3, #13
 8002052:	4013      	ands	r3, r2
 8002054:	d003      	beq.n	800205e <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	4313      	orrs	r3, r2
 800205c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800205e:	4b13      	ldr	r3, [pc, #76]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8002064:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	43da      	mvns	r2, r3
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	4013      	ands	r3, r2
 8002072:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	2380      	movs	r3, #128	@ 0x80
 800207a:	039b      	lsls	r3, r3, #14
 800207c:	4013      	ands	r3, r2
 800207e:	d003      	beq.n	8002088 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	4313      	orrs	r3, r2
 8002086:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002088:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 800208a:	697a      	ldr	r2, [r7, #20]
 800208c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	3301      	adds	r3, #1
 8002092:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	40da      	lsrs	r2, r3
 800209c:	1e13      	subs	r3, r2, #0
 800209e:	d000      	beq.n	80020a2 <HAL_GPIO_Init+0x2ba>
 80020a0:	e6aa      	b.n	8001df8 <HAL_GPIO_Init+0x10>
  }
}
 80020a2:	46c0      	nop			@ (mov r8, r8)
 80020a4:	46c0      	nop			@ (mov r8, r8)
 80020a6:	46bd      	mov	sp, r7
 80020a8:	b006      	add	sp, #24
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40021800 	.word	0x40021800
 80020b0:	50000400 	.word	0x50000400
 80020b4:	50000800 	.word	0x50000800
 80020b8:	50001400 	.word	0x50001400

080020bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	0008      	movs	r0, r1
 80020c6:	0011      	movs	r1, r2
 80020c8:	1cbb      	adds	r3, r7, #2
 80020ca:	1c02      	adds	r2, r0, #0
 80020cc:	801a      	strh	r2, [r3, #0]
 80020ce:	1c7b      	adds	r3, r7, #1
 80020d0:	1c0a      	adds	r2, r1, #0
 80020d2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020d4:	1c7b      	adds	r3, r7, #1
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d004      	beq.n	80020e6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020dc:	1cbb      	adds	r3, r7, #2
 80020de:	881a      	ldrh	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020e4:	e003      	b.n	80020ee <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020e6:	1cbb      	adds	r3, r7, #2
 80020e8:	881a      	ldrh	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020ee:	46c0      	nop			@ (mov r8, r8)
 80020f0:	46bd      	mov	sp, r7
 80020f2:	b002      	add	sp, #8
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e1d0      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2201      	movs	r2, #1
 8002110:	4013      	ands	r3, r2
 8002112:	d100      	bne.n	8002116 <HAL_RCC_OscConfig+0x1e>
 8002114:	e069      	b.n	80021ea <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002116:	4bc8      	ldr	r3, [pc, #800]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	2238      	movs	r2, #56	@ 0x38
 800211c:	4013      	ands	r3, r2
 800211e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	2b08      	cmp	r3, #8
 8002124:	d105      	bne.n	8002132 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d15d      	bne.n	80021ea <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e1bc      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	2380      	movs	r3, #128	@ 0x80
 8002138:	025b      	lsls	r3, r3, #9
 800213a:	429a      	cmp	r2, r3
 800213c:	d107      	bne.n	800214e <HAL_RCC_OscConfig+0x56>
 800213e:	4bbe      	ldr	r3, [pc, #760]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	4bbd      	ldr	r3, [pc, #756]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002144:	2180      	movs	r1, #128	@ 0x80
 8002146:	0249      	lsls	r1, r1, #9
 8002148:	430a      	orrs	r2, r1
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	e020      	b.n	8002190 <HAL_RCC_OscConfig+0x98>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	23a0      	movs	r3, #160	@ 0xa0
 8002154:	02db      	lsls	r3, r3, #11
 8002156:	429a      	cmp	r2, r3
 8002158:	d10e      	bne.n	8002178 <HAL_RCC_OscConfig+0x80>
 800215a:	4bb7      	ldr	r3, [pc, #732]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	4bb6      	ldr	r3, [pc, #728]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002160:	2180      	movs	r1, #128	@ 0x80
 8002162:	02c9      	lsls	r1, r1, #11
 8002164:	430a      	orrs	r2, r1
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	4bb3      	ldr	r3, [pc, #716]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	4bb2      	ldr	r3, [pc, #712]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800216e:	2180      	movs	r1, #128	@ 0x80
 8002170:	0249      	lsls	r1, r1, #9
 8002172:	430a      	orrs	r2, r1
 8002174:	601a      	str	r2, [r3, #0]
 8002176:	e00b      	b.n	8002190 <HAL_RCC_OscConfig+0x98>
 8002178:	4baf      	ldr	r3, [pc, #700]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4bae      	ldr	r3, [pc, #696]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800217e:	49af      	ldr	r1, [pc, #700]	@ (800243c <HAL_RCC_OscConfig+0x344>)
 8002180:	400a      	ands	r2, r1
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	4bac      	ldr	r3, [pc, #688]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	4bab      	ldr	r3, [pc, #684]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800218a:	49ad      	ldr	r1, [pc, #692]	@ (8002440 <HAL_RCC_OscConfig+0x348>)
 800218c:	400a      	ands	r2, r1
 800218e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d014      	beq.n	80021c2 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002198:	f7fe fb96 	bl	80008c8 <HAL_GetTick>
 800219c:	0003      	movs	r3, r0
 800219e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80021a2:	f7fe fb91 	bl	80008c8 <HAL_GetTick>
 80021a6:	0002      	movs	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b64      	cmp	r3, #100	@ 0x64
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e17b      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021b4:	4ba0      	ldr	r3, [pc, #640]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	2380      	movs	r3, #128	@ 0x80
 80021ba:	029b      	lsls	r3, r3, #10
 80021bc:	4013      	ands	r3, r2
 80021be:	d0f0      	beq.n	80021a2 <HAL_RCC_OscConfig+0xaa>
 80021c0:	e013      	b.n	80021ea <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c2:	f7fe fb81 	bl	80008c8 <HAL_GetTick>
 80021c6:	0003      	movs	r3, r0
 80021c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80021cc:	f7fe fb7c 	bl	80008c8 <HAL_GetTick>
 80021d0:	0002      	movs	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b64      	cmp	r3, #100	@ 0x64
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e166      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021de:	4b96      	ldr	r3, [pc, #600]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	2380      	movs	r3, #128	@ 0x80
 80021e4:	029b      	lsls	r3, r3, #10
 80021e6:	4013      	ands	r3, r2
 80021e8:	d1f0      	bne.n	80021cc <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2202      	movs	r2, #2
 80021f0:	4013      	ands	r3, r2
 80021f2:	d100      	bne.n	80021f6 <HAL_RCC_OscConfig+0xfe>
 80021f4:	e086      	b.n	8002304 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021f6:	4b90      	ldr	r3, [pc, #576]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	2238      	movs	r2, #56	@ 0x38
 80021fc:	4013      	ands	r3, r2
 80021fe:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d12f      	bne.n	8002266 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e14c      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002212:	4b89      	ldr	r3, [pc, #548]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	4a8b      	ldr	r2, [pc, #556]	@ (8002444 <HAL_RCC_OscConfig+0x34c>)
 8002218:	4013      	ands	r3, r2
 800221a:	0019      	movs	r1, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	695b      	ldr	r3, [r3, #20]
 8002220:	021a      	lsls	r2, r3, #8
 8002222:	4b85      	ldr	r3, [pc, #532]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002224:	430a      	orrs	r2, r1
 8002226:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d112      	bne.n	8002254 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800222e:	4b82      	ldr	r3, [pc, #520]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a85      	ldr	r2, [pc, #532]	@ (8002448 <HAL_RCC_OscConfig+0x350>)
 8002234:	4013      	ands	r3, r2
 8002236:	0019      	movs	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691a      	ldr	r2, [r3, #16]
 800223c:	4b7e      	ldr	r3, [pc, #504]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800223e:	430a      	orrs	r2, r1
 8002240:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002242:	4b7d      	ldr	r3, [pc, #500]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	0adb      	lsrs	r3, r3, #11
 8002248:	2207      	movs	r2, #7
 800224a:	4013      	ands	r3, r2
 800224c:	4a7f      	ldr	r2, [pc, #508]	@ (800244c <HAL_RCC_OscConfig+0x354>)
 800224e:	40da      	lsrs	r2, r3
 8002250:	4b7f      	ldr	r3, [pc, #508]	@ (8002450 <HAL_RCC_OscConfig+0x358>)
 8002252:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002254:	4b7f      	ldr	r3, [pc, #508]	@ (8002454 <HAL_RCC_OscConfig+0x35c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	0018      	movs	r0, r3
 800225a:	f7fe fad9 	bl	8000810 <HAL_InitTick>
 800225e:	1e03      	subs	r3, r0, #0
 8002260:	d050      	beq.n	8002304 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e122      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d030      	beq.n	80022d0 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800226e:	4b72      	ldr	r3, [pc, #456]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a75      	ldr	r2, [pc, #468]	@ (8002448 <HAL_RCC_OscConfig+0x350>)
 8002274:	4013      	ands	r3, r2
 8002276:	0019      	movs	r1, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	691a      	ldr	r2, [r3, #16]
 800227c:	4b6e      	ldr	r3, [pc, #440]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800227e:	430a      	orrs	r2, r1
 8002280:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8002282:	4b6d      	ldr	r3, [pc, #436]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	4b6c      	ldr	r3, [pc, #432]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002288:	2180      	movs	r1, #128	@ 0x80
 800228a:	0049      	lsls	r1, r1, #1
 800228c:	430a      	orrs	r2, r1
 800228e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002290:	f7fe fb1a 	bl	80008c8 <HAL_GetTick>
 8002294:	0003      	movs	r3, r0
 8002296:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002298:	e008      	b.n	80022ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800229a:	f7fe fb15 	bl	80008c8 <HAL_GetTick>
 800229e:	0002      	movs	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e0ff      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022ac:	4b62      	ldr	r3, [pc, #392]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	2380      	movs	r3, #128	@ 0x80
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	4013      	ands	r3, r2
 80022b6:	d0f0      	beq.n	800229a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b8:	4b5f      	ldr	r3, [pc, #380]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	4a61      	ldr	r2, [pc, #388]	@ (8002444 <HAL_RCC_OscConfig+0x34c>)
 80022be:	4013      	ands	r3, r2
 80022c0:	0019      	movs	r1, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	695b      	ldr	r3, [r3, #20]
 80022c6:	021a      	lsls	r2, r3, #8
 80022c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80022ca:	430a      	orrs	r2, r1
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	e019      	b.n	8002304 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80022d0:	4b59      	ldr	r3, [pc, #356]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4b58      	ldr	r3, [pc, #352]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80022d6:	4960      	ldr	r1, [pc, #384]	@ (8002458 <HAL_RCC_OscConfig+0x360>)
 80022d8:	400a      	ands	r2, r1
 80022da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022dc:	f7fe faf4 	bl	80008c8 <HAL_GetTick>
 80022e0:	0003      	movs	r3, r0
 80022e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022e4:	e008      	b.n	80022f8 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80022e6:	f7fe faef 	bl	80008c8 <HAL_GetTick>
 80022ea:	0002      	movs	r2, r0
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d901      	bls.n	80022f8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e0d9      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022f8:	4b4f      	ldr	r3, [pc, #316]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	2380      	movs	r3, #128	@ 0x80
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	4013      	ands	r3, r2
 8002302:	d1f0      	bne.n	80022e6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2208      	movs	r2, #8
 800230a:	4013      	ands	r3, r2
 800230c:	d042      	beq.n	8002394 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800230e:	4b4a      	ldr	r3, [pc, #296]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	2238      	movs	r2, #56	@ 0x38
 8002314:	4013      	ands	r3, r2
 8002316:	2b18      	cmp	r3, #24
 8002318:	d105      	bne.n	8002326 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d138      	bne.n	8002394 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e0c2      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d019      	beq.n	8002362 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800232e:	4b42      	ldr	r3, [pc, #264]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002330:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002332:	4b41      	ldr	r3, [pc, #260]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002334:	2101      	movs	r1, #1
 8002336:	430a      	orrs	r2, r1
 8002338:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233a:	f7fe fac5 	bl	80008c8 <HAL_GetTick>
 800233e:	0003      	movs	r3, r0
 8002340:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002344:	f7fe fac0 	bl	80008c8 <HAL_GetTick>
 8002348:	0002      	movs	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e0aa      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002356:	4b38      	ldr	r3, [pc, #224]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800235a:	2202      	movs	r2, #2
 800235c:	4013      	ands	r3, r2
 800235e:	d0f1      	beq.n	8002344 <HAL_RCC_OscConfig+0x24c>
 8002360:	e018      	b.n	8002394 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002362:	4b35      	ldr	r3, [pc, #212]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002364:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002366:	4b34      	ldr	r3, [pc, #208]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002368:	2101      	movs	r1, #1
 800236a:	438a      	bics	r2, r1
 800236c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800236e:	f7fe faab 	bl	80008c8 <HAL_GetTick>
 8002372:	0003      	movs	r3, r0
 8002374:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002378:	f7fe faa6 	bl	80008c8 <HAL_GetTick>
 800237c:	0002      	movs	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e090      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800238a:	4b2b      	ldr	r3, [pc, #172]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800238c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800238e:	2202      	movs	r2, #2
 8002390:	4013      	ands	r3, r2
 8002392:	d1f1      	bne.n	8002378 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2204      	movs	r2, #4
 800239a:	4013      	ands	r3, r2
 800239c:	d100      	bne.n	80023a0 <HAL_RCC_OscConfig+0x2a8>
 800239e:	e084      	b.n	80024aa <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023a0:	230f      	movs	r3, #15
 80023a2:	18fb      	adds	r3, r7, r3
 80023a4:	2200      	movs	r2, #0
 80023a6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80023a8:	4b23      	ldr	r3, [pc, #140]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	2238      	movs	r2, #56	@ 0x38
 80023ae:	4013      	ands	r3, r2
 80023b0:	2b20      	cmp	r3, #32
 80023b2:	d106      	bne.n	80023c2 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d000      	beq.n	80023be <HAL_RCC_OscConfig+0x2c6>
 80023bc:	e075      	b.n	80024aa <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e074      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d106      	bne.n	80023d8 <HAL_RCC_OscConfig+0x2e0>
 80023ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80023cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80023d0:	2101      	movs	r1, #1
 80023d2:	430a      	orrs	r2, r1
 80023d4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023d6:	e01c      	b.n	8002412 <HAL_RCC_OscConfig+0x31a>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	2b05      	cmp	r3, #5
 80023de:	d10c      	bne.n	80023fa <HAL_RCC_OscConfig+0x302>
 80023e0:	4b15      	ldr	r3, [pc, #84]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80023e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023e4:	4b14      	ldr	r3, [pc, #80]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80023e6:	2104      	movs	r1, #4
 80023e8:	430a      	orrs	r2, r1
 80023ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023ec:	4b12      	ldr	r3, [pc, #72]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80023ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023f0:	4b11      	ldr	r3, [pc, #68]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80023f2:	2101      	movs	r1, #1
 80023f4:	430a      	orrs	r2, r1
 80023f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80023f8:	e00b      	b.n	8002412 <HAL_RCC_OscConfig+0x31a>
 80023fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 80023fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80023fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002400:	2101      	movs	r1, #1
 8002402:	438a      	bics	r2, r1
 8002404:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002406:	4b0c      	ldr	r3, [pc, #48]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 8002408:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800240a:	4b0b      	ldr	r3, [pc, #44]	@ (8002438 <HAL_RCC_OscConfig+0x340>)
 800240c:	2104      	movs	r1, #4
 800240e:	438a      	bics	r2, r1
 8002410:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d028      	beq.n	800246c <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241a:	f7fe fa55 	bl	80008c8 <HAL_GetTick>
 800241e:	0003      	movs	r3, r0
 8002420:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002422:	e01d      	b.n	8002460 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002424:	f7fe fa50 	bl	80008c8 <HAL_GetTick>
 8002428:	0002      	movs	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	4a0b      	ldr	r2, [pc, #44]	@ (800245c <HAL_RCC_OscConfig+0x364>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d915      	bls.n	8002460 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e039      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
 8002438:	40021000 	.word	0x40021000
 800243c:	fffeffff 	.word	0xfffeffff
 8002440:	fffbffff 	.word	0xfffbffff
 8002444:	ffff80ff 	.word	0xffff80ff
 8002448:	ffffc7ff 	.word	0xffffc7ff
 800244c:	02dc6c00 	.word	0x02dc6c00
 8002450:	20000000 	.word	0x20000000
 8002454:	20000004 	.word	0x20000004
 8002458:	fffffeff 	.word	0xfffffeff
 800245c:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002460:	4b14      	ldr	r3, [pc, #80]	@ (80024b4 <HAL_RCC_OscConfig+0x3bc>)
 8002462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002464:	2202      	movs	r2, #2
 8002466:	4013      	ands	r3, r2
 8002468:	d0dc      	beq.n	8002424 <HAL_RCC_OscConfig+0x32c>
 800246a:	e013      	b.n	8002494 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246c:	f7fe fa2c 	bl	80008c8 <HAL_GetTick>
 8002470:	0003      	movs	r3, r0
 8002472:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002474:	e009      	b.n	800248a <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002476:	f7fe fa27 	bl	80008c8 <HAL_GetTick>
 800247a:	0002      	movs	r2, r0
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	4a0d      	ldr	r2, [pc, #52]	@ (80024b8 <HAL_RCC_OscConfig+0x3c0>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e010      	b.n	80024ac <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800248a:	4b0a      	ldr	r3, [pc, #40]	@ (80024b4 <HAL_RCC_OscConfig+0x3bc>)
 800248c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248e:	2202      	movs	r2, #2
 8002490:	4013      	ands	r3, r2
 8002492:	d1f0      	bne.n	8002476 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002494:	230f      	movs	r3, #15
 8002496:	18fb      	adds	r3, r7, r3
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d105      	bne.n	80024aa <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800249e:	4b05      	ldr	r3, [pc, #20]	@ (80024b4 <HAL_RCC_OscConfig+0x3bc>)
 80024a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024a2:	4b04      	ldr	r3, [pc, #16]	@ (80024b4 <HAL_RCC_OscConfig+0x3bc>)
 80024a4:	4905      	ldr	r1, [pc, #20]	@ (80024bc <HAL_RCC_OscConfig+0x3c4>)
 80024a6:	400a      	ands	r2, r1
 80024a8:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	0018      	movs	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b006      	add	sp, #24
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40021000 	.word	0x40021000
 80024b8:	00001388 	.word	0x00001388
 80024bc:	efffffff 	.word	0xefffffff

080024c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e0e9      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024d4:	4b76      	ldr	r3, [pc, #472]	@ (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2207      	movs	r2, #7
 80024da:	4013      	ands	r3, r2
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d91e      	bls.n	8002520 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e2:	4b73      	ldr	r3, [pc, #460]	@ (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2207      	movs	r2, #7
 80024e8:	4393      	bics	r3, r2
 80024ea:	0019      	movs	r1, r3
 80024ec:	4b70      	ldr	r3, [pc, #448]	@ (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80024f4:	f7fe f9e8 	bl	80008c8 <HAL_GetTick>
 80024f8:	0003      	movs	r3, r0
 80024fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80024fc:	e009      	b.n	8002512 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80024fe:	f7fe f9e3 	bl	80008c8 <HAL_GetTick>
 8002502:	0002      	movs	r2, r0
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	4a6a      	ldr	r2, [pc, #424]	@ (80026b4 <HAL_RCC_ClockConfig+0x1f4>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e0ca      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002512:	4b67      	ldr	r3, [pc, #412]	@ (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2207      	movs	r2, #7
 8002518:	4013      	ands	r3, r2
 800251a:	683a      	ldr	r2, [r7, #0]
 800251c:	429a      	cmp	r2, r3
 800251e:	d1ee      	bne.n	80024fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2202      	movs	r2, #2
 8002526:	4013      	ands	r3, r2
 8002528:	d017      	beq.n	800255a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2204      	movs	r2, #4
 8002530:	4013      	ands	r3, r2
 8002532:	d008      	beq.n	8002546 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002534:	4b60      	ldr	r3, [pc, #384]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	4a60      	ldr	r2, [pc, #384]	@ (80026bc <HAL_RCC_ClockConfig+0x1fc>)
 800253a:	401a      	ands	r2, r3
 800253c:	4b5e      	ldr	r3, [pc, #376]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 800253e:	21b0      	movs	r1, #176	@ 0xb0
 8002540:	0109      	lsls	r1, r1, #4
 8002542:	430a      	orrs	r2, r1
 8002544:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002546:	4b5c      	ldr	r3, [pc, #368]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	4a5d      	ldr	r2, [pc, #372]	@ (80026c0 <HAL_RCC_ClockConfig+0x200>)
 800254c:	4013      	ands	r3, r2
 800254e:	0019      	movs	r1, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68da      	ldr	r2, [r3, #12]
 8002554:	4b58      	ldr	r3, [pc, #352]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002556:	430a      	orrs	r2, r1
 8002558:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2201      	movs	r2, #1
 8002560:	4013      	ands	r3, r2
 8002562:	d055      	beq.n	8002610 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8002564:	4b54      	ldr	r3, [pc, #336]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	221c      	movs	r2, #28
 800256a:	4393      	bics	r3, r2
 800256c:	0019      	movs	r1, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	4b51      	ldr	r3, [pc, #324]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002574:	430a      	orrs	r2, r1
 8002576:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d107      	bne.n	8002590 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002580:	4b4d      	ldr	r3, [pc, #308]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	2380      	movs	r3, #128	@ 0x80
 8002586:	029b      	lsls	r3, r3, #10
 8002588:	4013      	ands	r3, r2
 800258a:	d11f      	bne.n	80025cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e08b      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d107      	bne.n	80025a8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002598:	4b47      	ldr	r3, [pc, #284]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	2380      	movs	r3, #128	@ 0x80
 800259e:	00db      	lsls	r3, r3, #3
 80025a0:	4013      	ands	r3, r2
 80025a2:	d113      	bne.n	80025cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e07f      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	2b03      	cmp	r3, #3
 80025ae:	d106      	bne.n	80025be <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80025b0:	4b41      	ldr	r3, [pc, #260]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 80025b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b4:	2202      	movs	r2, #2
 80025b6:	4013      	ands	r3, r2
 80025b8:	d108      	bne.n	80025cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e074      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80025be:	4b3e      	ldr	r3, [pc, #248]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 80025c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c2:	2202      	movs	r2, #2
 80025c4:	4013      	ands	r3, r2
 80025c6:	d101      	bne.n	80025cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e06d      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025cc:	4b3a      	ldr	r3, [pc, #232]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	2207      	movs	r2, #7
 80025d2:	4393      	bics	r3, r2
 80025d4:	0019      	movs	r1, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	4b37      	ldr	r3, [pc, #220]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 80025dc:	430a      	orrs	r2, r1
 80025de:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025e0:	f7fe f972 	bl	80008c8 <HAL_GetTick>
 80025e4:	0003      	movs	r3, r0
 80025e6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e8:	e009      	b.n	80025fe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025ea:	f7fe f96d 	bl	80008c8 <HAL_GetTick>
 80025ee:	0002      	movs	r2, r0
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	4a2f      	ldr	r2, [pc, #188]	@ (80026b4 <HAL_RCC_ClockConfig+0x1f4>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e054      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fe:	4b2e      	ldr	r3, [pc, #184]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	2238      	movs	r2, #56	@ 0x38
 8002604:	401a      	ands	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	429a      	cmp	r2, r3
 800260e:	d1ec      	bne.n	80025ea <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002610:	4b27      	ldr	r3, [pc, #156]	@ (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2207      	movs	r2, #7
 8002616:	4013      	ands	r3, r2
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d21e      	bcs.n	800265c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800261e:	4b24      	ldr	r3, [pc, #144]	@ (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2207      	movs	r2, #7
 8002624:	4393      	bics	r3, r2
 8002626:	0019      	movs	r1, r3
 8002628:	4b21      	ldr	r3, [pc, #132]	@ (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002630:	f7fe f94a 	bl	80008c8 <HAL_GetTick>
 8002634:	0003      	movs	r3, r0
 8002636:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002638:	e009      	b.n	800264e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800263a:	f7fe f945 	bl	80008c8 <HAL_GetTick>
 800263e:	0002      	movs	r2, r0
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	4a1b      	ldr	r2, [pc, #108]	@ (80026b4 <HAL_RCC_ClockConfig+0x1f4>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d901      	bls.n	800264e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e02c      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800264e:	4b18      	ldr	r3, [pc, #96]	@ (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2207      	movs	r2, #7
 8002654:	4013      	ands	r3, r2
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	d1ee      	bne.n	800263a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2204      	movs	r2, #4
 8002662:	4013      	ands	r3, r2
 8002664:	d009      	beq.n	800267a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002666:	4b14      	ldr	r3, [pc, #80]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	4a16      	ldr	r2, [pc, #88]	@ (80026c4 <HAL_RCC_ClockConfig+0x204>)
 800266c:	4013      	ands	r3, r2
 800266e:	0019      	movs	r1, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	691a      	ldr	r2, [r3, #16]
 8002674:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002676:	430a      	orrs	r2, r1
 8002678:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800267a:	f000 f82b 	bl	80026d4 <HAL_RCC_GetSysClockFreq>
 800267e:	0001      	movs	r1, r0
 8002680:	4b0d      	ldr	r3, [pc, #52]	@ (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	0a1b      	lsrs	r3, r3, #8
 8002686:	220f      	movs	r2, #15
 8002688:	401a      	ands	r2, r3
 800268a:	4b0f      	ldr	r3, [pc, #60]	@ (80026c8 <HAL_RCC_ClockConfig+0x208>)
 800268c:	0092      	lsls	r2, r2, #2
 800268e:	58d3      	ldr	r3, [r2, r3]
 8002690:	221f      	movs	r2, #31
 8002692:	4013      	ands	r3, r2
 8002694:	000a      	movs	r2, r1
 8002696:	40da      	lsrs	r2, r3
 8002698:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <HAL_RCC_ClockConfig+0x20c>)
 800269a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800269c:	4b0c      	ldr	r3, [pc, #48]	@ (80026d0 <HAL_RCC_ClockConfig+0x210>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	0018      	movs	r0, r3
 80026a2:	f7fe f8b5 	bl	8000810 <HAL_InitTick>
 80026a6:	0003      	movs	r3, r0
}
 80026a8:	0018      	movs	r0, r3
 80026aa:	46bd      	mov	sp, r7
 80026ac:	b004      	add	sp, #16
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40022000 	.word	0x40022000
 80026b4:	00001388 	.word	0x00001388
 80026b8:	40021000 	.word	0x40021000
 80026bc:	ffff84ff 	.word	0xffff84ff
 80026c0:	fffff0ff 	.word	0xfffff0ff
 80026c4:	ffff8fff 	.word	0xffff8fff
 80026c8:	080029a4 	.word	0x080029a4
 80026cc:	20000000 	.word	0x20000000
 80026d0:	20000004 	.word	0x20000004

080026d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80026da:	4b1c      	ldr	r3, [pc, #112]	@ (800274c <HAL_RCC_GetSysClockFreq+0x78>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	2238      	movs	r2, #56	@ 0x38
 80026e0:	4013      	ands	r3, r2
 80026e2:	d10f      	bne.n	8002704 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80026e4:	4b19      	ldr	r3, [pc, #100]	@ (800274c <HAL_RCC_GetSysClockFreq+0x78>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	0adb      	lsrs	r3, r3, #11
 80026ea:	2207      	movs	r2, #7
 80026ec:	4013      	ands	r3, r2
 80026ee:	2201      	movs	r2, #1
 80026f0:	409a      	lsls	r2, r3
 80026f2:	0013      	movs	r3, r2
 80026f4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80026f6:	6839      	ldr	r1, [r7, #0]
 80026f8:	4815      	ldr	r0, [pc, #84]	@ (8002750 <HAL_RCC_GetSysClockFreq+0x7c>)
 80026fa:	f7fd fd05 	bl	8000108 <__udivsi3>
 80026fe:	0003      	movs	r3, r0
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	e01e      	b.n	8002742 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002704:	4b11      	ldr	r3, [pc, #68]	@ (800274c <HAL_RCC_GetSysClockFreq+0x78>)
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	2238      	movs	r2, #56	@ 0x38
 800270a:	4013      	ands	r3, r2
 800270c:	2b08      	cmp	r3, #8
 800270e:	d102      	bne.n	8002716 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002710:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x80>)
 8002712:	607b      	str	r3, [r7, #4]
 8002714:	e015      	b.n	8002742 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002716:	4b0d      	ldr	r3, [pc, #52]	@ (800274c <HAL_RCC_GetSysClockFreq+0x78>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2238      	movs	r2, #56	@ 0x38
 800271c:	4013      	ands	r3, r2
 800271e:	2b20      	cmp	r3, #32
 8002720:	d103      	bne.n	800272a <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002722:	2380      	movs	r3, #128	@ 0x80
 8002724:	021b      	lsls	r3, r3, #8
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	e00b      	b.n	8002742 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800272a:	4b08      	ldr	r3, [pc, #32]	@ (800274c <HAL_RCC_GetSysClockFreq+0x78>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	2238      	movs	r2, #56	@ 0x38
 8002730:	4013      	ands	r3, r2
 8002732:	2b18      	cmp	r3, #24
 8002734:	d103      	bne.n	800273e <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002736:	23fa      	movs	r3, #250	@ 0xfa
 8002738:	01db      	lsls	r3, r3, #7
 800273a:	607b      	str	r3, [r7, #4]
 800273c:	e001      	b.n	8002742 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 8002742:	687b      	ldr	r3, [r7, #4]
}
 8002744:	0018      	movs	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	b002      	add	sp, #8
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40021000 	.word	0x40021000
 8002750:	02dc6c00 	.word	0x02dc6c00
 8002754:	007a1200 	.word	0x007a1200

08002758 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002760:	2313      	movs	r3, #19
 8002762:	18fb      	adds	r3, r7, r3
 8002764:	2200      	movs	r2, #0
 8002766:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002768:	2312      	movs	r3, #18
 800276a:	18fb      	adds	r3, r7, r3
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	2380      	movs	r3, #128	@ 0x80
 8002776:	029b      	lsls	r3, r3, #10
 8002778:	4013      	ands	r3, r2
 800277a:	d100      	bne.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800277c:	e079      	b.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800277e:	2011      	movs	r0, #17
 8002780:	183b      	adds	r3, r7, r0
 8002782:	2200      	movs	r2, #0
 8002784:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002786:	4b64      	ldr	r3, [pc, #400]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002788:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800278a:	2380      	movs	r3, #128	@ 0x80
 800278c:	055b      	lsls	r3, r3, #21
 800278e:	4013      	ands	r3, r2
 8002790:	d110      	bne.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002792:	4b61      	ldr	r3, [pc, #388]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002794:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002796:	4b60      	ldr	r3, [pc, #384]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002798:	2180      	movs	r1, #128	@ 0x80
 800279a:	0549      	lsls	r1, r1, #21
 800279c:	430a      	orrs	r2, r1
 800279e:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027a0:	4b5d      	ldr	r3, [pc, #372]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027a4:	2380      	movs	r3, #128	@ 0x80
 80027a6:	055b      	lsls	r3, r3, #21
 80027a8:	4013      	ands	r3, r2
 80027aa:	60bb      	str	r3, [r7, #8]
 80027ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027ae:	183b      	adds	r3, r7, r0
 80027b0:	2201      	movs	r2, #1
 80027b2:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80027b4:	4b58      	ldr	r3, [pc, #352]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80027b8:	23c0      	movs	r3, #192	@ 0xc0
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4013      	ands	r3, r2
 80027be:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d019      	beq.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d014      	beq.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80027d0:	4b51      	ldr	r3, [pc, #324]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d4:	4a51      	ldr	r2, [pc, #324]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80027d6:	4013      	ands	r3, r2
 80027d8:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027da:	4b4f      	ldr	r3, [pc, #316]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80027de:	4b4e      	ldr	r3, [pc, #312]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027e0:	2180      	movs	r1, #128	@ 0x80
 80027e2:	0249      	lsls	r1, r1, #9
 80027e4:	430a      	orrs	r2, r1
 80027e6:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80027ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027ee:	494c      	ldr	r1, [pc, #304]	@ (8002920 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80027f0:	400a      	ands	r2, r1
 80027f2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80027f4:	4b48      	ldr	r3, [pc, #288]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	2201      	movs	r2, #1
 80027fe:	4013      	ands	r3, r2
 8002800:	d016      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002802:	f7fe f861 	bl	80008c8 <HAL_GetTick>
 8002806:	0003      	movs	r3, r0
 8002808:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800280a:	e00c      	b.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800280c:	f7fe f85c 	bl	80008c8 <HAL_GetTick>
 8002810:	0002      	movs	r2, r0
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	4a43      	ldr	r2, [pc, #268]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d904      	bls.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 800281c:	2313      	movs	r3, #19
 800281e:	18fb      	adds	r3, r7, r3
 8002820:	2203      	movs	r2, #3
 8002822:	701a      	strb	r2, [r3, #0]
          break;
 8002824:	e004      	b.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002826:	4b3c      	ldr	r3, [pc, #240]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800282a:	2202      	movs	r2, #2
 800282c:	4013      	ands	r3, r2
 800282e:	d0ed      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 8002830:	2313      	movs	r3, #19
 8002832:	18fb      	adds	r3, r7, r3
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800283a:	4b37      	ldr	r3, [pc, #220]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800283c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283e:	4a37      	ldr	r2, [pc, #220]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002840:	4013      	ands	r3, r2
 8002842:	0019      	movs	r1, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	699a      	ldr	r2, [r3, #24]
 8002848:	4b33      	ldr	r3, [pc, #204]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800284a:	430a      	orrs	r2, r1
 800284c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800284e:	e005      	b.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002850:	2312      	movs	r3, #18
 8002852:	18fb      	adds	r3, r7, r3
 8002854:	2213      	movs	r2, #19
 8002856:	18ba      	adds	r2, r7, r2
 8002858:	7812      	ldrb	r2, [r2, #0]
 800285a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800285c:	2311      	movs	r3, #17
 800285e:	18fb      	adds	r3, r7, r3
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d105      	bne.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002866:	4b2c      	ldr	r3, [pc, #176]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002868:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800286a:	4b2b      	ldr	r3, [pc, #172]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800286c:	492e      	ldr	r1, [pc, #184]	@ (8002928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800286e:	400a      	ands	r2, r1
 8002870:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2201      	movs	r2, #1
 8002878:	4013      	ands	r3, r2
 800287a:	d009      	beq.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800287c:	4b26      	ldr	r3, [pc, #152]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800287e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002880:	2203      	movs	r2, #3
 8002882:	4393      	bics	r3, r2
 8002884:	0019      	movs	r1, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689a      	ldr	r2, [r3, #8]
 800288a:	4b23      	ldr	r3, [pc, #140]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800288c:	430a      	orrs	r2, r1
 800288e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2240      	movs	r2, #64	@ 0x40
 8002896:	4013      	ands	r3, r2
 8002898:	d009      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800289a:	4b1f      	ldr	r3, [pc, #124]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800289c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800289e:	4a23      	ldr	r2, [pc, #140]	@ (800292c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	0019      	movs	r1, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68da      	ldr	r2, [r3, #12]
 80028a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80028aa:	430a      	orrs	r2, r1
 80028ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	2380      	movs	r3, #128	@ 0x80
 80028b4:	01db      	lsls	r3, r3, #7
 80028b6:	4013      	ands	r3, r2
 80028b8:	d008      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028ba:	4b17      	ldr	r3, [pc, #92]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80028bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	0899      	lsrs	r1, r3, #2
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	695a      	ldr	r2, [r3, #20]
 80028c6:	4b14      	ldr	r3, [pc, #80]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80028c8:	430a      	orrs	r2, r1
 80028ca:	655a      	str	r2, [r3, #84]	@ 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	2380      	movs	r3, #128	@ 0x80
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	4013      	ands	r3, r2
 80028d6:	d009      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80028d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80028da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028dc:	4a14      	ldr	r2, [pc, #80]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80028de:	4013      	ands	r3, r2
 80028e0:	0019      	movs	r1, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	691a      	ldr	r2, [r3, #16]
 80028e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80028e8:	430a      	orrs	r2, r1
 80028ea:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	da09      	bge.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80028f4:	4b08      	ldr	r3, [pc, #32]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	22e0      	movs	r2, #224	@ 0xe0
 80028fa:	4393      	bics	r3, r2
 80028fc:	0019      	movs	r1, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	4b05      	ldr	r3, [pc, #20]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002904:	430a      	orrs	r2, r1
 8002906:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002908:	2312      	movs	r3, #18
 800290a:	18fb      	adds	r3, r7, r3
 800290c:	781b      	ldrb	r3, [r3, #0]
}
 800290e:	0018      	movs	r0, r3
 8002910:	46bd      	mov	sp, r7
 8002912:	b006      	add	sp, #24
 8002914:	bd80      	pop	{r7, pc}
 8002916:	46c0      	nop			@ (mov r8, r8)
 8002918:	40021000 	.word	0x40021000
 800291c:	fffffcff 	.word	0xfffffcff
 8002920:	fffeffff 	.word	0xfffeffff
 8002924:	00001388 	.word	0x00001388
 8002928:	efffffff 	.word	0xefffffff
 800292c:	ffffcfff 	.word	0xffffcfff
 8002930:	ffff3fff 	.word	0xffff3fff

08002934 <memset>:
 8002934:	0003      	movs	r3, r0
 8002936:	1882      	adds	r2, r0, r2
 8002938:	4293      	cmp	r3, r2
 800293a:	d100      	bne.n	800293e <memset+0xa>
 800293c:	4770      	bx	lr
 800293e:	7019      	strb	r1, [r3, #0]
 8002940:	3301      	adds	r3, #1
 8002942:	e7f9      	b.n	8002938 <memset+0x4>

08002944 <__libc_init_array>:
 8002944:	b570      	push	{r4, r5, r6, lr}
 8002946:	2600      	movs	r6, #0
 8002948:	4c0c      	ldr	r4, [pc, #48]	@ (800297c <__libc_init_array+0x38>)
 800294a:	4d0d      	ldr	r5, [pc, #52]	@ (8002980 <__libc_init_array+0x3c>)
 800294c:	1b64      	subs	r4, r4, r5
 800294e:	10a4      	asrs	r4, r4, #2
 8002950:	42a6      	cmp	r6, r4
 8002952:	d109      	bne.n	8002968 <__libc_init_array+0x24>
 8002954:	2600      	movs	r6, #0
 8002956:	f000 f819 	bl	800298c <_init>
 800295a:	4c0a      	ldr	r4, [pc, #40]	@ (8002984 <__libc_init_array+0x40>)
 800295c:	4d0a      	ldr	r5, [pc, #40]	@ (8002988 <__libc_init_array+0x44>)
 800295e:	1b64      	subs	r4, r4, r5
 8002960:	10a4      	asrs	r4, r4, #2
 8002962:	42a6      	cmp	r6, r4
 8002964:	d105      	bne.n	8002972 <__libc_init_array+0x2e>
 8002966:	bd70      	pop	{r4, r5, r6, pc}
 8002968:	00b3      	lsls	r3, r6, #2
 800296a:	58eb      	ldr	r3, [r5, r3]
 800296c:	4798      	blx	r3
 800296e:	3601      	adds	r6, #1
 8002970:	e7ee      	b.n	8002950 <__libc_init_array+0xc>
 8002972:	00b3      	lsls	r3, r6, #2
 8002974:	58eb      	ldr	r3, [r5, r3]
 8002976:	4798      	blx	r3
 8002978:	3601      	adds	r6, #1
 800297a:	e7f2      	b.n	8002962 <__libc_init_array+0x1e>
 800297c:	080029e4 	.word	0x080029e4
 8002980:	080029e4 	.word	0x080029e4
 8002984:	080029e8 	.word	0x080029e8
 8002988:	080029e4 	.word	0x080029e4

0800298c <_init>:
 800298c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800298e:	46c0      	nop			@ (mov r8, r8)
 8002990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002992:	bc08      	pop	{r3}
 8002994:	469e      	mov	lr, r3
 8002996:	4770      	bx	lr

08002998 <_fini>:
 8002998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800299a:	46c0      	nop			@ (mov r8, r8)
 800299c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800299e:	bc08      	pop	{r3}
 80029a0:	469e      	mov	lr, r3
 80029a2:	4770      	bx	lr
