`include "UARTComp/RBuffer.v"
`include "UARTComp/TBuffer.v"
`include "UARTComp/Receiver.v"
`include "UARTComp/Transmitter.v"
`include "UARTComp/Converter.v"

module UART(
    input wire clk,
    input wire Rx,
    input [2:0] address,
    input [7:0] w_data,
    input wire we,
    output [7:0] r_data,
    output wire rx_empty,
    output wire Tx,
    output wire full
);

//----------cableci√±os----------
wire[7:0] s_dout;
wire s_rx_done_tick;
wire[7:0] s_din;
wire s_tx_done_tick;
wire s_tx_start;

wire[7:0] DEBUGbank0;
wire[7:0] DEBUGbank1;
wire[7:0] DEBUGbank2;
wire[7:0] DEBUGbank3;
wire[7:0] DEBUGbank4;
//------------------------------

Receiver receiver(
    .clk(clk),
    .Rx(Rx),
    .Rx_done_tick(s_rx_done_tick),
    .dout(s_dout)
);

Transmitter transmitter(
    .clk(clk),
    .Tx(Tx),
    .din(s_din),
    .tx_done_tick(s_tx_done_tick),
    .tx_start(s_tx_start)
);

RBuffer rbuffer(
    .clk(clk),
    .wr(s_rx_done_tick),
    .w_data(s_dout),
    .address(address),
    .r_data(r_data),
    .full(full),
    .DEBUGbank0(DEBUGbank0),
    .DEBUGbank1(DEBUGbank1),
    .DEBUGbank2(DEBUGbank2),
    .DEBUGbank3(DEBUGbank3),
    .DEBUGbank4(DEBUGbank4)
);

TBuffer tbuffer(
    .clk(clk),
    .wr(we),
    .rd(s_tx_done_tick),
    .w_data(w_data),
    .address(address),
    .r_data(s_din),
    .full(s_tx_start)
);

endmodule