/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [36:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [24:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_14z[12] ? celloutsig_1_4z[3] : in_data[109];
  assign celloutsig_1_8z = celloutsig_1_1z[0] | ~(celloutsig_1_0z);
  assign celloutsig_0_14z = celloutsig_0_4z | ~(celloutsig_0_5z[3]);
  assign celloutsig_0_24z = celloutsig_0_7z | ~(celloutsig_0_12z[1]);
  assign celloutsig_0_2z = in_data[86] | celloutsig_0_0z[0];
  assign celloutsig_1_0z = in_data[145] | in_data[153];
  assign celloutsig_0_20z = ~(celloutsig_0_17z[1] ^ celloutsig_0_4z);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= in_data[86:80];
  assign celloutsig_0_0z = in_data[17:14] & in_data[66:63];
  assign celloutsig_0_1z = { in_data[93:90], celloutsig_0_0z } & { in_data[31:28], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[160:158], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } & { in_data[173:161], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[55:50] / { 1'h1, celloutsig_0_1z[5:1] };
  assign celloutsig_1_19z = { celloutsig_1_3z[13], celloutsig_1_8z, celloutsig_1_2z } / { 1'h1, celloutsig_1_8z, celloutsig_1_16z };
  assign celloutsig_0_5z = { in_data[88:86], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } / { 1'h1, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_1z[3:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } / { 1'h1, in_data[66:64], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[22:17], celloutsig_0_7z } / { 1'h1, celloutsig_0_8z[14], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_1z[6:3] / { 1'h1, _00_[4:2] };
  assign celloutsig_1_16z = { celloutsig_1_14z[8], celloutsig_1_5z } === { celloutsig_1_1z[3:0], celloutsig_1_11z };
  assign celloutsig_1_6z = celloutsig_1_3z[13:0] || { celloutsig_1_4z[8:1], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_3z[4:2] || celloutsig_0_0z[3:1];
  assign celloutsig_0_16z = { celloutsig_0_3z[5:1], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_7z } % { 1'h1, celloutsig_0_11z[2:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_4z = { in_data[153:146], celloutsig_1_2z } % { 1'h1, in_data[136:129] };
  assign celloutsig_1_5z = { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_0z } * { celloutsig_1_4z[7:5], celloutsig_1_2z };
  assign celloutsig_0_17z = celloutsig_0_11z[3:1] * celloutsig_0_12z[4:2];
  assign celloutsig_1_1z = in_data[189] ? { 1'h1, in_data[188:184] } : { in_data[112:108], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_9z[2:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z } != celloutsig_1_9z;
  assign celloutsig_0_7z = { celloutsig_0_5z[4], celloutsig_0_0z } != celloutsig_0_5z[6:2];
  assign celloutsig_0_12z = - in_data[15:9];
  assign celloutsig_1_9z = { celloutsig_1_4z[4:0], celloutsig_1_0z } | { celloutsig_1_1z[4:0], celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_1z[0], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z } | in_data[152:139];
  assign celloutsig_0_26z = { celloutsig_0_0z[2], celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_20z, _00_, _00_, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_25z } | { celloutsig_0_5z[9:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_24z };
  assign celloutsig_0_6z = celloutsig_0_5z[8] & celloutsig_0_4z;
  assign celloutsig_0_25z = | celloutsig_0_1z[6:2];
  assign celloutsig_0_22z = celloutsig_0_16z[12:9] >>> celloutsig_0_3z[3:0];
  assign celloutsig_0_15z = ~((celloutsig_0_11z[0] & celloutsig_0_7z) | celloutsig_0_0z[0]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z[5]) | celloutsig_1_0z);
  assign { out_data[128], out_data[98:96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z[34:3] };
endmodule
