- verilog JTAG controller + PLI interface.
- i+d cache.
- interrupts.
- add a setlo instruction that doesn't use the 16 bit immediate as signed.
