Report time       : Sun Feb 21 01:52:00 +0530 2021.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|           7188|           7188|           7188|             NA|             NA|             NA|
|   Verilog|      Pass|          84645|          84645|          84645|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
