<stg><name>var_var_cmp<32></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %yu_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %yu

]]></Node>
<StgValue><ssdm name="yu_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %xu_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xu

]]></Node>
<StgValue><ssdm name="xu_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:2 %cfg_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %cfg

]]></Node>
<StgValue><ssdm name="cfg_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
entry:3 %switch_ln182 = switch i4 %cfg_read, void %if.end64, i4 0, void %if.then, i4 1, void %if.then7, i4 2, void %if.then12, i4 3, void %if.then17, i4 4, void %if.then22, i4 5, void %if.then27, i4 6, void %if.then32, i4 7, void %if.then37, i4 8, void %if.then42, i4 9, void %if.then47, i4 10, void %if.then52

]]></Node>
<StgValue><ssdm name="switch_ln182"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then52:0 %icmp_ln203 = icmp_ult  i32 %yu_read, i32 %xu_read

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then52:1 %ret_9 = xor i1 %icmp_ln203, i1 1

]]></Node>
<StgValue><ssdm name="ret_9"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
if.then52:2 %br_ln204 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then47:0 %icmp_ln201 = icmp_ult  i32 %xu_read, i32 %yu_read

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then47:1 %ret_8 = xor i1 %icmp_ln201, i1 1

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
if.then47:2 %br_ln202 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then42:0 %ret_7 = icmp_ult  i32 %xu_read, i32 %yu_read

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
if.then42:1 %br_ln200 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then37:0 %ret_6 = icmp_ugt  i32 %xu_read, i32 %yu_read

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
if.then37:1 %br_ln198 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then32:0 %icmp_ln195 = icmp_slt  i32 %yu_read, i32 %xu_read

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then32:1 %ret_5 = xor i1 %icmp_ln195, i1 1

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
if.then32:2 %br_ln196 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then27:0 %icmp_ln193 = icmp_slt  i32 %xu_read, i32 %yu_read

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then27:1 %ret_4 = xor i1 %icmp_ln193, i1 1

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
if.then27:2 %br_ln194 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then22:0 %ret_3 = icmp_slt  i32 %xu_read, i32 %yu_read

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
if.then22:1 %br_ln192 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then17:0 %ret_2 = icmp_sgt  i32 %xu_read, i32 %yu_read

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
if.then17:1 %br_ln190 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12:0 %ret_1 = icmp_ne  i32 %xu_read, i32 %yu_read

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
if.then12:1 %br_ln188 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then7:0 %ret = icmp_eq  i32 %xu_read, i32 %yu_read

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
if.then7:1 %br_ln186 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cfg_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
if.then:0 %br_ln184 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end64:0 %ret_10 = phi i1 1, void %if.then, i1 %ret, void %if.then7, i1 %ret_1, void %if.then12, i1 %ret_2, void %if.then17, i1 %ret_3, void %if.then22, i1 %ret_4, void %if.then27, i1 %ret_5, void %if.then32, i1 %ret_6, void %if.then37, i1 %ret_7, void %if.then42, i1 %ret_8, void %if.then47, i1 %ret_9, void %if.then52, i1 0, void %entry

]]></Node>
<StgValue><ssdm name="ret_10"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1">
<![CDATA[
if.end64:1 %ret_ln207 = ret i1 %ret_10

]]></Node>
<StgValue><ssdm name="ret_ln207"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
