Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan  6 14:48:50 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing -max_paths 10 -file ./report/kernel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_94
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_84
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_83
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_82
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_81
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_80
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_79
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_78
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_77
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 3.098ns (98.256%)  route 0.055ns (1.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.704     0.704    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      3.098     3.802 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     3.857    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1_n_76
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3700, unset)         0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.025     9.608    bd_0_i/hls_inst/inst/mul_ln24_reg_355_reg
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  5.751    




