[2025-09-17 12:46:54] START suite=qualcomm_srv trace=srv37_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv37_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2573535 heartbeat IPC: 3.886 cumulative IPC: 3.886 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4998875 heartbeat IPC: 4.123 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4998875 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4998875 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13105362 heartbeat IPC: 1.234 cumulative IPC: 1.234 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 21210913 heartbeat IPC: 1.234 cumulative IPC: 1.234 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29285845 heartbeat IPC: 1.238 cumulative IPC: 1.235 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 37371344 heartbeat IPC: 1.237 cumulative IPC: 1.236 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 45433088 heartbeat IPC: 1.24 cumulative IPC: 1.237 (Simulation time: 00 hr 06 min 17 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 53541703 heartbeat IPC: 1.233 cumulative IPC: 1.236 (Simulation time: 00 hr 07 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv37_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 61735793 heartbeat IPC: 1.22 cumulative IPC: 1.234 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 69968480 heartbeat IPC: 1.215 cumulative IPC: 1.231 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 78203192 heartbeat IPC: 1.214 cumulative IPC: 1.229 (Simulation time: 00 hr 10 min 58 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 81443349 cumulative IPC: 1.228 (Simulation time: 00 hr 12 min 00 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 81443349 cumulative IPC: 1.228 (Simulation time: 00 hr 12 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv37_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.228 instructions: 100000004 cycles: 81443349
CPU 0 Branch Prediction Accuracy: 92.67% MPKI: 13.01 Average ROB Occupancy at Mispredict: 28.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08588
BRANCH_INDIRECT: 0.3708
BRANCH_CONDITIONAL: 11.18
BRANCH_DIRECT_CALL: 0.4215
BRANCH_INDIRECT_CALL: 0.5449
BRANCH_RETURN: 0.4064


====Backend Stall Breakdown====
ROB_STALL: 33346
LQ_STALL: 0
SQ_STALL: 59949


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 457
REPLAY_LOAD: 108
NON_REPLAY_LOAD: 6.995874

== Total ==
ADDR_TRANS: 914
REPLAY_LOAD: 216
NON_REPLAY_LOAD: 32216

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 4605

cpu0->cpu0_STLB TOTAL        ACCESS:    2124256 HIT:    2123487 MISS:        769 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2124256 HIT:    2123487 MISS:        769 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 134.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9476187 HIT:    8815588 MISS:     660599 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7748451 HIT:    7178716 MISS:     569735 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580270 HIT:     517123 MISS:      63147 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1146068 HIT:    1119248 MISS:      26820 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1398 HIT:        501 MISS:        897 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15866717 HIT:    7711515 MISS:    8155202 MSHR_MERGE:    2039229
cpu0->cpu0_L1I LOAD         ACCESS:   15866717 HIT:    7711515 MISS:    8155202 MSHR_MERGE:    2039229
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30564601 HIT:   26657078 MISS:    3907523 MSHR_MERGE:    1693375
cpu0->cpu0_L1D LOAD         ACCESS:   16683050 HIT:   14563838 MISS:    2119212 MSHR_MERGE:     486735
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13879992 HIT:   12093114 MISS:    1786878 MSHR_MERGE:    1206605
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1559 HIT:        126 MISS:       1433 MSHR_MERGE:         35
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13007162 HIT:   10714974 MISS:    2292188 MSHR_MERGE:    1159905
cpu0->cpu0_ITLB LOAD         ACCESS:   13007162 HIT:   10714974 MISS:    2292188 MSHR_MERGE:    1159905
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.021 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29019909 HIT:   27694305 MISS:    1325604 MSHR_MERGE:     333631
cpu0->cpu0_DTLB LOAD         ACCESS:   29019909 HIT:   27694305 MISS:    1325604 MSHR_MERGE:     333631
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.097 cycles
cpu0->LLC TOTAL        ACCESS:     746111 HIT:     735904 MISS:      10207 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     569735 HIT:     559848 MISS:       9887 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      63147 HIT:      63109 MISS:         38 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     112332 HIT:     112327 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        897 HIT:        620 MISS:        277 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         80
  ROW_BUFFER_MISS:      10122
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6787

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542093       541144        57119          698
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           39           66           34
  STLB miss resolved @ L2C                0           30          204          347           28
  STLB miss resolved @ LLC                0           36          223          416           48
  STLB miss resolved @ MEM                0            1           73          149          133

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197005        49172      1571238       108484           18
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            5            6
  STLB miss resolved @ L2C                0            2            0            5            0
  STLB miss resolved @ LLC                0            6           19           26            6
  STLB miss resolved @ MEM                0            0           11           19           29
[2025-09-17 12:58:55] END   suite=qualcomm_srv trace=srv37_ap (rc=0)
