// Seed: 2099852454
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wor id_4,
    output tri id_5,
    input wire id_6,
    input uwire id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output wor id_12,
    input wand id_13,
    input tri0 id_14,
    output wand id_15,
    output tri1 id_16,
    output wand id_17
);
  assign id_16 = 1;
  always disable id_19;
  tri0 id_20 = id_2;
  id_21(
      .id_0(id_9 === 1),
      .id_1({id_11, 1} * id_19 == 1),
      .id_2(1),
      .id_3(id_4),
      .id_4(1'h0),
      .id_5(id_20),
      .id_6(1 ^ 1 & (1'b0 == id_12))
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1
    , id_14,
    input tri1 id_2,
    input wire id_3,
    input wand id_4,
    input wor id_5,
    inout tri0 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    output wand id_11
    , id_15,
    output supply1 id_12
);
  wire id_16, id_17 = !(1);
  assign id_8#(.id_9(1 - 1'b0)) = 1'b0;
  module_0(
      id_6,
      id_5,
      id_3,
      id_5,
      id_11,
      id_6,
      id_6,
      id_1,
      id_2,
      id_7,
      id_9,
      id_9,
      id_10,
      id_2,
      id_1,
      id_12,
      id_10,
      id_10
  );
  wire id_18;
endmodule
