# Verilog-VHDL
This repository contains all my VHDL projects.
1. Half Adder Using Gate Model
2. Half Adder using Dataflow Model
