#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul  2 09:47:17 2024
# Process ID: 6476
# Current directory: D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22772 D:\2024\Learning 2024\FPGA_Projects\DFT_DIT\FFT_Decimation_in_Time\FFT_Decimation_in_Time.xpr
# Log file: D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/vivado.log
# Journal file: D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time\vivado.jou
# Running On: Soroush, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 12679 MB
#-----------------------------------------------------------
start_gui
open_project {D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2897.391 ; gain = 382.711
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_main_fft' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_main_fft_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Two_Point_FFT
Compiling module xil_defaultlib.Four_Point_FFT
Compiling module xil_defaultlib.complex_mul_fixed
Compiling module xil_defaultlib.Eight_Point_FFT
Compiling module xil_defaultlib.Main_FFT
Compiling module xil_defaultlib.sim_main_fft
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_main_fft_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_main_fft_behav -key {Behavioral:sim_1:Functional:sim_main_fft} -tclbatch {sim_main_fft.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim_main_fft.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_main_fft_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2968.020 ; gain = 41.602
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_main_fft' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_main_fft_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Eight_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Four_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Main_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Two_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/complex_mul_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mul_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sim_1/new/sim_main_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_main_fft
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Two_Point_FFT
Compiling module xil_defaultlib.Four_Point_FFT
Compiling module xil_defaultlib.complex_mul_fixed
Compiling module xil_defaultlib.Eight_Point_FFT
Compiling module xil_defaultlib.Main_FFT
Compiling module xil_defaultlib.sim_main_fft
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_main_fft_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2986.738 ; gain = 1.160
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_main_fft_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Eight_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Four_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Main_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Two_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/complex_mul_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mul_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sim_1/new/sim_main_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_main_fft
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.230 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.230 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Two_Point_FFT
Compiling module xil_defaultlib.Four_Point_FFT
Compiling module xil_defaultlib.complex_mul_fixed
Compiling module xil_defaultlib.Eight_Point_FFT
Compiling module xil_defaultlib.Main_FFT
Compiling module xil_defaultlib.sim_main_fft
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_main_fft_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2990.230 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2990.441 ; gain = 0.211
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_main_fft_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Eight_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Four_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Main_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Two_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/complex_mul_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mul_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sim_1/new/sim_main_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_main_fft
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Two_Point_FFT
Compiling module xil_defaultlib.Four_Point_FFT
Compiling module xil_defaultlib.complex_mul_fixed
Compiling module xil_defaultlib.Eight_Point_FFT
Compiling module xil_defaultlib.Main_FFT
Compiling module xil_defaultlib.sim_main_fft
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_main_fft_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2990.441 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_main_fft_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2995.797 ; gain = 0.930
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_main_fft_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Eight_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Four_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Main_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Two_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/complex_mul_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mul_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sim_1/new/sim_main_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_main_fft
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Two_Point_FFT
Compiling module xil_defaultlib.Four_Point_FFT
Compiling module xil_defaultlib.complex_mul_fixed
Compiling module xil_defaultlib.Eight_Point_FFT
Compiling module xil_defaultlib.Main_FFT
Compiling module xil_defaultlib.sim_main_fft
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_main_fft_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2996.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_main_fft_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Eight_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Four_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Main_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/Two_Point_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_Point_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sources_1/new/complex_mul_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mul_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.srcs/sim_1/new/sim_main_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_main_fft
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_main_fft'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2024/Learning 2024/FPGA_Projects/DFT_DIT/FFT_Decimation_in_Time/FFT_Decimation_in_Time.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_main_fft_behav xil_defaultlib.sim_main_fft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Two_Point_FFT
Compiling module xil_defaultlib.Four_Point_FFT
Compiling module xil_defaultlib.complex_mul_fixed
Compiling module xil_defaultlib.Eight_Point_FFT
Compiling module xil_defaultlib.Main_FFT
Compiling module xil_defaultlib.sim_main_fft
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_main_fft_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2997.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  4 16:50:21 2024...
