
5_uart_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001d4  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000398  080003a0  000013a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000398  08000398  000013a0  2**0
                  CONTENTS
  4 .ARM          00000000  08000398  08000398  000013a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000398  080003a0  000013a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000398  08000398  00001398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800039c  0800039c  0000139c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080003a0  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080003a0  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000013a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000040c  00000000  00000000  000013d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000014f  00000000  00000000  000017dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000060  00000000  00000000  00001930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000003e  00000000  00000000  00001990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a5c  00000000  00000000  000019ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000005d1  00000000  00000000  0001a42a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b148  00000000  00000000  0001a9fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a5b43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c4  00000000  00000000  000a5b88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000a5c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000380 	.word	0x08000380

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000380 	.word	0x08000380

08000204 <main>:

void uart2_tx_init(void);
static uint16_t compute_uart_BD(uint32_t, uint32_t);
void uart2_write(int);

int main(void) {
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	uart2_tx_init();
 8000208:	f000 f81c 	bl	8000244 <uart2_tx_init>
	while (1) {
		// screen /dev/tty.usbmodem103 115200 to see data
		uart2_write('Y');
 800020c:	2059      	movs	r0, #89	@ 0x59
 800020e:	f000 f801 	bl	8000214 <uart2_write>
 8000212:	e7fb      	b.n	800020c <main+0x8>

08000214 <uart2_write>:
	}
}

void uart2_write(int ch) {
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
	// make sure transmit data register is empty
	while (!(USART2->SR & USART_SR_TXE));
 800021c:	bf00      	nop
 800021e:	4b08      	ldr	r3, [pc, #32]	@ (8000240 <uart2_write+0x2c>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000226:	2b00      	cmp	r3, #0
 8000228:	d0f9      	beq.n	800021e <uart2_write+0xa>

	// write to transmit data register
	USART2->DR = (ch & 0xFF);
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	4a04      	ldr	r2, [pc, #16]	@ (8000240 <uart2_write+0x2c>)
 800022e:	b2db      	uxtb	r3, r3
 8000230:	6053      	str	r3, [r2, #4]
}
 8000232:	bf00      	nop
 8000234:	370c      	adds	r7, #12
 8000236:	46bd      	mov	sp, r7
 8000238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40004400 	.word	0x40004400

08000244 <uart2_tx_init>:

void uart2_tx_init(void) {
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
	// configure PA2
	// 1. enable clock access to gpio A
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000248:	4b18      	ldr	r3, [pc, #96]	@ (80002ac <uart2_tx_init+0x68>)
 800024a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800024c:	4a17      	ldr	r2, [pc, #92]	@ (80002ac <uart2_tx_init+0x68>)
 800024e:	f043 0301 	orr.w	r3, r3, #1
 8000252:	6313      	str	r3, [r2, #48]	@ 0x30
	// 2. set pa2 mode to AF mode
	GPIOA->MODER &= ~(1U << 4);
 8000254:	4b16      	ldr	r3, [pc, #88]	@ (80002b0 <uart2_tx_init+0x6c>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a15      	ldr	r2, [pc, #84]	@ (80002b0 <uart2_tx_init+0x6c>)
 800025a:	f023 0310 	bic.w	r3, r3, #16
 800025e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U << 5);
 8000260:	4b13      	ldr	r3, [pc, #76]	@ (80002b0 <uart2_tx_init+0x6c>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a12      	ldr	r2, [pc, #72]	@ (80002b0 <uart2_tx_init+0x6c>)
 8000266:	f043 0320 	orr.w	r3, r3, #32
 800026a:	6013      	str	r3, [r2, #0]
	// 3. set pa2 alternate function type to AF07 (UART_TX)
	GPIOA->AFR[0] |= (7U << 8);
 800026c:	4b10      	ldr	r3, [pc, #64]	@ (80002b0 <uart2_tx_init+0x6c>)
 800026e:	6a1b      	ldr	r3, [r3, #32]
 8000270:	4a0f      	ldr	r2, [pc, #60]	@ (80002b0 <uart2_tx_init+0x6c>)
 8000272:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000276:	6213      	str	r3, [r2, #32]

	// configure USART module
	// 1. enable clock access to USART2 (APB1ENR)
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000278:	4b0c      	ldr	r3, [pc, #48]	@ (80002ac <uart2_tx_init+0x68>)
 800027a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800027c:	4a0b      	ldr	r2, [pc, #44]	@ (80002ac <uart2_tx_init+0x68>)
 800027e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000282:	6413      	str	r3, [r2, #64]	@ 0x40
	// 2. configure USART baudrate
	USART2->BRR = compute_uart_BD(APB1_CLK, UART_BAUDRATE);
 8000284:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000288:	480a      	ldr	r0, [pc, #40]	@ (80002b4 <uart2_tx_init+0x70>)
 800028a:	f000 f817 	bl	80002bc <compute_uart_BD>
 800028e:	4603      	mov	r3, r0
 8000290:	461a      	mov	r2, r3
 8000292:	4b09      	ldr	r3, [pc, #36]	@ (80002b8 <uart2_tx_init+0x74>)
 8000294:	609a      	str	r2, [r3, #8]
	// 3. enable transmitter
	USART2->CR1 = USART_CR1_TE;
 8000296:	4b08      	ldr	r3, [pc, #32]	@ (80002b8 <uart2_tx_init+0x74>)
 8000298:	2208      	movs	r2, #8
 800029a:	60da      	str	r2, [r3, #12]
	// 4. enable USART module
	USART2->CR1 |= USART_CR1_UE;
 800029c:	4b06      	ldr	r3, [pc, #24]	@ (80002b8 <uart2_tx_init+0x74>)
 800029e:	68db      	ldr	r3, [r3, #12]
 80002a0:	4a05      	ldr	r2, [pc, #20]	@ (80002b8 <uart2_tx_init+0x74>)
 80002a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002a6:	60d3      	str	r3, [r2, #12]
}
 80002a8:	bf00      	nop
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	40023800 	.word	0x40023800
 80002b0:	40020000 	.word	0x40020000
 80002b4:	00f42400 	.word	0x00f42400
 80002b8:	40004400 	.word	0x40004400

080002bc <compute_uart_BD>:

static uint16_t compute_uart_BD(uint32_t PeriphClk, uint32_t BaudRate) {
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
 80002c4:	6039      	str	r1, [r7, #0]
	return (PeriphClk + BaudRate/2U)/BaudRate;
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	085a      	lsrs	r2, r3, #1
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	441a      	add	r2, r3
 80002ce:	683b      	ldr	r3, [r7, #0]
 80002d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80002d4:	b29b      	uxth	r3, r3
}
 80002d6:	4618      	mov	r0, r3
 80002d8:	370c      	adds	r7, #12
 80002da:	46bd      	mov	sp, r7
 80002dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e0:	4770      	bx	lr
	...

080002e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002e4:	480d      	ldr	r0, [pc, #52]	@ (800031c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002e6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002e8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002ec:	480c      	ldr	r0, [pc, #48]	@ (8000320 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ee:	490d      	ldr	r1, [pc, #52]	@ (8000324 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000328 <LoopForever+0xe>)
  movs r3, #0
 80002f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002f4:	e002      	b.n	80002fc <LoopCopyDataInit>

080002f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002fa:	3304      	adds	r3, #4

080002fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000300:	d3f9      	bcc.n	80002f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000302:	4a0a      	ldr	r2, [pc, #40]	@ (800032c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000304:	4c0a      	ldr	r4, [pc, #40]	@ (8000330 <LoopForever+0x16>)
  movs r3, #0
 8000306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000308:	e001      	b.n	800030e <LoopFillZerobss>

0800030a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800030a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800030c:	3204      	adds	r2, #4

0800030e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800030e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000310:	d3fb      	bcc.n	800030a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000312:	f000 f811 	bl	8000338 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000316:	f7ff ff75 	bl	8000204 <main>

0800031a <LoopForever>:

LoopForever:
  b LoopForever
 800031a:	e7fe      	b.n	800031a <LoopForever>
  ldr   r0, =_estack
 800031c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000324:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000328:	080003a0 	.word	0x080003a0
  ldr r2, =_sbss
 800032c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000330:	2000001c 	.word	0x2000001c

08000334 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000334:	e7fe      	b.n	8000334 <ADC_IRQHandler>
	...

08000338 <__libc_init_array>:
 8000338:	b570      	push	{r4, r5, r6, lr}
 800033a:	4d0d      	ldr	r5, [pc, #52]	@ (8000370 <__libc_init_array+0x38>)
 800033c:	4c0d      	ldr	r4, [pc, #52]	@ (8000374 <__libc_init_array+0x3c>)
 800033e:	1b64      	subs	r4, r4, r5
 8000340:	10a4      	asrs	r4, r4, #2
 8000342:	2600      	movs	r6, #0
 8000344:	42a6      	cmp	r6, r4
 8000346:	d109      	bne.n	800035c <__libc_init_array+0x24>
 8000348:	4d0b      	ldr	r5, [pc, #44]	@ (8000378 <__libc_init_array+0x40>)
 800034a:	4c0c      	ldr	r4, [pc, #48]	@ (800037c <__libc_init_array+0x44>)
 800034c:	f000 f818 	bl	8000380 <_init>
 8000350:	1b64      	subs	r4, r4, r5
 8000352:	10a4      	asrs	r4, r4, #2
 8000354:	2600      	movs	r6, #0
 8000356:	42a6      	cmp	r6, r4
 8000358:	d105      	bne.n	8000366 <__libc_init_array+0x2e>
 800035a:	bd70      	pop	{r4, r5, r6, pc}
 800035c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000360:	4798      	blx	r3
 8000362:	3601      	adds	r6, #1
 8000364:	e7ee      	b.n	8000344 <__libc_init_array+0xc>
 8000366:	f855 3b04 	ldr.w	r3, [r5], #4
 800036a:	4798      	blx	r3
 800036c:	3601      	adds	r6, #1
 800036e:	e7f2      	b.n	8000356 <__libc_init_array+0x1e>
 8000370:	08000398 	.word	0x08000398
 8000374:	08000398 	.word	0x08000398
 8000378:	08000398 	.word	0x08000398
 800037c:	0800039c 	.word	0x0800039c

08000380 <_init>:
 8000380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000382:	bf00      	nop
 8000384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000386:	bc08      	pop	{r3}
 8000388:	469e      	mov	lr, r3
 800038a:	4770      	bx	lr

0800038c <_fini>:
 800038c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800038e:	bf00      	nop
 8000390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000392:	bc08      	pop	{r3}
 8000394:	469e      	mov	lr, r3
 8000396:	4770      	bx	lr
