#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 19 23:08:20 2023
# Process ID: 19312
# Current directory: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29968 C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.xpr
# Log file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/vivado.log
# Journal file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.xpr}
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/imports/new/VolumeControl.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.906 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
Reading block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:module_ref:digilent_jstk2:1.0 - digilent_jstk2_0
Adding component instance block -- xilinx.com:module_ref:Debouncer:1.0 - Debouncer_0
Adding component instance block -- xilinx.com:module_ref:Debouncer:1.0 - Debouncer_1
Adding component instance block -- DigiLAB:ip:axi4stream_spi_master:1.0 - axi4stream_spi_master_1
Adding component instance block -- DigiLAB:ip:axis_dual_i2s:1.0 - axis_dual_i2s_1
Adding component instance block -- xilinx.com:module_ref:MuteController:1.0 - MuteController_0
Adding component instance block -- xilinx.com:module_ref:LedController:1.0 - LedController_0
Adding component instance block -- xilinx.com:module_ref:EdgeDetector:1.0 - EdgeDetector_0
Adding component instance block -- xilinx.com:module_ref:EdgeDetector:1.0 - EdgeDetector_1
Adding component instance block -- xilinx.com:module_ref:MobileMean:1.0 - MobileMean_0
Adding component instance block -- xilinx.com:module_ref:VolumeController:1.0 - VolumeController_0
Successfully read diagram <BlockDesign> from block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.906 ; gain = 0.000
create_bd_cell -type module -reference BalanceController BalanceController_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
connect_bd_net [get_bd_pins BalanceController_0/aresetn] [get_bd_pins BalanceController_0/balance]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins BalanceController_0/aresetn] [get_bd_pins BalanceController_0/balance]'
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
set_property location {7.5 2268 -398} [get_bd_cells BalanceController_0]
set_property location {8 2282 -530} [get_bd_cells BalanceController_0]
connect_bd_intf_net [get_bd_intf_pins VolumeController_0/M_AXIS] [get_bd_intf_pins BalanceController_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins BalanceController_0/M_AXIS] [get_bd_intf_pins MuteController_0/s_axis]
connect_bd_net [get_bd_pins BalanceController_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins BalanceController_0/aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_y] [get_bd_pins BalanceController_0/balance]
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_intf_pins MuteController_0/m_axis]
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_intf_pins MuteController_0/s_axis]
startgroup
set_property -dict [list CONFIG.c_clkfreq {100000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {100000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {31} CONFIG.CLKOUT1_JITTER {149.337} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {201.826} CONFIG.CLKOUT2_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BalanceController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_axi4stream_spi_master_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_axi4stream_spi_master_1_0, cache-ID = 0dfaa32226c9574f; cache size = 3.597 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_clk_wiz_0_0, cache-ID = 09a8cade832b99f3; cache size = 3.597 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_0_0, cache-ID = 8b03467f87ed690b; cache size = 3.597 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_1_0, cache-ID = 00d940d4a5198a48; cache size = 3.597 MB.
[Fri May 19 23:11:44 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1, BlockDesign_EdgeDetector_1_0_synth_1, BlockDesign_MobileMean_0_0_synth_1, BlockDesign_VolumeController_0_0_synth_1, BlockDesign_BalanceController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_digilent_jstk2_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
BlockDesign_EdgeDetector_1_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_EdgeDetector_1_0_synth_1/runme.log
BlockDesign_MobileMean_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_0_synth_1/runme.log
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
BlockDesign_BalanceController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Fri May 19 23:11:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.602 ; gain = 174.480
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run BlockDesign_BalanceController_0_0_synth_1
reset_run impl_1
update_module_reference BlockDesign_BalanceController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_BalanceController_0_0 from BalanceController_v1_0 1.0 to BalanceController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BalanceController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Fri May 19 23:14:25 2023] Launched BlockDesign_BalanceController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_BalanceController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Fri May 19 23:14:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1299.879 ; gain = 16.508
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 19 23:17:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Fri May 19 23:17:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3000:arm' GDB server: Tentativo di accesso al socket con modalit√† non consentite dalle rispettive autorizzazioni di accesso

INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.445 ; gain = 2.293
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.934 ; gain = 1555.488
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
delete_bd_objs [get_bd_nets digilent_jstk2_0_jstk_y]
delete_bd_objs [get_bd_nets digilent_jstk2_0_jstk_x]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_y] [get_bd_pins VolumeController_0/volume]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_x] [get_bd_pins BalanceController_0/balance]
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference BlockDesign_BalanceController_0_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_BalanceController_0_0 from BalanceController_v1_0 1.0 to BalanceController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2970.113 ; gain = 14.383
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BalanceController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Fri May 19 23:22:36 2023] Launched BlockDesign_BalanceController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_BalanceController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Fri May 19 23:22:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2970.113 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 19 23:25:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2997.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 3656.520 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 3656.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3656.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3760.793 ; gain = 790.680
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
invalid character "'"
in expression "18' / (22.579*1.0)"
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {180} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.500} CONFIG.MMCM_CLKOUT1_DIVIDE {44} CONFIG.CLKOUT1_JITTER {224.262} CONFIG.CLKOUT1_PHASE_ERROR {296.868} CONFIG.CLKOUT2_JITTER {316.348} CONFIG.CLKOUT2_PHASE_ERROR {296.868}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {180000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_clkfreq {180000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
startgroup
endgroup
set_property -dict [list CONFIG.FREQ_HZ {180000000}] [get_bd_intf_pins MuteController_0/s_axis]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
set_property -dict [list CONFIG.FREQ_HZ {180000000}] [get_bd_intf_pins MuteController_0/m_axis]
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_axi4stream_spi_master_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_axi4stream_spi_master_1_0, cache-ID = 5b89b75d4f3da700; cache size = 3.597 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_clk_wiz_0_0, cache-ID = c452e17eea71b75d; cache size = 3.597 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_0_0, cache-ID = 3d227433bfd9bc8a; cache size = 3.597 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_1_0, cache-ID = 2ce4e7608bc830f2; cache size = 3.597 MB.
[Fri May 19 23:30:37 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_digilent_jstk2_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Fri May 19 23:30:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3834.445 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3866.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.164 . Memory (MB): peak = 3866.512 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 3866.512 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3879.562 ; gain = 21.535
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
delete_bd_objs [get_bd_intf_nets BalanceController_0_M_AXIS] [get_bd_intf_nets VolumeController_0_M_AXIS] [get_bd_nets digilent_jstk2_0_jstk_x] [get_bd_cells BalanceController_0]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 3972.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_compile_order -fileset sources_1
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
connect_bd_intf_net [get_bd_intf_pins VolumeController_0/M_AXIS] [get_bd_intf_pins MuteController_0/s_axis]
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
[Sat May 20 11:22:55 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 11:22:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3972.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
delete_bd_objs [get_bd_intf_nets MobileMean_0_M_AXIS] [get_bd_intf_nets VolumeController_0_M_AXIS] [get_bd_nets digilent_jstk2_0_jstk_y] [get_bd_cells VolumeController_0]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_bd_cell -type module -reference BalanceController BalanceController_0
set_property location {7.5 2152 -537} [get_bd_cells BalanceController_0]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
connect_bd_intf_net [get_bd_intf_pins MobileMean_0/M_AXIS] [get_bd_intf_pins BalanceController_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins BalanceController_0/M_AXIS] [get_bd_intf_pins MuteController_0/s_axis]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_x] [get_bd_pins BalanceController_0/balance]
connect_bd_net [get_bd_pins BalanceController_0/aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins BalanceController_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BalanceController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
launch_runs BlockDesign_BalanceController_0_0_synth_1
[Sat May 20 12:43:31 2023] Launched BlockDesign_BalanceController_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/runme.log
wait_on_run BlockDesign_BalanceController_0_0_synth_1
[Sat May 20 12:43:31 2023] Waiting for BlockDesign_BalanceController_0_0_synth_1 to finish...
[Sat May 20 12:43:37 2023] Waiting for BlockDesign_BalanceController_0_0_synth_1 to finish...
[Sat May 20 12:43:42 2023] Waiting for BlockDesign_BalanceController_0_0_synth_1 to finish...
[Sat May 20 12:43:47 2023] Waiting for BlockDesign_BalanceController_0_0_synth_1 to finish...
[Sat May 20 12:43:57 2023] Waiting for BlockDesign_BalanceController_0_0_synth_1 to finish...
[Sat May 20 12:44:07 2023] Waiting for BlockDesign_BalanceController_0_0_synth_1 to finish...

*** Running vivado
    with args -log BlockDesign_BalanceController_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_BalanceController_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BlockDesign_BalanceController_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.cache/ip 
Command: synth_design -top BlockDesign_BalanceController_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'BlockDesign_BalanceController_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_BalanceController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/synth/BlockDesign_BalanceController_0_0.vhd:72]
	Parameter BALANCE_BITS bound to: 10 - type: integer 
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter N_BALANCE bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'BalanceController' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/BalanceController.vhd:5' bound to instance 'U0' of component 'BalanceController' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/synth/BlockDesign_BalanceController_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'BalanceController' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/BalanceController.vhd:39]
	Parameter BALANCE_BITS bound to: 10 - type: integer 
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter N_BALANCE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BalanceController' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/BalanceController.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_BalanceController_0_0' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/synth/BlockDesign_BalanceController_0_0.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1020.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BalanceController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               receive_l |                               00 |                               00
               receive_r |                               01 |                               01
                  send_l |                               10 |                               10
                  send_r |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BalanceController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   4 Input   24 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |    24|
|3     |LUT4 |     3|
|4     |LUT5 |    36|
|5     |LUT6 |    44|
|6     |FDRE |    57|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.688 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.688 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.688 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1020.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1020.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/BlockDesign_BalanceController_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/BlockDesign_BalanceController_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_BalanceController_0_0_utilization_synth.rpt -pb BlockDesign_BalanceController_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 20 12:44:08 2023...
[Sat May 20 12:44:12 2023] BlockDesign_BalanceController_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 3975.555 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: BlockDesign_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4206.902 ; gain = 231.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_BalanceController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:5' bound to instance 'BalanceController_0' of component 'BlockDesign_BalanceController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:340]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_BalanceController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:354]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:361]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:368]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:375]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:382]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:390]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:404]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:416]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:438]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:461]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:469]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:486]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:499]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4261.965 ; gain = 286.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4280.883 ; gain = 305.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4280.883 ; gain = 305.328
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0.dcp' for cell 'BlockDesign_i/BalanceController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4310.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4400.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4432.191 ; gain = 456.637
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 4432.191 ; gain = 456.637
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_compile_order -fileset sources_1
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4513.941 ; gain = 74.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_BalanceController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:5' bound to instance 'BalanceController_0' of component 'BlockDesign_BalanceController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:340]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_BalanceController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:354]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:361]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:368]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:375]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:382]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:390]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:404]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:416]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:438]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:461]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:469]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:486]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:499]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4547.285 ; gain = 107.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4570.195 ; gain = 130.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4570.195 ; gain = 130.434
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0.dcp' for cell 'BlockDesign_i/BalanceController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4590.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4590.562 ; gain = 150.801
reset_run impl_1
launch_runs impl_1 -jobs 6
[Sat May 20 12:50:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 12:50:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 12:53:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 6
[Sat May 20 12:57:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4591.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 4591.461 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 4591.461 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4591.461 ; gain = 0.898
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
startgroup
endgroup
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/BalanceController.vhd:54]
update_module_reference BlockDesign_BalanceController_0_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/BalanceController.vhd:54]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/BalanceController.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/BalanceController.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'BalanceController'.
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 4591.461 ; gain = 0.000
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/BalanceController.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/BalanceController.vhd:54]
update_module_reference BlockDesign_BalanceController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_BalanceController_0_0 from BalanceController_v1_0 1.0 to BalanceController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BalanceController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Sat May 20 13:04:42 2023] Launched BlockDesign_BalanceController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_BalanceController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 13:04:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4591.461 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4593.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.145 . Memory (MB): peak = 4593.164 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 4593.164 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4593.164 ; gain = 1.703
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_BalanceController_0_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_BalanceController_0_0 from BalanceController_v1_0 1.0 to BalanceController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 4593.164 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {190} CONFIG.MMCM_CLKFBOUT_MULT_F {45.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.750} CONFIG.MMCM_CLKOUT1_DIVIDE {40} CONFIG.CLKOUT1_JITTER {243.281} CONFIG.CLKOUT1_PHASE_ERROR {304.558} CONFIG.CLKOUT2_JITTER {350.114} CONFIG.CLKOUT2_PHASE_ERROR {304.558}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {190000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_clkfreq {190000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
set_property -dict [list CONFIG.FREQ_HZ {190000000}] [get_bd_intf_pins MuteController_0/s_axis]
set_property -dict [list CONFIG.FREQ_HZ {190000000}] [get_bd_intf_pins MuteController_0/m_axis]
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BalanceController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_axi4stream_spi_master_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_1_0
[Sat May 20 13:12:00 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1, BlockDesign_clk_wiz_0_0_synth_1, BlockDesign_proc_sys_reset_1_0_synth_1, BlockDesign_axi4stream_spi_master_1_0_synth_1, BlockDesign_proc_sys_reset_0_0_synth_1, BlockDesign_BalanceController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_digilent_jstk2_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
BlockDesign_clk_wiz_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_clk_wiz_0_0_synth_1/runme.log
BlockDesign_proc_sys_reset_1_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_proc_sys_reset_1_0_synth_1/runme.log
BlockDesign_axi4stream_spi_master_1_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_axi4stream_spi_master_1_0_synth_1/runme.log
BlockDesign_proc_sys_reset_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_proc_sys_reset_0_0_synth_1/runme.log
BlockDesign_BalanceController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 13:12:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4593.164 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4609.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 4609.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 4609.730 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4870.750 ; gain = 277.586
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.500} CONFIG.MMCM_CLKOUT1_DIVIDE {31} CONFIG.CLKOUT1_JITTER {130.488} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {201.826} CONFIG.CLKOUT2_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_clkfreq {200000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {200000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
endgroup
startgroup
endgroup
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
set_property -dict [list CONFIG.FREQ_HZ {200000000}] [get_bd_intf_pins MuteController_0/s_axis]
set_property -dict [list CONFIG.FREQ_HZ {200000000}] [get_bd_intf_pins MuteController_0/m_axis]
current_design rtl_1
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

launch_runs BlockDesign_digilent_jstk2_0_0_synth_1
[Sat May 20 13:21:48 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
wait_on_run BlockDesign_digilent_jstk2_0_0_synth_1
[Sat May 20 13:21:49 2023] Waiting for BlockDesign_digilent_jstk2_0_0_synth_1 to finish...
[Sat May 20 13:21:54 2023] Waiting for BlockDesign_digilent_jstk2_0_0_synth_1 to finish...
[Sat May 20 13:21:59 2023] Waiting for BlockDesign_digilent_jstk2_0_0_synth_1 to finish...
[Sat May 20 13:22:04 2023] Waiting for BlockDesign_digilent_jstk2_0_0_synth_1 to finish...
[Sat May 20 13:22:14 2023] Waiting for BlockDesign_digilent_jstk2_0_0_synth_1 to finish...
[Sat May 20 13:22:24 2023] Waiting for BlockDesign_digilent_jstk2_0_0_synth_1 to finish...

*** Running vivado
    with args -log BlockDesign_digilent_jstk2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_digilent_jstk2_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BlockDesign_digilent_jstk2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.cache/ip 
Command: synth_design -top BlockDesign_digilent_jstk2_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'BlockDesign_digilent_jstk2_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/synth/BlockDesign_digilent_jstk2_0_0.vhd:75]
	Parameter DELAY_US bound to: 25 - type: integer 
	Parameter CLKFREQ bound to: 200000000 - type: integer 
	Parameter SPI_SCLKFREQ bound to: 5000 - type: integer 
INFO: [Synth 8-3491] module 'digilent_jstk2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/imports/lab3/digilent_jstk2_encrypted.vhd:4' bound to instance 'U0' of component 'digilent_jstk2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/synth/BlockDesign_digilent_jstk2_0_0.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_digilent_jstk2_0_0' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/synth/BlockDesign_digilent_jstk2_0_0.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1020.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_cmd_reg' in module 'digilent_jstk2'
INFO: [Synth 8-802] inferred FSM for state register 'state_sts_reg' in module 'digilent_jstk2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_delay |                              000 |                              000
                send_cmd |                              001 |                              001
                send_red |                              010 |                              010
              send_green |                              011 |                              011
               send_blue |                              100 |                              100
              send_dummy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_cmd_reg' using encoding 'sequential' in module 'digilent_jstk2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               get_x_lsb |                              000 |                              000
               get_x_msb |                              001 |                              001
               get_y_lsb |                              010 |                              010
               get_y_msb |                              011 |                              011
             get_buttons |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_sts_reg' using encoding 'sequential' in module 'digilent_jstk2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |    15|
|4     |LUT3   |     3|
|5     |LUT4   |     9|
|6     |LUT5   |    10|
|7     |LUT6   |     8|
|8     |FDRE   |    64|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.859 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1020.859 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1020.859 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1020.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/BlockDesign_digilent_jstk2_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/BlockDesign_digilent_jstk2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_digilent_jstk2_0_0_utilization_synth.rpt -pb BlockDesign_digilent_jstk2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 20 13:22:24 2023...
[Sat May 20 13:22:30 2023] BlockDesign_digilent_jstk2_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 4896.730 ; gain = 0.000
reset_run BlockDesign_clk_wiz_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_clk_wiz_0_0_synth_1

launch_runs BlockDesign_clk_wiz_0_0_synth_1
[Sat May 20 13:22:31 2023] Launched BlockDesign_clk_wiz_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_clk_wiz_0_0_synth_1/runme.log
wait_on_run BlockDesign_clk_wiz_0_0_synth_1
[Sat May 20 13:22:31 2023] Waiting for BlockDesign_clk_wiz_0_0_synth_1 to finish...
[Sat May 20 13:22:36 2023] Waiting for BlockDesign_clk_wiz_0_0_synth_1 to finish...
[Sat May 20 13:22:41 2023] Waiting for BlockDesign_clk_wiz_0_0_synth_1 to finish...
[Sat May 20 13:22:46 2023] Waiting for BlockDesign_clk_wiz_0_0_synth_1 to finish...
[Sat May 20 13:22:57 2023] Waiting for BlockDesign_clk_wiz_0_0_synth_1 to finish...
[Sat May 20 13:23:07 2023] Waiting for BlockDesign_clk_wiz_0_0_synth_1 to finish...

*** Running vivado
    with args -log BlockDesign_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_clk_wiz_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BlockDesign_clk_wiz_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.cache/ip 
Command: synth_design -top BlockDesign_clk_wiz_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29196
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'BlockDesign_clk_wiz_0_0_clk_wiz' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 31 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BlockDesign_clk_wiz_0_0_clk_wiz' (4#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'BlockDesign_clk_wiz_0_0' (5#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_clk_wiz_0_0_synth_1/dont_touch.xdc}, line 9).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
Applied set_property KEEP = true for reset. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1020.656 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.656 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1020.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_clk_wiz_0_0_synth_1/BlockDesign_clk_wiz_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BlockDesign_clk_wiz_0_0, cache-ID = 37b72a5fd5efa780
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_clk_wiz_0_0_synth_1/BlockDesign_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_clk_wiz_0_0_utilization_synth.rpt -pb BlockDesign_clk_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 20 13:23:07 2023...
[Sat May 20 13:23:12 2023] BlockDesign_clk_wiz_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 4899.180 ; gain = 0.000
reset_run BlockDesign_axi4stream_spi_master_1_0_synth_1
launch_runs BlockDesign_axi4stream_spi_master_1_0_synth_1
[Sat May 20 13:23:13 2023] Launched BlockDesign_axi4stream_spi_master_1_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_axi4stream_spi_master_1_0_synth_1/runme.log
wait_on_run BlockDesign_axi4stream_spi_master_1_0_synth_1
[Sat May 20 13:23:13 2023] Waiting for BlockDesign_axi4stream_spi_master_1_0_synth_1 to finish...
[Sat May 20 13:23:18 2023] Waiting for BlockDesign_axi4stream_spi_master_1_0_synth_1 to finish...
[Sat May 20 13:23:23 2023] Waiting for BlockDesign_axi4stream_spi_master_1_0_synth_1 to finish...
[Sat May 20 13:23:28 2023] Waiting for BlockDesign_axi4stream_spi_master_1_0_synth_1 to finish...
[Sat May 20 13:23:38 2023] Waiting for BlockDesign_axi4stream_spi_master_1_0_synth_1 to finish...
[Sat May 20 13:23:49 2023] Waiting for BlockDesign_axi4stream_spi_master_1_0_synth_1 to finish...

*** Running vivado
    with args -log BlockDesign_axi4stream_spi_master_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_axi4stream_spi_master_1_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BlockDesign_axi4stream_spi_master_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.cache/ip 
Command: synth_design -top BlockDesign_axi4stream_spi_master_1_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32876
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/synth/BlockDesign_axi4stream_spi_master_1_0.vhd:80]
	Parameter c_clkfreq bound to: 200000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 0 - type: integer 
	Parameter c_cpha bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ipi_axis_lw_spi_master' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:5' bound to instance 'U0' of component 'ipi_axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/synth/BlockDesign_axi4stream_spi_master_1_0.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ipi_axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:41]
	Parameter c_clkfreq bound to: 200000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 0 - type: integer 
	Parameter c_cpha bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 200000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-3491] module 'axis_lw_spi_master' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/axis_lw_spi_master.vhd:4' bound to instance 'inst_axis_lw_spi_master' of component 'axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:73]
INFO: [Synth 8-638] synthesizing module 'axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/axis_lw_spi_master.vhd:29]
	Parameter c_clkfreq bound to: 200000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
	Parameter c_clkfreq bound to: 200000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-3491] module 'lw_spi_master' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:5' bound to instance 'inst_lw_spi_master' of component 'lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/axis_lw_spi_master.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:26]
	Parameter c_clkfreq bound to: 200000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'lw_spi_master' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axis_lw_spi_master' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/axis_lw_spi_master.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ipi_axis_lw_spi_master' (3#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' (4#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/synth/BlockDesign_axi4stream_spi_master_1_0.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1020.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |    21|
|4     |LUT3   |    14|
|5     |LUT4   |     5|
|6     |LUT5   |     5|
|7     |LUT6   |    10|
|8     |FDRE   |    53|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.617 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1020.617 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.617 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1020.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_axi4stream_spi_master_1_0_synth_1/BlockDesign_axi4stream_spi_master_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BlockDesign_axi4stream_spi_master_1_0, cache-ID = ddb4525c49ead72c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_axi4stream_spi_master_1_0_synth_1/BlockDesign_axi4stream_spi_master_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_axi4stream_spi_master_1_0_utilization_synth.rpt -pb BlockDesign_axi4stream_spi_master_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 20 13:23:48 2023...
[Sat May 20 13:23:54 2023] BlockDesign_axi4stream_spi_master_1_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 4899.180 ; gain = 0.000
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
launch_runs BlockDesign_proc_sys_reset_1_0_synth_1
[Sat May 20 13:23:56 2023] Launched BlockDesign_proc_sys_reset_1_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_proc_sys_reset_1_0_synth_1/runme.log
wait_on_run BlockDesign_proc_sys_reset_1_0_synth_1
[Sat May 20 13:23:56 2023] Waiting for BlockDesign_proc_sys_reset_1_0_synth_1 to finish...
[Sat May 20 13:24:01 2023] Waiting for BlockDesign_proc_sys_reset_1_0_synth_1 to finish...
[Sat May 20 13:24:06 2023] Waiting for BlockDesign_proc_sys_reset_1_0_synth_1 to finish...
[Sat May 20 13:24:12 2023] Waiting for BlockDesign_proc_sys_reset_1_0_synth_1 to finish...
[Sat May 20 13:24:22 2023] Waiting for BlockDesign_proc_sys_reset_1_0_synth_1 to finish...
[Sat May 20 13:24:32 2023] Waiting for BlockDesign_proc_sys_reset_1_0_synth_1 to finish...

*** Running vivado
    with args -log BlockDesign_proc_sys_reset_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_proc_sys_reset_1_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BlockDesign_proc_sys_reset_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.cache/ip 
Command: synth_design -top BlockDesign_proc_sys_reset_1_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18036
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/synth/BlockDesign_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/synth/BlockDesign_proc_sys_reset_1_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_proc_sys_reset_1_0' (7#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/synth/BlockDesign_proc_sys_reset_1_0.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_proc_sys_reset_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_proc_sys_reset_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_proc_sys_reset_1_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.867 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1020.867 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.867 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1020.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_proc_sys_reset_1_0_synth_1/BlockDesign_proc_sys_reset_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BlockDesign_proc_sys_reset_1_0, cache-ID = d6b032428a532bcf
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_proc_sys_reset_1_0_synth_1/BlockDesign_proc_sys_reset_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_proc_sys_reset_1_0_utilization_synth.rpt -pb BlockDesign_proc_sys_reset_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 20 13:24:32 2023...
[Sat May 20 13:24:37 2023] BlockDesign_proc_sys_reset_1_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 4915.668 ; gain = 0.000
launch_runs BlockDesign_proc_sys_reset_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_0_0, cache-ID = 8b03467f87ed690b; cache size = 4.205 MB.
[Sat May 20 13:24:39 2023] Launched BlockDesign_proc_sys_reset_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_proc_sys_reset_0_0_synth_1/runme.log
wait_on_run BlockDesign_proc_sys_reset_0_0_synth_1
[Sat May 20 13:24:39 2023] Waiting for BlockDesign_proc_sys_reset_0_0_synth_1 to finish...
[Sat May 20 13:24:44 2023] Waiting for BlockDesign_proc_sys_reset_0_0_synth_1 to finish...
[Sat May 20 13:24:49 2023] Waiting for BlockDesign_proc_sys_reset_0_0_synth_1 to finish...

*** Running vivado
    with args -log BlockDesign_proc_sys_reset_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_proc_sys_reset_0_0.tcl

[Sat May 20 13:24:49 2023] BlockDesign_proc_sys_reset_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4915.668 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4942.805 ; gain = 27.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_BalanceController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:5' bound to instance 'BalanceController_0' of component 'BlockDesign_BalanceController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:340]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_BalanceController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:354]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:361]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:368]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:375]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:382]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:390]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:404]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:416]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:438]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:461]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:469]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:486]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:499]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4983.781 ; gain = 68.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5006.680 ; gain = 91.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5006.680 ; gain = 91.012
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0.dcp' for cell 'BlockDesign_i/BalanceController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 5030.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 5030.164 ; gain = 114.496
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
[Sat May 20 13:26:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 13:26:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 5031.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 5031.242 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 5031.242 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5031.242 ; gain = 1.078
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_bd_cell -type module -reference VolumeController VolumeController_0
set_property location {6.5 1964 -205} [get_bd_cells VolumeController_0]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
set_property location {7 1941 -568} [get_bd_cells VolumeController_0]
delete_bd_objs [get_bd_intf_nets MobileMean_0_M_AXIS]
set_property location {7 1968 -558} [get_bd_cells VolumeController_0]
connect_bd_intf_net [get_bd_intf_pins MobileMean_0/M_AXIS] [get_bd_intf_pins VolumeController_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins VolumeController_0/M_AXIS] [get_bd_intf_pins BalanceController_0/S_AXIS]
connect_bd_net [get_bd_pins VolumeController_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins VolumeController_0/aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins VolumeController_0/volume] [get_bd_pins digilent_jstk2_0/btn_jstk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins VolumeController_0/volume] [get_bd_pins digilent_jstk2_0/btn_jstk]'
connect_bd_net [get_bd_pins VolumeController_0/volume] [get_bd_pins digilent_jstk2_0/jstk_y]
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
set_property location {8 2190 -603} [get_bd_cells BalanceController_0]
set_property location {8 2295 -564} [get_bd_cells BalanceController_0]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Sat May 20 13:33:38 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 13:33:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 5031.242 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 13:36:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 5031.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 5031.770 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 5031.770 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5031.770 ; gain = 0.527
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.CLKOUT1_JITTER {149.337}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {100000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_clkfreq {100000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
startgroup
endgroup
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_intf_pins MuteController_0/s_axis]
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_intf_pins MuteController_0/m_axis]
startgroup
endgroup
startgroup
endgroup
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

reset_run BlockDesign_clk_wiz_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_clk_wiz_0_0_synth_1

reset_run BlockDesign_axi4stream_spi_master_1_0_synth_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_axi4stream_spi_master_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_axi4stream_spi_master_1_0, cache-ID = 0dfaa32226c9574f; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_clk_wiz_0_0, cache-ID = 09a8cade832b99f3; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_1_0, cache-ID = 00d940d4a5198a48; cache size = 4.205 MB.
[Sat May 20 13:39:44 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_digilent_jstk2_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 13:39:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 5031.770 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 13:42:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5045.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 5045.957 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 5045.957 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5045.957 ; gain = 14.188
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {180} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.500} CONFIG.MMCM_CLKOUT1_DIVIDE {44} CONFIG.CLKOUT1_JITTER {224.262} CONFIG.CLKOUT1_PHASE_ERROR {296.868} CONFIG.CLKOUT2_JITTER {316.348} CONFIG.CLKOUT2_PHASE_ERROR {296.868}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {180000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_clkfreq {180000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
set_property -dict [list CONFIG.FREQ_HZ {180000000}] [get_bd_intf_pins MuteController_0/s_axis]
set_property -dict [list CONFIG.FREQ_HZ {180000000}] [get_bd_intf_pins MuteController_0/m_axis]
startgroup
endgroup
startgroup
endgroup
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_axi4stream_spi_master_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_axi4stream_spi_master_1_0, cache-ID = 5b89b75d4f3da700; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_clk_wiz_0_0, cache-ID = c452e17eea71b75d; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_0_0, cache-ID = 3d227433bfd9bc8a; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_1_0, cache-ID = 2ce4e7608bc830f2; cache size = 4.205 MB.
[Sat May 20 13:48:12 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_digilent_jstk2_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 13:48:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 5045.957 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 5053.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 5053.875 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 5053.875 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5053.875 ; gain = 7.918
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
startgroup
endgroup
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Sat May 20 17:58:35 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 17:58:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5055.977 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 5065.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 5065.113 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 5065.113 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5065.113 ; gain = 8.289
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
current_design rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5123.348 ; gain = 22.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_BalanceController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:5' bound to instance 'BalanceController_0' of component 'BlockDesign_BalanceController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:359]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_BalanceController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:373]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:380]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:387]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:394]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:401]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:409]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:423]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_VolumeController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_VolumeController_0_0_stub.vhdl:5' bound to instance 'VolumeController_0' of component 'BlockDesign_VolumeController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:435]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_VolumeController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_VolumeController_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:449]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:471]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:494]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:502]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:519]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:532]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5165.562 ; gain = 64.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5189.461 ; gain = 88.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5189.461 ; gain = 88.199
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0.dcp' for cell 'BlockDesign_i/BalanceController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_VolumeController_0_0/BlockDesign_VolumeController_0_0.dcp' for cell 'BlockDesign_i/VolumeController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 5211.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 5211.902 ; gain = 110.641
current_design impl_1
current_design rtl_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:178]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 5211.902 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] m_axis_tready_int is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:102]
ERROR: [Synth 8-1031] s_axis_tlast_int is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:103]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 5211.902 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 5211.902 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5212.910 ; gain = 1.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_BalanceController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:5' bound to instance 'BalanceController_0' of component 'BlockDesign_BalanceController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:359]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_BalanceController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:373]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:380]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:387]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:394]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:401]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:409]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:423]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_VolumeController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_VolumeController_0_0_stub.vhdl:5' bound to instance 'VolumeController_0' of component 'BlockDesign_VolumeController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:435]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_VolumeController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_VolumeController_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:449]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:471]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:494]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:502]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:519]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:532]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-19312-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5212.910 ; gain = 1.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5223.691 ; gain = 11.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5223.691 ; gain = 11.789
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0.dcp' for cell 'BlockDesign_i/BalanceController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_VolumeController_0_0/BlockDesign_VolumeController_0_0.dcp' for cell 'BlockDesign_i/VolumeController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 5247.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 5247.113 ; gain = 35.211
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference BlockDesign_MobileMean_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_MobileMean_0_0 from MobileMean_v1_0 1.0 to MobileMean_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5247.113 ; gain = 0.000
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block MobileMean_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Sat May 20 18:24:59 2023] Launched BlockDesign_MobileMean_0_0_synth_1, BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_MobileMean_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_0_synth_1/runme.log
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 18:24:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 5247.113 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 5248.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 5248.547 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.256 . Memory (MB): peak = 5248.547 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5248.547 ; gain = 1.434
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
CRITICAL WARNING: [HDL 9-806] Syntax error near "abs_data". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/VolumeController.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "abs_data". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/VolumeController.vhd:68]
update_module_reference BlockDesign_MobileMean_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "abs_data". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/VolumeController.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "abs_data". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/VolumeController.vhd:68]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_MobileMean_0_0 from MobileMean_v1_0 1.0 to MobileMean_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 5249.836 ; gain = 1.289
update_module_reference BlockDesign_VolumeController_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "abs_data". [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/VolumeController.vhd:68]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/VolumeController.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/VolumeController.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'VolumeController'.
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5249.836 ; gain = 0.000
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near "abs_data". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/VolumeController.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "abs_data". [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/VolumeController.vhd:68]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5249.836 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [BD 41-1029] Generation completed for the IP Integrator block MobileMean_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Sat May 20 18:51:39 2023] Launched BlockDesign_MobileMean_0_0_synth_1, BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_MobileMean_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_0_synth_1/runme.log
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 18:51:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 5249.836 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5268.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 5268.965 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 5268.965 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5268.965 ; gain = 19.129
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 18:55:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5268.965 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_module_reference BlockDesign_MobileMean_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_MobileMean_0_0 from MobileMean_v1_0 1.0 to MobileMean_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block MobileMean_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Sat May 20 19:04:19 2023] Launched BlockDesign_MobileMean_0_0_synth_1, BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_MobileMean_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_0_synth_1/runme.log
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 19:04:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 5268.965 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 19:07:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5268.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 5268.965 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 5268.965 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5268.965 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
[Sat May 20 19:19:44 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 19:19:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 5268.965 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 19:22:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0.dcp' for cell 'BlockDesign_i/BalanceController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_VolumeController_0_0/BlockDesign_VolumeController_0_0.dcp' for cell 'BlockDesign_i/VolumeController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 5268.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5423.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5423.070 ; gain = 154.105
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 5423.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 5423.070 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 5423.070 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5423.070 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {31} CONFIG.CLKOUT1_JITTER {149.337} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {201.826} CONFIG.CLKOUT2_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {100000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_clkfreq {100000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_intf_pins MuteController_0/m_axis]
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_intf_pins MuteController_0/s_axis]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_axi4stream_spi_master_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_axi4stream_spi_master_1_0, cache-ID = 0dfaa32226c9574f; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_clk_wiz_0_0, cache-ID = 09a8cade832b99f3; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_0_0, cache-ID = 8b03467f87ed690b; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_1_0, cache-ID = 00d940d4a5198a48; cache size = 4.205 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 19:31:12 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_digilent_jstk2_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 19:31:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 5440.801 ; gain = 1.016
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 19:35:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 19:35:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 19:36:37 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 19:36:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 5442.988 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 19:39:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_MobileMean_0_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_MobileMean_0_0 from MobileMean_v1_0 1.0 to MobileMean_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 5442.988 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block MobileMean_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 19:46:08 2023] Launched BlockDesign_MobileMean_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_MobileMean_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 19:46:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5442.988 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 19:48:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_MobileMean_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_MobileMean_0_0 from MobileMean_v1_0 1.0 to MobileMean_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 5442.988 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block MobileMean_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 19:54:50 2023] Launched BlockDesign_MobileMean_0_0_synth_1, BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_MobileMean_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_0_synth_1/runme.log
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 19:54:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5442.988 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 19:59:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_VolumeController_0_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5454.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 20:09:39 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 20:09:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 5454.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 20:15:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 5454.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 20:19:52 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 20:19:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 5454.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 20:23:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 5454.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 20:30:58 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 20:30:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5454.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 20:33:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_VolumeController_0_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 5454.859 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 20:45:45 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 20:45:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 5454.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 20:51:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5454.859 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 20:54:54 2023] Launched BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 20:54:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 5454.859 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 20:58:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 20:58:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 5468.168 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/lab3_home_assignment_solution.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_VolumeController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_VolumeController_0_0 from VolumeController_v1_0 1.0 to VolumeController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {180} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.500} CONFIG.MMCM_CLKOUT1_DIVIDE {44} CONFIG.CLKOUT1_JITTER {224.262} CONFIG.CLKOUT1_PHASE_ERROR {296.868} CONFIG.CLKOUT2_JITTER {316.348} CONFIG.CLKOUT2_PHASE_ERROR {296.868}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {180000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_clkfreq {180000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
set_property -dict [list CONFIG.FREQ_HZ {180000000}] [get_bd_intf_pins MuteController_0/m_axis]
set_property -dict [list CONFIG.FREQ_HZ {180000000}] [get_bd_intf_pins MuteController_0/s_axis]
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VolumeController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_axi4stream_spi_master_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_axi4stream_spi_master_1_0, cache-ID = 5b89b75d4f3da700; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_clk_wiz_0_0, cache-ID = c452e17eea71b75d; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_0_0, cache-ID = 3d227433bfd9bc8a; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_1_0, cache-ID = 2ce4e7608bc830f2; cache size = 4.205 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 21:04:50 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1, BlockDesign_VolumeController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_digilent_jstk2_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
BlockDesign_VolumeController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_VolumeController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 21:04:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 5477.656 ; gain = 3.426
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_module_reference BlockDesign_BalanceController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1

CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_BalanceController_0_0 from BalanceController_v1_0 1.0 to BalanceController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5483.754 ; gain = 6.098
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BalanceController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 21:07:48 2023] Launched BlockDesign_BalanceController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_BalanceController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 21:07:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5483.754 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 5509.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 5509.832 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 5509.832 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5513.281 ; gain = 29.527
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 21:12:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.500} CONFIG.MMCM_CLKOUT1_DIVIDE {31} CONFIG.CLKOUT1_JITTER {130.488} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {201.826} CONFIG.CLKOUT2_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {200000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_clkfreq {200000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
set_property location {8 2281 -608} [get_bd_cells BalanceController_0]
set_property -dict [list CONFIG.FREQ_HZ {200000000}] [get_bd_intf_pins MuteController_0/s_axis]
set_property -dict [list CONFIG.FREQ_HZ {200000000}] [get_bd_intf_pins MuteController_0/m_axis]
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference BlockDesign_BalanceController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_BalanceController_0_0 from BalanceController_v1_0 1.0 to BalanceController_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5557.828 ; gain = 0.000
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BalanceController_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_axi4stream_spi_master_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_0_0, cache-ID = 8b03467f87ed690b; cache size = 4.205 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_clk_wiz_0_0, cache-ID = 37b72a5fd5efa780; cache size = 4.206 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_1_0, cache-ID = d6b032428a532bcf; cache size = 4.206 MB.
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 21:58:39 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1, BlockDesign_axi4stream_spi_master_1_0_synth_1, BlockDesign_BalanceController_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_digilent_jstk2_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
BlockDesign_axi4stream_spi_master_1_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_axi4stream_spi_master_1_0_synth_1/runme.log
BlockDesign_BalanceController_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_BalanceController_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 21:58:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5557.828 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5582.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 5582.477 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 5582.477 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5582.477 ; gain = 24.648
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.CLKOUT1_JITTER {149.337}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKFREQ {100000000}] [get_bd_cells digilent_jstk2_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_clkfreq {100000000}] [get_bd_cells axi4stream_spi_master_1]
endgroup
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_intf_pins MuteController_0/s_axis]
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_intf_pins MuteController_0/m_axis]
startgroup
endgroup
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run BlockDesign_digilent_jstk2_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1

reset_run BlockDesign_axi4stream_spi_master_1_0_synth_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
launch_runs impl_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_1 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_axi4stream_spi_master_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP BlockDesign_proc_sys_reset_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_axi4stream_spi_master_1_0, cache-ID = 0dfaa32226c9574f; cache size = 4.313 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_clk_wiz_0_0, cache-ID = 09a8cade832b99f3; cache size = 4.313 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BlockDesign_proc_sys_reset_1_0, cache-ID = 00d940d4a5198a48; cache size = 4.313 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 20 22:04:11 2023] Launched BlockDesign_digilent_jstk2_0_0_synth_1, synth_1...
Run output will be captured here:
BlockDesign_digilent_jstk2_0_0_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_digilent_jstk2_0_0_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Sat May 20 22:04:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 5615.398 ; gain = 0.328
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat May 20 22:07:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 21 00:02:16 2023...
