{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667321290404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667321290404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 22:18:10 2022 " "Processing started: Tue Nov 01 22:18:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667321290404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667321290404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667321290405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1667321290583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1667321290584 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tff_reg.v(6) " "Verilog HDL information at tff_reg.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "tff_reg.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part2/tff_reg.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1667321299382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_reg " "Found entity 1: tff_reg" {  } { { "tff_reg.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part2/tff_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667321299383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667321299383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part2/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667321299385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667321299385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1667321299414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tff_reg tff_reg:T0 " "Elaborating entity \"tff_reg\" for hierarchy \"tff_reg:T0\"" {  } { { "part2.v" "T0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part2/part2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667321299421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tff_reg.v(10) " "Verilog HDL assignment warning at tff_reg.v(10): truncated value with size 32 to match size of target (1)" {  } { { "tff_reg.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part2/tff_reg.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1667321299422 "|part2|tff_reg:T0"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part2/output_files/part2.map.smsg " "Generated suppressed messages file E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part2/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1667321299510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667321299522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 22:18:19 2022 " "Processing ended: Tue Nov 01 22:18:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667321299522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667321299522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667321299522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667321299522 ""}
