
plc_application/out/plc_application.elf:     file format elf32-littlearm
plc_application/out/plc_application.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000475

Program Header:
0x70000001 off    0x00012224 vaddr 0x1a002224 paddr 0x1a002224 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010088 vaddr 0x10000088 paddr 0x10000088 align 2**16
         filesz 0x00000000 memsz 0x00000920 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x0000222c memsz 0x0000222c flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a00222c align 2**16
         filesz 0x00000088 memsz 0x00000088 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002220  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000088  10000000  1a00222c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020088  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020088  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020088  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020088  2**2
                  CONTENTS
  6 .bss          00000920  10000088  10000088  00010088  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020088  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020088  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020088  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020088  2**2
                  CONTENTS
 11 .init_array   00000004  1a002220  1a002220  00012220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a002224  1a002224  00012224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020088  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020088  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020088  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020088  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020088  2**2
                  CONTENTS
 18 .noinit       00000000  100009a8  100009a8  00020088  2**2
                  CONTENTS
 19 .debug_info   0005830a  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 000054a5  00000000  00000000  00078392  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    000097b1  00000000  00000000  0007d837  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000aa8  00000000  00000000  00086fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000a78  00000000  00000000  00087a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00008e0e  00000000  00000000  00088508  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00017053  00000000  00000000  00091316  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    000351a7  00000000  00000000  000a8369  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000dd510  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  000dd578  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00001970  00000000  00000000  000dd5b0  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000088 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002220 l    d  .init_array	00000000 .init_array
1a002224 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100009a8 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 PLC_UserTasks.c
00000000 l    df *ABS*	00000000 PLC_UserPrograms.c
00000000 l    df *ABS*	00000000 plc_application.c
00000000 l    df *ABS*	00000000 PLC_Registers.c
00000000 l    df *ABS*	00000000 PLC_IL_Instructions.c
00000000 l    df *ABS*	00000000 PLC_Hardware.c
00000000 l    df *ABS*	00000000 seos_pont_2014_isr.c
00000000 l    df *ABS*	00000000 seos_pont_2014_scheduler.c
1a000adc l     F .text	00000008 schedulerGoToSleep
00000000 l    df *ABS*	00000000 board_sysinit.c
1a002028 l     O .text	00000004 InitClkStates
1a00202c l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a000c64 l     F .text	00000044 Board_LED_Init
1a000ca8 l     F .text	00000040 Board_TEC_Init
1a000ce8 l     F .text	00000040 Board_GPIO_Init
1a000d28 l     F .text	00000030 Board_ADC_Init
1a000d58 l     F .text	00000038 Board_SPI_Init
1a000d90 l     F .text	00000024 Board_I2C_Init
1a0020a4 l     O .text	00000008 GpioButtons
1a0020ac l     O .text	0000000c GpioLeds
1a0020b8 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000e10 l     F .text	00000014 Chip_SSP_GetClockIndex
1a000e24 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000040 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000f44 l     F .text	00000014 Chip_ADC_GetClockIndex
1a000f58 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0020d0 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a001178 l     F .text	000000a0 pll_calc_divs
1a001218 l     F .text	0000010c pll_get_frac
1a001324 l     F .text	0000004c Chip_Clock_FindBaseClock
1a001598 l     F .text	00000022 Chip_Clock_GetDivRate
10000094 l     O .bss	00000008 audio_usb_pll_freq
1a002124 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001704 l     F .text	0000002c Chip_UART_GetIndex
1a002190 l     O .text	00000008 UART_BClock
1a002198 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_sleep.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000078 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0018b8 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_tick.c
1000009c l     O .bss	00000004 callBackFuncParams
100000a0 l     O .bss	00000008 tickCounter
100000a8 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_usb_device.c
100000ac l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 system.c
00000000 l    df *ABS*	00000000 PLC_OperatingSystem.c
00000000 l    df *ABS*	00000000 
1a002224 l       .init_array	00000000 __init_array_end
1a002220 l       .bss_RAM5	00000000 __preinit_array_end
1a002220 l       .init_array	00000000 __init_array_start
1a002220 l       .bss_RAM5	00000000 __preinit_array_start
1a0013bc g     F .text	0000001c Chip_Clock_GetDividerSource
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a000e08 g     F .text	00000008 __stdio_init
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000ffe g     F .text	0000000c Chip_ADC_SetResolution
100004d0 g     O .bss	00000408 CR
1a001be0 g     F .text	0000002c SysTick_Handler
1a000470  w    F .text	00000002 initialise_monitor_handles
1a00031c g     F .text	00000018 PLC_SystemTask
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a00222c g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a000b70 g     F .text	00000044 schedulerDispatchTasks
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
53ff741a g       *ABS*	00000000 __valid_user_code_checksum
1a00222c g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a00163a g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a001ccc g     F .text	00000000 .hidden __aeabi_uldivmod
100009a8 g       .noinit	00000000 _noinit
100009a0 g     O .bss	00000004 SystemCoreClock
1a0009f4 g     F .text	0000000c PLC_DIOs_Init
1a001730 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000180  w    F .text	00000002 UsageFault_Handler
1a0016b8 g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a000500 g     F .text	0000005a Convert_PLC_1ByteRegister_2_PLC_BYTE
1a000bec g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001cfc g     F .text	000002d0 .hidden __udivmoddi4
1a0020a0 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000ae4 g     F .text	00000048 schedulerAddTask
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0009d4 g     F .text	00000020 PLC_DOs_Init
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a002224 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a001fd0 g     F .text	00000048 __libc_init_array
100000b0 g     O .bss	00000018 MAIN_PROG_BOOL_VAR
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
10000090 g     O .bss	00000001 errorCode
1a000dd8 g     F .text	00000030 Board_Init
1a0004fe  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
10000088 g     O .bss	00000008 PLC_TimersTime
1a0001ba  w    F .text	00000002 RTC_IRQHandler
1a0003dc g     F .text	0000005a PLC_P_MAIN_PROG_BOOL
100009a8 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
10000000 g     O .data	00000020 PLC_DI
1a000474 g     F .text	00000088 Reset_Handler
1a001b64 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a000f08 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a001370 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a000ee4 g     F .text	00000024 Chip_I2C_Init
1a000a30 g     F .text	00000024 PLC_Write_DOs
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a00152c g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a0021a0 g     O .text	0000007d gpioPinsInit
1a000e3c g     F .text	00000012 Chip_SSP_SetClockRate
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a000ac4 g     F .text	00000018 schedulerStart
1a001614 g     F .text	00000026 Chip_Clock_GetBaseClock
10000088 g       .bss	00000000 _bss
1a000fcc g     F .text	00000032 Chip_ADC_SetSampleRate
1a0009b4 g     F .text	00000020 PLC_DIs_Init
100000c8 g     O .bss	00000400 M0
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a000e4e g     F .text	0000003e Chip_SSP_SetBitRate
1a000b2c g     F .text	00000044 schedulerDeleteTask
1a000f40 g     F .text	00000002 Chip_GPIO_Init
1a0020cc g     O .text	00000004 OscRateIn
100009a8 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
100004c8 g     O .bss	00000001 Q0
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
100004cc g     O .bss	00000001 I0
1a00055a g     F .text	0000005a Convert_PLC_BYTE_2_PLC_1ByteRegister
1a000178 g       .text	00000000 __bss_section_table_end
1a0018ec g     F .text	00000194 gpioInit
1a001898 g     F .text	00000004 sleepUntilNextInterrupt
1a001fcc  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001c0c g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0007e8 g     F .text	0000002c PLC_IL_ST
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a0013d8 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a002018 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000438 g     F .text	00000038 main
100004cd g     O .bss	00000001 digitalInputs
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a000a54 g     F .text	00000048 schedulerUpdate
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a001648 g     F .text	0000003c Chip_Clock_EnableOpts
1a0013f4 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0014ac g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001860 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001a80 g     F .text	00000056 gpioWrite
1a0004fc  w    F .text	00000002 _fini
100004ce g     O .bss	00000001 digitalOutputs
1a000f8c g     F .text	00000040 Chip_ADC_Init
1a000814 g     F .text	000000d0 PLC_IL_AND
100009a4 g     O .bss	00000004 g_pUsbApi
1a000bb4 g     F .text	00000038 Board_SetupMuxing
1a001784 g     F .text	000000dc Chip_UART_SetBaudFDR
10000080 g     O .data	00000008 tickRateMS
1a0001ba  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a001b2c g     F .text	00000020 tickCallbackSet
100009a8 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000e8c g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a000db4 g     F .text	00000024 Board_Debug_Init
10000088 g       .data	00000000 _edata
1a000ec4 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a00100c g     F .text	00000158 Chip_SetupCoreClock
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a0008e4 g     F .text	000000d0 PLC_IL_OR
1a000a00 g     F .text	00000030 PLC_Read_DIs
1a000000 g     O .text	00000040 g_pfnVectors
1a001164 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001fcc  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a001684 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
1a0005b4 g     F .text	00000234 PLC_IL_LD
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a001ad6 g     F .text	00000054 gpioRead
100008d8 g     O .bss	000000c8 schedulerTasks
1a001c28 g     F .text	000000a4 boardInit
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a000300 g     F .text	0000001c InitTask
10000020 g     O .data	00000020 PLC_DO
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a000a9c g     F .text	00000028 schedulerInit
1a000334 g     F .text	000000a8 PeriodicTask
1a001b4c g     F .text	00000018 tickPowerSet
1a0015bc g     F .text	00000058 Chip_Clock_SetBaseClock
1a00189c g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a000c58 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 75 04 00 1a 79 01 00 1a 7b 01 00 1a     ....u...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 1a 74 ff 53     }............t.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	e1 1b 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	0d 1c 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a00222c 	.word	0x1a00222c
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000088 	.word	0x00000088
1a000120:	1a00222c 	.word	0x1a00222c
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a00222c 	.word	0x1a00222c
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a00222c 	.word	0x1a00222c
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a00222c 	.word	0x1a00222c
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000088 	.word	0x10000088
1a000154:	00000920 	.word	0x00000920
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <InitTask>:
/** \brief Initial task
 *
 * This task is executed 1 time.
 */
void InitTask( void )
{
1a000300:	b508      	push	{r3, lr}
   boardInit();
1a000302:	f001 fc91 	bl	1a001c28 <boardInit>
   
   PLC_DIOs_Init();
1a000306:	f000 fb75 	bl	1a0009f4 <PLC_DIOs_Init>
   
   // Se inicializa el Current Result (CR) con el tipo Booleano a true;
   CR.TYPE = BOOL;
1a00030a:	4b03      	ldr	r3, [pc, #12]	; (1a000318 <InitTask+0x18>)
1a00030c:	2200      	movs	r2, #0
1a00030e:	701a      	strb	r2, [r3, #0]
   CR.VALUE.BOOL = true;
1a000310:	2201      	movs	r2, #1
1a000312:	721a      	strb	r2, [r3, #8]
}
1a000314:	bd08      	pop	{r3, pc}
1a000316:	bf00      	nop
1a000318:	100004d0 	.word	0x100004d0

1a00031c <PLC_SystemTask>:
 *
 */
void PLC_SystemTask( void* ptr )
{
   /* Incremet PLC_TimersTime variable that counts time in milliseconds for PLC Timers */
   PLC_TimersTime+=10;
1a00031c:	4a04      	ldr	r2, [pc, #16]	; (1a000330 <PLC_SystemTask+0x14>)
1a00031e:	6813      	ldr	r3, [r2, #0]
1a000320:	6851      	ldr	r1, [r2, #4]
1a000322:	330a      	adds	r3, #10
1a000324:	f141 0100 	adc.w	r1, r1, #0
1a000328:	6013      	str	r3, [r2, #0]
1a00032a:	6051      	str	r1, [r2, #4]
}
1a00032c:	4770      	bx	lr
1a00032e:	bf00      	nop
1a000330:	10000088 	.word	0x10000088

1a000334 <PeriodicTask>:
 *
 * This task is started automatically every 10 ms
 *
 */
void PeriodicTask( void* ptr )
{
1a000334:	b510      	push	{r4, lr}
   /* Lectura de las entradas fisicas */
   digitalInputs = PLC_Read_DIs();
1a000336:	f000 fb63 	bl	1a000a00 <PLC_Read_DIs>
1a00033a:	4b23      	ldr	r3, [pc, #140]	; (1a0003c8 <PeriodicTask+0x94>)
1a00033c:	7018      	strb	r0, [r3, #0]
   I0 = Convert_PLC_BYTE_2_PLC_1ByteRegister(digitalInputs);
1a00033e:	7818      	ldrb	r0, [r3, #0]
1a000340:	f000 f90b 	bl	1a00055a <Convert_PLC_BYTE_2_PLC_1ByteRegister>
1a000344:	4b21      	ldr	r3, [pc, #132]	; (1a0003cc <PeriodicTask+0x98>)
1a000346:	7018      	strb	r0, [r3, #0]
		
   /* LLAMADOS A PROGRAMAS ASOCIADOS A LA TAREA PLC */

   MAIN_PROG_BOOL_VAR.I0 = I0.X.x0;
1a000348:	b2c0      	uxtb	r0, r0
1a00034a:	f3c0 0300 	ubfx	r3, r0, #0, #1
1a00034e:	4c20      	ldr	r4, [pc, #128]	; (1a0003d0 <PeriodicTask+0x9c>)
1a000350:	7023      	strb	r3, [r4, #0]
   MAIN_PROG_BOOL_VAR.I1 = I0.X.x1;
1a000352:	f3c0 0340 	ubfx	r3, r0, #1, #1
1a000356:	7063      	strb	r3, [r4, #1]
   MAIN_PROG_BOOL_VAR.I2 = I0.X.x2;
1a000358:	f3c0 0380 	ubfx	r3, r0, #2, #1
1a00035c:	70a3      	strb	r3, [r4, #2]
   MAIN_PROG_BOOL_VAR.I3 = I0.X.x3;
1a00035e:	f3c0 03c0 	ubfx	r3, r0, #3, #1
1a000362:	70e3      	strb	r3, [r4, #3]
   MAIN_PROG_BOOL_VAR.I4 = I0.X.x4;
1a000364:	f3c0 1300 	ubfx	r3, r0, #4, #1
1a000368:	7123      	strb	r3, [r4, #4]
   MAIN_PROG_BOOL_VAR.I5 = I0.X.x5;
1a00036a:	f3c0 1340 	ubfx	r3, r0, #5, #1
1a00036e:	7163      	strb	r3, [r4, #5]
   MAIN_PROG_BOOL_VAR.I6 = I0.X.x6;
1a000370:	f3c0 1380 	ubfx	r3, r0, #6, #1
1a000374:	71a3      	strb	r3, [r4, #6]
   MAIN_PROG_BOOL_VAR.I7 = I0.X.x7;
1a000376:	f3c0 10c0 	ubfx	r0, r0, #7, #1
1a00037a:	71e0      	strb	r0, [r4, #7]

   PLC_P_MAIN_PROG_BOOL( &MAIN_PROG_BOOL_VAR );	
1a00037c:	4620      	mov	r0, r4
1a00037e:	f000 f82d 	bl	1a0003dc <PLC_P_MAIN_PROG_BOOL>
		
   Q0.X.x0 = MAIN_PROG_BOOL_VAR.Q0;
1a000382:	7a22      	ldrb	r2, [r4, #8]
1a000384:	4b13      	ldr	r3, [pc, #76]	; (1a0003d4 <PeriodicTask+0xa0>)
1a000386:	7818      	ldrb	r0, [r3, #0]
1a000388:	f362 0000 	bfi	r0, r2, #0, #1
   Q0.X.x1 = MAIN_PROG_BOOL_VAR.Q1;
1a00038c:	7a62      	ldrb	r2, [r4, #9]
1a00038e:	f362 0041 	bfi	r0, r2, #1, #1
   Q0.X.x2 = MAIN_PROG_BOOL_VAR.Q2;
1a000392:	7aa2      	ldrb	r2, [r4, #10]
1a000394:	f362 0082 	bfi	r0, r2, #2, #1
   Q0.X.x3 = MAIN_PROG_BOOL_VAR.Q3;
1a000398:	7ae2      	ldrb	r2, [r4, #11]
1a00039a:	f362 00c3 	bfi	r0, r2, #3, #1
   Q0.X.x4 = MAIN_PROG_BOOL_VAR.Q4;
1a00039e:	7b22      	ldrb	r2, [r4, #12]
1a0003a0:	f362 1004 	bfi	r0, r2, #4, #1
   Q0.X.x5 = MAIN_PROG_BOOL_VAR.Q5;
1a0003a4:	7b62      	ldrb	r2, [r4, #13]
1a0003a6:	f362 1045 	bfi	r0, r2, #5, #1
   Q0.X.x6 = MAIN_PROG_BOOL_VAR.Q6;
1a0003aa:	7ba2      	ldrb	r2, [r4, #14]
1a0003ac:	f362 1086 	bfi	r0, r2, #6, #1
   Q0.X.x7 = MAIN_PROG_BOOL_VAR.Q7;
1a0003b0:	7be2      	ldrb	r2, [r4, #15]
1a0003b2:	f362 10c7 	bfi	r0, r2, #7, #1
1a0003b6:	7018      	strb	r0, [r3, #0]

   /* Escritura de salidas fisicas */
   digitalOutputs = Convert_PLC_1ByteRegister_2_PLC_BYTE( Q0 );
1a0003b8:	f000 f8a2 	bl	1a000500 <Convert_PLC_1ByteRegister_2_PLC_BYTE>
1a0003bc:	4b06      	ldr	r3, [pc, #24]	; (1a0003d8 <PeriodicTask+0xa4>)
1a0003be:	7018      	strb	r0, [r3, #0]
   PLC_Write_DOs(digitalOutputs);
1a0003c0:	7818      	ldrb	r0, [r3, #0]
1a0003c2:	f000 fb35 	bl	1a000a30 <PLC_Write_DOs>
}
1a0003c6:	bd10      	pop	{r4, pc}
1a0003c8:	100004cd 	.word	0x100004cd
1a0003cc:	100004cc 	.word	0x100004cc
1a0003d0:	100000b0 	.word	0x100000b0
1a0003d4:	100004c8 	.word	0x100004c8
1a0003d8:	100004ce 	.word	0x100004ce

1a0003dc <PLC_P_MAIN_PROG_BOOL>:
 * en C de los Programas (PROGRAM) del PLC creadas por
 * el usuario */


	void PLC_P_MAIN_PROG_BOOL( PLC_P_Struct_MAIN_PROG_BOOL *pxPOU )
	{
1a0003dc:	b570      	push	{r4, r5, r6, lr}
1a0003de:	b082      	sub	sp, #8
1a0003e0:	4606      	mov	r6, r0

	
		// Declaraciones de variables del compilador
		
		PLC_BOOL FLUX = false;
		VL5_TYPE_STRUCT VL5_VAR_STRUCT = {
1a0003e2:	2400      	movs	r4, #0
1a0003e4:	f88d 4004 	strb.w	r4, [sp, #4]
1a0003e8:	f88d 4005 	strb.w	r4, [sp, #5]
1a0003ec:	f88d 4006 	strb.w	r4, [sp, #6]
		PLC_TIME temp2 = 0;

	
		// Cuerpo de POU
		
		PLC_IL_LD( &(pxPOU->I0), sizeof(pxPOU->I0), BOOL, NullModifier);		// 			LD I0
1a0003f0:	4623      	mov	r3, r4
1a0003f2:	4622      	mov	r2, r4
1a0003f4:	2101      	movs	r1, #1
1a0003f6:	f000 f8dd 	bl	1a0005b4 <PLC_IL_LD>
		PLC_IL_ST( &(VL5_VAR_STRUCT.IN0), sizeof(VL5_VAR_STRUCT.IN0), NullModifier);		// 			ST VL5_VAR_STRUCT.IN0
1a0003fa:	4622      	mov	r2, r4
1a0003fc:	2101      	movs	r1, #1
1a0003fe:	a801      	add	r0, sp, #4
1a000400:	f000 f9f2 	bl	1a0007e8 <PLC_IL_ST>
		PLC_IL_LD( &(pxPOU->Q0), sizeof(pxPOU->Q0), BOOL, NullModifier);		// 			LD Q0
1a000404:	f106 0508 	add.w	r5, r6, #8
1a000408:	4623      	mov	r3, r4
1a00040a:	4622      	mov	r2, r4
1a00040c:	2101      	movs	r1, #1
1a00040e:	4628      	mov	r0, r5
1a000410:	f000 f8d0 	bl	1a0005b4 <PLC_IL_LD>
		PLC_IL_OR( &(VL5_VAR_STRUCT.IN0), BOOL, NullModifier);		// 			OR VL5_VAR_STRUCT.IN0
1a000414:	4622      	mov	r2, r4
1a000416:	4621      	mov	r1, r4
1a000418:	a801      	add	r0, sp, #4
1a00041a:	f000 fa63 	bl	1a0008e4 <PLC_IL_OR>
		PLC_IL_AND( &(pxPOU->I1), BOOL, N);		// 			ANDN I1
1a00041e:	2201      	movs	r2, #1
1a000420:	4621      	mov	r1, r4
1a000422:	18b0      	adds	r0, r6, r2
1a000424:	f000 f9f6 	bl	1a000814 <PLC_IL_AND>
		PLC_IL_ST( &(pxPOU->Q0), sizeof(pxPOU->Q0), NullModifier);		// 			ST Q0
1a000428:	4622      	mov	r2, r4
1a00042a:	2101      	movs	r1, #1
1a00042c:	4628      	mov	r0, r5
1a00042e:	f000 f9db 	bl	1a0007e8 <PLC_IL_ST>
	
	}
1a000432:	b002      	add	sp, #8
1a000434:	bd70      	pop	{r4, r5, r6, pc}
1a000436:	Address 0x1a000436 is out of bounds.


1a000438 <main>:
 *
 * \remarks This function never returns. Return value is only to avoid compiler
 *          warnings or errors.
 */
int main( void )
{
1a000438:	b508      	push	{r3, lr}

   // ---------- CONFIGURACIONES ------------------------------
   InitTask();
1a00043a:	f7ff ff61 	bl	1a000300 <InitTask>

   // FUNCION que inicializa el planificador de tareas
   schedulerInit();
1a00043e:	f000 fb2d 	bl	1a000a9c <schedulerInit>

   // Se agrega la tarea tarea1 al planificador
   schedulerAddTask( PLC_SystemTask, // funcion de tarea a agregar
1a000442:	230a      	movs	r3, #10
1a000444:	2200      	movs	r2, #0
1a000446:	4611      	mov	r1, r2
1a000448:	4807      	ldr	r0, [pc, #28]	; (1a000468 <main+0x30>)
1a00044a:	f000 fb4b 	bl	1a000ae4 <schedulerAddTask>
                     0,              // parametro de la tarea
                     0,              // offset de ejecucion en ticks
                     10              // periodicidad de ejecucion en ticks
                   );

   schedulerAddTask( PeriodicTask, // funcion de tarea a agregar
1a00044e:	230a      	movs	r3, #10
1a000450:	2201      	movs	r2, #1
1a000452:	2100      	movs	r1, #0
1a000454:	4805      	ldr	r0, [pc, #20]	; (1a00046c <main+0x34>)
1a000456:	f000 fb45 	bl	1a000ae4 <schedulerAddTask>
                     10            // periodicidad de ejecucion en ticks
                   );

   // FUNCION que inicializa la interrupcion que ejecuta el planificador de
   // tareas con tick cada 1ms.
   schedulerStart( 1 );
1a00045a:	2001      	movs	r0, #1
1a00045c:	2100      	movs	r1, #0
1a00045e:	f000 fb31 	bl	1a000ac4 <schedulerStart>
      // Se despachan (ejecutan) las tareas marcadas para su ejecucion.
      // Luego se pone el sistema en bajo consumo hasta que ocurra la
      // proxima interrupcion, en este caso la de Tick.
      // Al ocurrir la interrupcion de Tick se ejecutara el planificador
      // que revisa cuales son las tareas a marcar para su ejecucion.
      schedulerDispatchTasks();
1a000462:	f000 fb85 	bl	1a000b70 <schedulerDispatchTasks>
1a000466:	e7fc      	b.n	1a000462 <main+0x2a>
1a000468:	1a00031d 	.word	0x1a00031d
1a00046c:	1a000335 	.word	0x1a000335

1a000470 <initialise_monitor_handles>:
}
1a000470:	4770      	bx	lr
1a000472:	Address 0x1a000472 is out of bounds.


1a000474 <Reset_Handler>:
void Reset_Handler(void) {
1a000474:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a000476:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000478:	4b19      	ldr	r3, [pc, #100]	; (1a0004e0 <Reset_Handler+0x6c>)
1a00047a:	4a1a      	ldr	r2, [pc, #104]	; (1a0004e4 <Reset_Handler+0x70>)
1a00047c:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a00047e:	3304      	adds	r3, #4
1a000480:	4a19      	ldr	r2, [pc, #100]	; (1a0004e8 <Reset_Handler+0x74>)
1a000482:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000484:	2300      	movs	r3, #0
1a000486:	e005      	b.n	1a000494 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000488:	4a18      	ldr	r2, [pc, #96]	; (1a0004ec <Reset_Handler+0x78>)
1a00048a:	f04f 31ff 	mov.w	r1, #4294967295
1a00048e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000492:	3301      	adds	r3, #1
1a000494:	2b07      	cmp	r3, #7
1a000496:	d9f7      	bls.n	1a000488 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000498:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a00049a:	4b15      	ldr	r3, [pc, #84]	; (1a0004f0 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a00049c:	e007      	b.n	1a0004ae <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a00049e:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0004a2:	689a      	ldr	r2, [r3, #8]
1a0004a4:	6859      	ldr	r1, [r3, #4]
1a0004a6:	6818      	ldr	r0, [r3, #0]
1a0004a8:	f7ff fe6f 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0004ac:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0004ae:	4a11      	ldr	r2, [pc, #68]	; (1a0004f4 <Reset_Handler+0x80>)
1a0004b0:	4293      	cmp	r3, r2
1a0004b2:	d3f4      	bcc.n	1a00049e <Reset_Handler+0x2a>
1a0004b4:	e006      	b.n	1a0004c4 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0004b6:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0004b8:	6859      	ldr	r1, [r3, #4]
1a0004ba:	f854 0b08 	ldr.w	r0, [r4], #8
1a0004be:	f7ff fe73 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a0004c2:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0004c4:	4a0c      	ldr	r2, [pc, #48]	; (1a0004f8 <Reset_Handler+0x84>)
1a0004c6:	4293      	cmp	r3, r2
1a0004c8:	d3f5      	bcc.n	1a0004b6 <Reset_Handler+0x42>
    SystemInit();
1a0004ca:	f001 f9c9 	bl	1a001860 <SystemInit>
    __libc_init_array();
1a0004ce:	f001 fd7f 	bl	1a001fd0 <__libc_init_array>
    initialise_monitor_handles();
1a0004d2:	f7ff ffcd 	bl	1a000470 <initialise_monitor_handles>
    main();
1a0004d6:	f7ff ffaf 	bl	1a000438 <main>
        __asm__ volatile("wfi");
1a0004da:	bf30      	wfi
1a0004dc:	e7fd      	b.n	1a0004da <Reset_Handler+0x66>
1a0004de:	bf00      	nop
1a0004e0:	40053100 	.word	0x40053100
1a0004e4:	10df1000 	.word	0x10df1000
1a0004e8:	01dff7ff 	.word	0x01dff7ff
1a0004ec:	e000e280 	.word	0xe000e280
1a0004f0:	1a000114 	.word	0x1a000114
1a0004f4:	1a000150 	.word	0x1a000150
1a0004f8:	1a000178 	.word	0x1a000178

1a0004fc <_fini>:
void _fini(void) {}
1a0004fc:	4770      	bx	lr

1a0004fe <_init>:
void _init(void) {}
1a0004fe:	4770      	bx	lr

1a000500 <Convert_PLC_1ByteRegister_2_PLC_BYTE>:
*/
PLC_BYTE Convert_PLC_1ByteRegister_2_PLC_BYTE(PLC_1ByteRegister PORT)
{
   PLC_BYTE status = 0;

   if (PORT.X.x0)
1a000500:	b2c2      	uxtb	r2, r0
1a000502:	f012 0f01 	tst.w	r2, #1
1a000506:	d123      	bne.n	1a000550 <Convert_PLC_1ByteRegister_2_PLC_BYTE+0x50>
   PLC_BYTE status = 0;
1a000508:	2300      	movs	r3, #0
      {status |= bit_0;}
   if (PORT.X.x1 != 0)
1a00050a:	f012 0f02 	tst.w	r2, #2
1a00050e:	d001      	beq.n	1a000514 <Convert_PLC_1ByteRegister_2_PLC_BYTE+0x14>
      {status |= bit_1;}
1a000510:	f043 0302 	orr.w	r3, r3, #2
   if (PORT.X.x2)
1a000514:	f012 0f04 	tst.w	r2, #4
1a000518:	d001      	beq.n	1a00051e <Convert_PLC_1ByteRegister_2_PLC_BYTE+0x1e>
      {status |= bit_2;}
1a00051a:	f043 0304 	orr.w	r3, r3, #4
   if (PORT.X.x3)
1a00051e:	f012 0f08 	tst.w	r2, #8
1a000522:	d001      	beq.n	1a000528 <Convert_PLC_1ByteRegister_2_PLC_BYTE+0x28>
      {status |= bit_3;}
1a000524:	f043 0308 	orr.w	r3, r3, #8
   if (PORT.X.x4)
1a000528:	f012 0f10 	tst.w	r2, #16
1a00052c:	d001      	beq.n	1a000532 <Convert_PLC_1ByteRegister_2_PLC_BYTE+0x32>
      {status |= bit_4;}
1a00052e:	f043 0310 	orr.w	r3, r3, #16
   if (PORT.X.x5)
1a000532:	f012 0f20 	tst.w	r2, #32
1a000536:	d001      	beq.n	1a00053c <Convert_PLC_1ByteRegister_2_PLC_BYTE+0x3c>
      {status |= bit_5;}
1a000538:	f043 0320 	orr.w	r3, r3, #32
   if (PORT.X.x6)
1a00053c:	f012 0f40 	tst.w	r2, #64	; 0x40
1a000540:	d001      	beq.n	1a000546 <Convert_PLC_1ByteRegister_2_PLC_BYTE+0x46>
      {status |= bit_6;}
1a000542:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   if (PORT.X.x7)
1a000546:	f010 0f80 	tst.w	r0, #128	; 0x80
1a00054a:	d103      	bne.n	1a000554 <Convert_PLC_1ByteRegister_2_PLC_BYTE+0x54>
      {status |= bit_7;}

   return status;
}
1a00054c:	4618      	mov	r0, r3
1a00054e:	4770      	bx	lr
      {status |= bit_0;}
1a000550:	2301      	movs	r3, #1
1a000552:	e7da      	b.n	1a00050a <Convert_PLC_1ByteRegister_2_PLC_BYTE+0xa>
      {status |= bit_7;}
1a000554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000558:	e7f8      	b.n	1a00054c <Convert_PLC_1ByteRegister_2_PLC_BYTE+0x4c>

1a00055a <Convert_PLC_BYTE_2_PLC_1ByteRegister>:
   PORT.X.x2 = 0;
   PORT.X.x3 = 0;
   PORT.X.x4 = 0;
   PORT.X.x5 = 0;
   PORT.X.x6 = 0;
   PORT.X.x7 = 0;
1a00055a:	f04f 0300 	mov.w	r3, #0

   if ((status & bit_0))
1a00055e:	f010 0f01 	tst.w	r0, #1
1a000562:	d001      	beq.n	1a000568 <Convert_PLC_BYTE_2_PLC_1ByteRegister+0xe>
      {PORT.X.x0 = 1;}
1a000564:	f04f 0301 	mov.w	r3, #1
   if ((status & bit_1))
1a000568:	f010 0f02 	tst.w	r0, #2
1a00056c:	d001      	beq.n	1a000572 <Convert_PLC_BYTE_2_PLC_1ByteRegister+0x18>
      {PORT.X.x1 = 1;}
1a00056e:	f043 0302 	orr.w	r3, r3, #2
   if ((status & bit_2))
1a000572:	f010 0f04 	tst.w	r0, #4
1a000576:	d001      	beq.n	1a00057c <Convert_PLC_BYTE_2_PLC_1ByteRegister+0x22>
      {PORT.X.x2 = 1;}
1a000578:	f043 0304 	orr.w	r3, r3, #4
   if ((status & bit_3))
1a00057c:	f010 0f08 	tst.w	r0, #8
1a000580:	d001      	beq.n	1a000586 <Convert_PLC_BYTE_2_PLC_1ByteRegister+0x2c>
      {PORT.X.x3 = 1;}
1a000582:	f043 0308 	orr.w	r3, r3, #8
   if ((status & bit_4))
1a000586:	f010 0f10 	tst.w	r0, #16
1a00058a:	d001      	beq.n	1a000590 <Convert_PLC_BYTE_2_PLC_1ByteRegister+0x36>
      {PORT.X.x4 = 1;}
1a00058c:	f043 0310 	orr.w	r3, r3, #16
   if ((status & bit_5))
1a000590:	f010 0f20 	tst.w	r0, #32
1a000594:	d001      	beq.n	1a00059a <Convert_PLC_BYTE_2_PLC_1ByteRegister+0x40>
      {PORT.X.x5 = 1;}
1a000596:	f043 0320 	orr.w	r3, r3, #32
   if ((status & bit_6))
1a00059a:	f010 0f40 	tst.w	r0, #64	; 0x40
1a00059e:	d001      	beq.n	1a0005a4 <Convert_PLC_BYTE_2_PLC_1ByteRegister+0x4a>
      {PORT.X.x6 = 1;}
1a0005a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   if ((status & bit_7))
1a0005a4:	f010 0f80 	tst.w	r0, #128	; 0x80
1a0005a8:	d101      	bne.n	1a0005ae <Convert_PLC_BYTE_2_PLC_1ByteRegister+0x54>
      {PORT.X.x7 = 1;}

   return PORT;
}
1a0005aa:	4618      	mov	r0, r3
1a0005ac:	4770      	bx	lr
      {PORT.X.x7 = 1;}
1a0005ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
1a0005b2:	e7fa      	b.n	1a0005aa <Convert_PLC_BYTE_2_PLC_1ByteRegister+0x50>

1a0005b4 <PLC_IL_LD>:
   }
}


void PLC_IL_LD(void* newValue, PLC_WORD lenght, PLC_EnumDataTypes type, PLC_EnumModifiers modifier)
{
1a0005b4:	b430      	push	{r4, r5}
1a0005b6:	4604      	mov	r4, r0
   extern PLC_SymbolicRegister CR;

   CR.TYPE = type;
1a0005b8:	4889      	ldr	r0, [pc, #548]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0005ba:	7002      	strb	r2, [r0, #0]

   switch (type)
1a0005bc:	2a17      	cmp	r2, #23
1a0005be:	f200 80c1 	bhi.w	1a000744 <PLC_IL_LD+0x190>
1a0005c2:	e8df f012 	tbh	[pc, r2, lsl #1]
1a0005c6:	0018      	.short	0x0018
1a0005c8:	00300025 	.word	0x00300025
1a0005cc:	0046003b 	.word	0x0046003b
1a0005d0:	00630056 	.word	0x00630056
1a0005d4:	007b0070 	.word	0x007b0070
1a0005d8:	0096008b 	.word	0x0096008b
1a0005dc:	00ac00a1 	.word	0x00ac00a1
1a0005e0:	00c100bc 	.word	0x00c100bc
1a0005e4:	00d200c7 	.word	0x00d200c7
1a0005e8:	00de00d8 	.word	0x00de00d8
1a0005ec:	00bf00bf 	.word	0x00bf00bf
1a0005f0:	00f100e4 	.word	0x00f100e4
1a0005f4:	010a      	.short	0x010a
   {
      case BOOL:
      {
         if (modifier == N)
1a0005f6:	2b01      	cmp	r3, #1
1a0005f8:	d003      	beq.n	1a000602 <PLC_IL_LD+0x4e>
         {
            CR.VALUE.BOOL = !(*(PLC_BOOL*) newValue);
         }
         else
         {
            CR.VALUE.BOOL = *(PLC_BOOL*) newValue;
1a0005fa:	7822      	ldrb	r2, [r4, #0]
1a0005fc:	4b78      	ldr	r3, [pc, #480]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0005fe:	721a      	strb	r2, [r3, #8]
1a000600:	e0a0      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.BOOL = !(*(PLC_BOOL*) newValue);
1a000602:	7823      	ldrb	r3, [r4, #0]
1a000604:	fab3 f383 	clz	r3, r3
1a000608:	095b      	lsrs	r3, r3, #5
1a00060a:	4a75      	ldr	r2, [pc, #468]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00060c:	7213      	strb	r3, [r2, #8]
1a00060e:	e099      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case BYTE:
      {
         if (modifier == N)
1a000610:	2b01      	cmp	r3, #1
1a000612:	d003      	beq.n	1a00061c <PLC_IL_LD+0x68>
         {
            CR.VALUE.BYTE = ~(*(PLC_BYTE*) newValue);
         }
         else
         {
            CR.VALUE.BYTE = *(PLC_BYTE*) newValue;
1a000614:	7822      	ldrb	r2, [r4, #0]
1a000616:	4b72      	ldr	r3, [pc, #456]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000618:	721a      	strb	r2, [r3, #8]
1a00061a:	e093      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.BYTE = ~(*(PLC_BYTE*) newValue);
1a00061c:	7823      	ldrb	r3, [r4, #0]
1a00061e:	43db      	mvns	r3, r3
1a000620:	4a6f      	ldr	r2, [pc, #444]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000622:	7213      	strb	r3, [r2, #8]
1a000624:	e08e      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case WORD:
      {
         if (modifier == N)
1a000626:	2b01      	cmp	r3, #1
1a000628:	d003      	beq.n	1a000632 <PLC_IL_LD+0x7e>
         {
            CR.VALUE.WORD = ~(*(PLC_WORD*) newValue);
         }
         else
         {
            CR.VALUE.WORD = *(PLC_WORD*) newValue;
1a00062a:	8822      	ldrh	r2, [r4, #0]
1a00062c:	4b6c      	ldr	r3, [pc, #432]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00062e:	811a      	strh	r2, [r3, #8]
1a000630:	e088      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.WORD = ~(*(PLC_WORD*) newValue);
1a000632:	8823      	ldrh	r3, [r4, #0]
1a000634:	43db      	mvns	r3, r3
1a000636:	4a6a      	ldr	r2, [pc, #424]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000638:	8113      	strh	r3, [r2, #8]
1a00063a:	e083      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case DWORD:
      {
         if (modifier == N)
1a00063c:	2b01      	cmp	r3, #1
1a00063e:	d003      	beq.n	1a000648 <PLC_IL_LD+0x94>
         {
            CR.VALUE.DWORD = ~(*(PLC_DWORD*) newValue);
         }
         else
         {
            CR.VALUE.DWORD = *(PLC_DWORD*) newValue;
1a000640:	6822      	ldr	r2, [r4, #0]
1a000642:	4b67      	ldr	r3, [pc, #412]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000644:	609a      	str	r2, [r3, #8]
1a000646:	e07d      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.DWORD = ~(*(PLC_DWORD*) newValue);
1a000648:	6823      	ldr	r3, [r4, #0]
1a00064a:	43db      	mvns	r3, r3
1a00064c:	4a64      	ldr	r2, [pc, #400]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00064e:	6093      	str	r3, [r2, #8]
1a000650:	e078      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case LWORD:
      {
         if (modifier == N)
1a000652:	2b01      	cmp	r3, #1
1a000654:	d005      	beq.n	1a000662 <PLC_IL_LD+0xae>
         {
            CR.VALUE.LWORD = ~(*(PLC_LWORD*) newValue);
         }
         else
         {
            CR.VALUE.LWORD = *(PLC_LWORD*) newValue;
1a000656:	e9d4 0100 	ldrd	r0, r1, [r4]
1a00065a:	4b61      	ldr	r3, [pc, #388]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00065c:	e9c3 0102 	strd	r0, r1, [r3, #8]
1a000660:	e070      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.LWORD = ~(*(PLC_LWORD*) newValue);
1a000662:	6822      	ldr	r2, [r4, #0]
1a000664:	6863      	ldr	r3, [r4, #4]
1a000666:	43d2      	mvns	r2, r2
1a000668:	43db      	mvns	r3, r3
1a00066a:	495d      	ldr	r1, [pc, #372]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00066c:	608a      	str	r2, [r1, #8]
1a00066e:	60cb      	str	r3, [r1, #12]
1a000670:	e068      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case SINT:
      {
         if (modifier == N)
1a000672:	2b01      	cmp	r3, #1
1a000674:	d004      	beq.n	1a000680 <PLC_IL_LD+0xcc>
         {
            CR.VALUE.SINT = ~(*(PLC_SINT*) newValue);
         }
         else
         {
            CR.VALUE.SINT = *(PLC_SINT*) newValue;
1a000676:	f994 2000 	ldrsb.w	r2, [r4]
1a00067a:	4b59      	ldr	r3, [pc, #356]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00067c:	721a      	strb	r2, [r3, #8]
1a00067e:	e061      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.SINT = ~(*(PLC_SINT*) newValue);
1a000680:	f994 3000 	ldrsb.w	r3, [r4]
1a000684:	43db      	mvns	r3, r3
1a000686:	4a56      	ldr	r2, [pc, #344]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000688:	7213      	strb	r3, [r2, #8]
1a00068a:	e05b      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case INT:
      {
         if (modifier == N)
1a00068c:	2b01      	cmp	r3, #1
1a00068e:	d004      	beq.n	1a00069a <PLC_IL_LD+0xe6>
         {
            CR.VALUE.INT = ~(*(PLC_INT*) newValue);
         }
         else
         {
            CR.VALUE.INT = *(PLC_INT*) newValue;
1a000690:	f9b4 2000 	ldrsh.w	r2, [r4]
1a000694:	4b52      	ldr	r3, [pc, #328]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000696:	811a      	strh	r2, [r3, #8]
1a000698:	e054      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.INT = ~(*(PLC_INT*) newValue);
1a00069a:	f9b4 3000 	ldrsh.w	r3, [r4]
1a00069e:	43db      	mvns	r3, r3
1a0006a0:	4a4f      	ldr	r2, [pc, #316]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0006a2:	8113      	strh	r3, [r2, #8]
1a0006a4:	e04e      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case DINT:
      {
         if (modifier == N)
1a0006a6:	2b01      	cmp	r3, #1
1a0006a8:	d003      	beq.n	1a0006b2 <PLC_IL_LD+0xfe>
         {
            CR.VALUE.DINT = ~(*(PLC_DINT*) newValue);
         }
         else
         {
            CR.VALUE.DINT = *(PLC_DINT*) newValue;
1a0006aa:	6822      	ldr	r2, [r4, #0]
1a0006ac:	4b4c      	ldr	r3, [pc, #304]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0006ae:	609a      	str	r2, [r3, #8]
1a0006b0:	e048      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.DINT = ~(*(PLC_DINT*) newValue);
1a0006b2:	6823      	ldr	r3, [r4, #0]
1a0006b4:	43db      	mvns	r3, r3
1a0006b6:	4a4a      	ldr	r2, [pc, #296]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0006b8:	6093      	str	r3, [r2, #8]
1a0006ba:	e043      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case LINT:
      {
         if (modifier == N)
1a0006bc:	2b01      	cmp	r3, #1
1a0006be:	d005      	beq.n	1a0006cc <PLC_IL_LD+0x118>
         {
            CR.VALUE.LWORD = ~(*(PLC_LINT*) newValue);
         }
         else
         {
            CR.VALUE.LWORD = *(PLC_LINT*) newValue;
1a0006c0:	e9d4 0100 	ldrd	r0, r1, [r4]
1a0006c4:	4b46      	ldr	r3, [pc, #280]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0006c6:	e9c3 0102 	strd	r0, r1, [r3, #8]
1a0006ca:	e03b      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.LWORD = ~(*(PLC_LINT*) newValue);
1a0006cc:	6822      	ldr	r2, [r4, #0]
1a0006ce:	6863      	ldr	r3, [r4, #4]
1a0006d0:	43d2      	mvns	r2, r2
1a0006d2:	43db      	mvns	r3, r3
1a0006d4:	4942      	ldr	r1, [pc, #264]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0006d6:	608a      	str	r2, [r1, #8]
1a0006d8:	60cb      	str	r3, [r1, #12]
1a0006da:	e033      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case USINT:
      {
         if (modifier == N)
1a0006dc:	2b01      	cmp	r3, #1
1a0006de:	d003      	beq.n	1a0006e8 <PLC_IL_LD+0x134>
         {
            CR.VALUE.USINT = ~(*(PLC_USINT*) newValue);
         }
         else
         {
            CR.VALUE.USINT = *(PLC_USINT*) newValue;
1a0006e0:	7822      	ldrb	r2, [r4, #0]
1a0006e2:	4b3f      	ldr	r3, [pc, #252]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0006e4:	721a      	strb	r2, [r3, #8]
1a0006e6:	e02d      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.USINT = ~(*(PLC_USINT*) newValue);
1a0006e8:	7823      	ldrb	r3, [r4, #0]
1a0006ea:	43db      	mvns	r3, r3
1a0006ec:	4a3c      	ldr	r2, [pc, #240]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0006ee:	7213      	strb	r3, [r2, #8]
1a0006f0:	e028      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case UINT:
      {
         if (modifier == N)
1a0006f2:	2b01      	cmp	r3, #1
1a0006f4:	d003      	beq.n	1a0006fe <PLC_IL_LD+0x14a>
         {
            CR.VALUE.UINT = ~(*(PLC_UINT*) newValue);
         }
         else
         {
            CR.VALUE.UINT = *(PLC_UINT*) newValue;
1a0006f6:	8822      	ldrh	r2, [r4, #0]
1a0006f8:	4b39      	ldr	r3, [pc, #228]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0006fa:	811a      	strh	r2, [r3, #8]
1a0006fc:	e022      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.UINT = ~(*(PLC_UINT*) newValue);
1a0006fe:	8823      	ldrh	r3, [r4, #0]
1a000700:	43db      	mvns	r3, r3
1a000702:	4a37      	ldr	r2, [pc, #220]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000704:	8113      	strh	r3, [r2, #8]
1a000706:	e01d      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case UDINT:
      {
         if (modifier == N)
1a000708:	2b01      	cmp	r3, #1
1a00070a:	d003      	beq.n	1a000714 <PLC_IL_LD+0x160>
         {
            CR.VALUE.UDINT = ~(*(PLC_UDINT*) newValue);
         }
         else
         {
            CR.VALUE.UDINT = *(PLC_UDINT*) newValue;
1a00070c:	6822      	ldr	r2, [r4, #0]
1a00070e:	4b34      	ldr	r3, [pc, #208]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000710:	609a      	str	r2, [r3, #8]
1a000712:	e017      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.UDINT = ~(*(PLC_UDINT*) newValue);
1a000714:	6823      	ldr	r3, [r4, #0]
1a000716:	43db      	mvns	r3, r3
1a000718:	4a31      	ldr	r2, [pc, #196]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00071a:	6093      	str	r3, [r2, #8]
1a00071c:	e012      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case ULINT:
      {
         if (modifier == N)
1a00071e:	2b01      	cmp	r3, #1
1a000720:	d005      	beq.n	1a00072e <PLC_IL_LD+0x17a>
         {
            CR.VALUE.ULINT = ~(*(PLC_ULINT*) newValue);
         }
         else
         {
            CR.VALUE.ULINT = *(PLC_ULINT*) newValue;
1a000722:	e9d4 0100 	ldrd	r0, r1, [r4]
1a000726:	4b2e      	ldr	r3, [pc, #184]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000728:	e9c3 0102 	strd	r0, r1, [r3, #8]
1a00072c:	e00a      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.ULINT = ~(*(PLC_ULINT*) newValue);
1a00072e:	6822      	ldr	r2, [r4, #0]
1a000730:	6863      	ldr	r3, [r4, #4]
1a000732:	43d2      	mvns	r2, r2
1a000734:	43db      	mvns	r3, r3
1a000736:	492a      	ldr	r1, [pc, #168]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000738:	608a      	str	r2, [r1, #8]
1a00073a:	60cb      	str	r3, [r1, #12]
1a00073c:	e002      	b.n	1a000744 <PLC_IL_LD+0x190>
         }
      }
      break;
      case REAL:
      {
         CR.VALUE.REAL = *(PLC_REAL*) newValue;
1a00073e:	6822      	ldr	r2, [r4, #0]
1a000740:	4b27      	ldr	r3, [pc, #156]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000742:	609a      	str	r2, [r3, #8]
             destination++;
             source++;
          }
      }
   }
}
1a000744:	bc30      	pop	{r4, r5}
1a000746:	4770      	bx	lr
         CR.VALUE.LREAL = *(PLC_LREAL*) newValue;
1a000748:	e9d4 0100 	ldrd	r0, r1, [r4]
1a00074c:	4b24      	ldr	r3, [pc, #144]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00074e:	e9c3 0102 	strd	r0, r1, [r3, #8]
      break;
1a000752:	e7f7      	b.n	1a000744 <PLC_IL_LD+0x190>
         if (modifier == N)
1a000754:	2b01      	cmp	r3, #1
1a000756:	d003      	beq.n	1a000760 <PLC_IL_LD+0x1ac>
            CR.VALUE.TIME = *(PLC_TIME*) newValue;
1a000758:	6822      	ldr	r2, [r4, #0]
1a00075a:	4b21      	ldr	r3, [pc, #132]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00075c:	609a      	str	r2, [r3, #8]
1a00075e:	e7f1      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.TIME = ~(*(PLC_TIME*) newValue);
1a000760:	6823      	ldr	r3, [r4, #0]
1a000762:	43db      	mvns	r3, r3
1a000764:	4a1e      	ldr	r2, [pc, #120]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000766:	6093      	str	r3, [r2, #8]
1a000768:	e7ec      	b.n	1a000744 <PLC_IL_LD+0x190>
         CR.VALUE.D = *(PLC_DATE*) newValue;
1a00076a:	4b1d      	ldr	r3, [pc, #116]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a00076c:	6820      	ldr	r0, [r4, #0]
1a00076e:	6098      	str	r0, [r3, #8]
1a000770:	88a2      	ldrh	r2, [r4, #4]
1a000772:	819a      	strh	r2, [r3, #12]
      break;
1a000774:	e7e6      	b.n	1a000744 <PLC_IL_LD+0x190>
         CR.VALUE.TOD = *(PLC_TIME_OF_DAY*) newValue;
1a000776:	4b1b      	ldr	r3, [pc, #108]	; (1a0007e4 <PLC_IL_LD+0x230>)
1a000778:	e894 0003 	ldmia.w	r4, {r0, r1}
1a00077c:	e883 0003 	stmia.w	r3, {r0, r1}
      break;
1a000780:	e7e0      	b.n	1a000744 <PLC_IL_LD+0x190>
         CR.VALUE.DT = *(PLC_DATE_AND_TIME*) newValue;
1a000782:	4b18      	ldr	r3, [pc, #96]	; (1a0007e4 <PLC_IL_LD+0x230>)
1a000784:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
1a000788:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      break;
1a00078c:	e7da      	b.n	1a000744 <PLC_IL_LD+0x190>
         if (modifier == N)
1a00078e:	2b01      	cmp	r3, #1
1a000790:	d004      	beq.n	1a00079c <PLC_IL_LD+0x1e8>
            CR.VALUE.BCD16 = *(PLC_BCD16*) newValue;
1a000792:	f9b4 2000 	ldrsh.w	r2, [r4]
1a000796:	4b12      	ldr	r3, [pc, #72]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a000798:	811a      	strh	r2, [r3, #8]
1a00079a:	e7d3      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.BCD16 = ~(*(PLC_BCD16*) newValue);
1a00079c:	f9b4 3000 	ldrsh.w	r3, [r4]
1a0007a0:	43db      	mvns	r3, r3
1a0007a2:	4a0f      	ldr	r2, [pc, #60]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0007a4:	8113      	strh	r3, [r2, #8]
1a0007a6:	e7cd      	b.n	1a000744 <PLC_IL_LD+0x190>
         if (modifier == N)
1a0007a8:	2b01      	cmp	r3, #1
1a0007aa:	d003      	beq.n	1a0007b4 <PLC_IL_LD+0x200>
            CR.VALUE.BCD32 = *(PLC_BCD32*) newValue;
1a0007ac:	6822      	ldr	r2, [r4, #0]
1a0007ae:	4b0c      	ldr	r3, [pc, #48]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0007b0:	609a      	str	r2, [r3, #8]
1a0007b2:	e7c7      	b.n	1a000744 <PLC_IL_LD+0x190>
            CR.VALUE.BCD32 = ~(*(PLC_BCD32*) newValue);
1a0007b4:	6823      	ldr	r3, [r4, #0]
1a0007b6:	43db      	mvns	r3, r3
1a0007b8:	4a09      	ldr	r2, [pc, #36]	; (1a0007e0 <PLC_IL_LD+0x22c>)
1a0007ba:	6093      	str	r3, [r2, #8]
1a0007bc:	e7c2      	b.n	1a000744 <PLC_IL_LD+0x190>
               *destination = *source;
1a0007be:	7825      	ldrb	r5, [r4, #0]
1a0007c0:	7005      	strb	r5, [r0, #0]
             destination++;
1a0007c2:	3001      	adds	r0, #1
             source++;
1a0007c4:	3401      	adds	r4, #1
          for( i = 0; i < lenght; i++ )
1a0007c6:	3201      	adds	r2, #1
1a0007c8:	b292      	uxth	r2, r2
1a0007ca:	428a      	cmp	r2, r1
1a0007cc:	d2ba      	bcs.n	1a000744 <PLC_IL_LD+0x190>
            if (modifier == N)
1a0007ce:	2b01      	cmp	r3, #1
1a0007d0:	d1f5      	bne.n	1a0007be <PLC_IL_LD+0x20a>
               *destination = ~(*source);
1a0007d2:	7825      	ldrb	r5, [r4, #0]
1a0007d4:	43ed      	mvns	r5, r5
1a0007d6:	7005      	strb	r5, [r0, #0]
1a0007d8:	e7f3      	b.n	1a0007c2 <PLC_IL_LD+0x20e>
          for( i = 0; i < lenght; i++ )
1a0007da:	2200      	movs	r2, #0
         destination = (PLC_BYTE*)&(CR.VALUE);
1a0007dc:	4801      	ldr	r0, [pc, #4]	; (1a0007e4 <PLC_IL_LD+0x230>)
1a0007de:	e7f4      	b.n	1a0007ca <PLC_IL_LD+0x216>
1a0007e0:	100004d0 	.word	0x100004d0
1a0007e4:	100004d8 	.word	0x100004d8

1a0007e8 <PLC_IL_ST>:

/*-----------------------------------------------------------*/

void PLC_IL_ST(void* newValue, PLC_WORD lenght, PLC_EnumModifiers modifier)
{
1a0007e8:	b430      	push	{r4, r5}
   PLC_WORD i = 0;

   destination = newValue;
   source =(PLC_BYTE*) &(CR.VALUE);

   for( i = 0; i < lenght; i++ )
1a0007ea:	2300      	movs	r3, #0
   source =(PLC_BYTE*) &(CR.VALUE);
1a0007ec:	4c08      	ldr	r4, [pc, #32]	; (1a000810 <PLC_IL_ST+0x28>)
   for( i = 0; i < lenght; i++ )
1a0007ee:	e005      	b.n	1a0007fc <PLC_IL_ST+0x14>
      {
         *destination = ~(*source);
      }
      else
      {
         *destination = *source;
1a0007f0:	7825      	ldrb	r5, [r4, #0]
1a0007f2:	7005      	strb	r5, [r0, #0]
      }
      destination++;
1a0007f4:	3001      	adds	r0, #1
      source++;
1a0007f6:	3401      	adds	r4, #1
   for( i = 0; i < lenght; i++ )
1a0007f8:	3301      	adds	r3, #1
1a0007fa:	b29b      	uxth	r3, r3
1a0007fc:	428b      	cmp	r3, r1
1a0007fe:	d205      	bcs.n	1a00080c <PLC_IL_ST+0x24>
      if (modifier == N)
1a000800:	2a01      	cmp	r2, #1
1a000802:	d1f5      	bne.n	1a0007f0 <PLC_IL_ST+0x8>
         *destination = ~(*source);
1a000804:	7825      	ldrb	r5, [r4, #0]
1a000806:	43ed      	mvns	r5, r5
1a000808:	7005      	strb	r5, [r0, #0]
1a00080a:	e7f3      	b.n	1a0007f4 <PLC_IL_ST+0xc>
   }
}
1a00080c:	bc30      	pop	{r4, r5}
1a00080e:	4770      	bx	lr
1a000810:	100004d8 	.word	0x100004d8

1a000814 <PLC_IL_AND>:
void PLC_IL_AND(void* operand, PLC_EnumDataTypes type, PLC_EnumModifiers modifier)
{
   extern PLC_SymbolicRegister CR;

   /* If CR and OPERAND are not of the same type then ERROR (TODO). */
   if(CR.TYPE != type)
1a000814:	4b32      	ldr	r3, [pc, #200]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a000816:	781b      	ldrb	r3, [r3, #0]
1a000818:	428b      	cmp	r3, r1
1a00081a:	d160      	bne.n	1a0008de <PLC_IL_AND+0xca>
   {
      return;
   }

   switch (type)
1a00081c:	2904      	cmp	r1, #4
1a00081e:	d85e      	bhi.n	1a0008de <PLC_IL_AND+0xca>
1a000820:	e8df f001 	tbb	[pc, r1]
1a000824:	33241503 	.word	0x33241503
1a000828:	42          	.byte	0x42
1a000829:	00          	.byte	0x00
   {
      case BOOL:
      {
         if (modifier == N)
1a00082a:	2a01      	cmp	r2, #1
1a00082c:	d005      	beq.n	1a00083a <PLC_IL_AND+0x26>
         {
            CR.VALUE.BOOL &= !(*(PLC_BOOL*) operand);
         }
         else
         {
            CR.VALUE.BOOL &= (*(PLC_BOOL*) operand);
1a00082e:	7803      	ldrb	r3, [r0, #0]
1a000830:	4a2b      	ldr	r2, [pc, #172]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a000832:	7a11      	ldrb	r1, [r2, #8]
1a000834:	400b      	ands	r3, r1
1a000836:	7213      	strb	r3, [r2, #8]
1a000838:	4770      	bx	lr
            CR.VALUE.BOOL &= !(*(PLC_BOOL*) operand);
1a00083a:	7801      	ldrb	r1, [r0, #0]
1a00083c:	4a28      	ldr	r2, [pc, #160]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a00083e:	7a13      	ldrb	r3, [r2, #8]
1a000840:	2900      	cmp	r1, #0
1a000842:	bf14      	ite	ne
1a000844:	2300      	movne	r3, #0
1a000846:	f003 0301 	andeq.w	r3, r3, #1
1a00084a:	7213      	strb	r3, [r2, #8]
1a00084c:	4770      	bx	lr
         }
      }
      break;
      case BYTE:
      {
         if (modifier == N)
1a00084e:	2a01      	cmp	r2, #1
1a000850:	d005      	beq.n	1a00085e <PLC_IL_AND+0x4a>
         {
            CR.VALUE.BYTE &= ~(*(PLC_BYTE*) operand);
         }
         else
         {
            CR.VALUE.BYTE &= (*(PLC_BYTE*) operand);
1a000852:	7803      	ldrb	r3, [r0, #0]
1a000854:	4a22      	ldr	r2, [pc, #136]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a000856:	7a11      	ldrb	r1, [r2, #8]
1a000858:	400b      	ands	r3, r1
1a00085a:	7213      	strb	r3, [r2, #8]
1a00085c:	4770      	bx	lr
            CR.VALUE.BYTE &= ~(*(PLC_BYTE*) operand);
1a00085e:	7801      	ldrb	r1, [r0, #0]
1a000860:	4a1f      	ldr	r2, [pc, #124]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a000862:	7a13      	ldrb	r3, [r2, #8]
1a000864:	ea23 0301 	bic.w	r3, r3, r1
1a000868:	7213      	strb	r3, [r2, #8]
1a00086a:	4770      	bx	lr
         }
      }
      break;
      case WORD:
      {
         if (modifier == N)
1a00086c:	2a01      	cmp	r2, #1
1a00086e:	d005      	beq.n	1a00087c <PLC_IL_AND+0x68>
         {
            CR.VALUE.WORD &= ~(*(PLC_WORD*) operand);
         }
         else
         {
            CR.VALUE.WORD &= (*(PLC_WORD*) operand);
1a000870:	8803      	ldrh	r3, [r0, #0]
1a000872:	4a1b      	ldr	r2, [pc, #108]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a000874:	8911      	ldrh	r1, [r2, #8]
1a000876:	400b      	ands	r3, r1
1a000878:	8113      	strh	r3, [r2, #8]
1a00087a:	4770      	bx	lr
            CR.VALUE.WORD &= ~(*(PLC_WORD*) operand);
1a00087c:	8801      	ldrh	r1, [r0, #0]
1a00087e:	4a18      	ldr	r2, [pc, #96]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a000880:	8913      	ldrh	r3, [r2, #8]
1a000882:	ea23 0301 	bic.w	r3, r3, r1
1a000886:	8113      	strh	r3, [r2, #8]
1a000888:	4770      	bx	lr
         }
      }
      break;
      case DWORD:
      {
         if (modifier == N)
1a00088a:	2a01      	cmp	r2, #1
1a00088c:	d005      	beq.n	1a00089a <PLC_IL_AND+0x86>
         {
            CR.VALUE.DWORD &= ~(*(PLC_DWORD*) operand);
         }
         else
         {
            CR.VALUE.DWORD &= (*(PLC_DWORD*) operand);
1a00088e:	6801      	ldr	r1, [r0, #0]
1a000890:	4a13      	ldr	r2, [pc, #76]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a000892:	6893      	ldr	r3, [r2, #8]
1a000894:	400b      	ands	r3, r1
1a000896:	6093      	str	r3, [r2, #8]
1a000898:	4770      	bx	lr
            CR.VALUE.DWORD &= ~(*(PLC_DWORD*) operand);
1a00089a:	6801      	ldr	r1, [r0, #0]
1a00089c:	4a10      	ldr	r2, [pc, #64]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a00089e:	6893      	ldr	r3, [r2, #8]
1a0008a0:	ea23 0301 	bic.w	r3, r3, r1
1a0008a4:	6093      	str	r3, [r2, #8]
1a0008a6:	4770      	bx	lr
{
1a0008a8:	b410      	push	{r4}
         }
      }
      break;
      case LWORD:
      {
         if (modifier == N)
1a0008aa:	2a01      	cmp	r2, #1
1a0008ac:	d00b      	beq.n	1a0008c6 <PLC_IL_AND+0xb2>
         {
            CR.VALUE.LWORD &= ~(*(PLC_LWORD*) operand);
         }
         else
         {
            CR.VALUE.LWORD &= (*(PLC_LWORD*) operand);
1a0008ae:	6804      	ldr	r4, [r0, #0]
1a0008b0:	6840      	ldr	r0, [r0, #4]
1a0008b2:	4b0b      	ldr	r3, [pc, #44]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a0008b4:	6899      	ldr	r1, [r3, #8]
1a0008b6:	68da      	ldr	r2, [r3, #12]
1a0008b8:	4021      	ands	r1, r4
1a0008ba:	4002      	ands	r2, r0
1a0008bc:	6099      	str	r1, [r3, #8]
1a0008be:	60da      	str	r2, [r3, #12]
         }
      }
      break;
   }
}
1a0008c0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0008c4:	4770      	bx	lr
            CR.VALUE.LWORD &= ~(*(PLC_LWORD*) operand);
1a0008c6:	6804      	ldr	r4, [r0, #0]
1a0008c8:	6840      	ldr	r0, [r0, #4]
1a0008ca:	4b05      	ldr	r3, [pc, #20]	; (1a0008e0 <PLC_IL_AND+0xcc>)
1a0008cc:	6899      	ldr	r1, [r3, #8]
1a0008ce:	68da      	ldr	r2, [r3, #12]
1a0008d0:	ea21 0104 	bic.w	r1, r1, r4
1a0008d4:	ea22 0200 	bic.w	r2, r2, r0
1a0008d8:	6099      	str	r1, [r3, #8]
1a0008da:	60da      	str	r2, [r3, #12]
1a0008dc:	e7f0      	b.n	1a0008c0 <PLC_IL_AND+0xac>
1a0008de:	4770      	bx	lr
1a0008e0:	100004d0 	.word	0x100004d0

1a0008e4 <PLC_IL_OR>:
void PLC_IL_OR(void* operand, PLC_EnumDataTypes type, PLC_EnumModifiers modifier)
{
   extern PLC_SymbolicRegister CR;

   /* If CR and OPERAND are not of the same type then ERROR (TODO). */
   if(CR.TYPE != type)
1a0008e4:	4b32      	ldr	r3, [pc, #200]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a0008e6:	781b      	ldrb	r3, [r3, #0]
1a0008e8:	428b      	cmp	r3, r1
1a0008ea:	d15f      	bne.n	1a0009ac <PLC_IL_OR+0xc8>
   {
      return;
   }

   switch (type)
1a0008ec:	2904      	cmp	r1, #4
1a0008ee:	d85d      	bhi.n	1a0009ac <PLC_IL_OR+0xc8>
1a0008f0:	e8df f001 	tbb	[pc, r1]
1a0008f4:	32231403 	.word	0x32231403
1a0008f8:	41          	.byte	0x41
1a0008f9:	00          	.byte	0x00
   {
      case BOOL:
      {
         if (modifier == N)
1a0008fa:	2a01      	cmp	r2, #1
1a0008fc:	d005      	beq.n	1a00090a <PLC_IL_OR+0x26>
         {
            CR.VALUE.BOOL |= !(*(PLC_BOOL*) operand);
         }
         else
         {
            CR.VALUE.BOOL |= (*(PLC_BOOL*) operand);
1a0008fe:	7803      	ldrb	r3, [r0, #0]
1a000900:	4a2b      	ldr	r2, [pc, #172]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a000902:	7a11      	ldrb	r1, [r2, #8]
1a000904:	430b      	orrs	r3, r1
1a000906:	7213      	strb	r3, [r2, #8]
1a000908:	4770      	bx	lr
            CR.VALUE.BOOL |= !(*(PLC_BOOL*) operand);
1a00090a:	7801      	ldrb	r1, [r0, #0]
1a00090c:	4a28      	ldr	r2, [pc, #160]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a00090e:	7a13      	ldrb	r3, [r2, #8]
1a000910:	2900      	cmp	r1, #0
1a000912:	bf08      	it	eq
1a000914:	f043 0301 	orreq.w	r3, r3, #1
1a000918:	7213      	strb	r3, [r2, #8]
1a00091a:	4770      	bx	lr
         }
      }
      break;
      case BYTE:
      {
         if (modifier == N)
1a00091c:	2a01      	cmp	r2, #1
1a00091e:	d005      	beq.n	1a00092c <PLC_IL_OR+0x48>
         {
            CR.VALUE.BYTE |= ~(*(PLC_BYTE*) operand);
         }
         else
         {
            CR.VALUE.BYTE |= (*(PLC_BYTE*) operand);
1a000920:	7803      	ldrb	r3, [r0, #0]
1a000922:	4a23      	ldr	r2, [pc, #140]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a000924:	7a11      	ldrb	r1, [r2, #8]
1a000926:	430b      	orrs	r3, r1
1a000928:	7213      	strb	r3, [r2, #8]
1a00092a:	4770      	bx	lr
            CR.VALUE.BYTE |= ~(*(PLC_BYTE*) operand);
1a00092c:	7801      	ldrb	r1, [r0, #0]
1a00092e:	4a20      	ldr	r2, [pc, #128]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a000930:	7a13      	ldrb	r3, [r2, #8]
1a000932:	ea63 0301 	orn	r3, r3, r1
1a000936:	7213      	strb	r3, [r2, #8]
1a000938:	4770      	bx	lr
         }
      }
      break;
      case WORD:
      {
         if (modifier == N)
1a00093a:	2a01      	cmp	r2, #1
1a00093c:	d005      	beq.n	1a00094a <PLC_IL_OR+0x66>
         {
            CR.VALUE.WORD |= ~(*(PLC_WORD*) operand);
         }
         else
         {
            CR.VALUE.WORD |= (*(PLC_WORD*) operand);
1a00093e:	8803      	ldrh	r3, [r0, #0]
1a000940:	4a1b      	ldr	r2, [pc, #108]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a000942:	8911      	ldrh	r1, [r2, #8]
1a000944:	430b      	orrs	r3, r1
1a000946:	8113      	strh	r3, [r2, #8]
1a000948:	4770      	bx	lr
            CR.VALUE.WORD |= ~(*(PLC_WORD*) operand);
1a00094a:	8801      	ldrh	r1, [r0, #0]
1a00094c:	4a18      	ldr	r2, [pc, #96]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a00094e:	8913      	ldrh	r3, [r2, #8]
1a000950:	ea63 0301 	orn	r3, r3, r1
1a000954:	8113      	strh	r3, [r2, #8]
1a000956:	4770      	bx	lr
         }
      }
      break;
      case DWORD:
      {
         if (modifier == N)
1a000958:	2a01      	cmp	r2, #1
1a00095a:	d005      	beq.n	1a000968 <PLC_IL_OR+0x84>
         {
            CR.VALUE.DWORD |= ~(*(PLC_DWORD*) operand);
         }
         else
         {
            CR.VALUE.DWORD |= (*(PLC_DWORD*) operand);
1a00095c:	6801      	ldr	r1, [r0, #0]
1a00095e:	4a14      	ldr	r2, [pc, #80]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a000960:	6893      	ldr	r3, [r2, #8]
1a000962:	430b      	orrs	r3, r1
1a000964:	6093      	str	r3, [r2, #8]
1a000966:	4770      	bx	lr
            CR.VALUE.DWORD |= ~(*(PLC_DWORD*) operand);
1a000968:	6801      	ldr	r1, [r0, #0]
1a00096a:	4a11      	ldr	r2, [pc, #68]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a00096c:	6893      	ldr	r3, [r2, #8]
1a00096e:	ea63 0301 	orn	r3, r3, r1
1a000972:	6093      	str	r3, [r2, #8]
1a000974:	4770      	bx	lr
{
1a000976:	b410      	push	{r4}
         }
      }
      break;
      case LWORD:
      {
         if (modifier == N)
1a000978:	2a01      	cmp	r2, #1
1a00097a:	d00b      	beq.n	1a000994 <PLC_IL_OR+0xb0>
         {
            CR.VALUE.LWORD |= ~(*(PLC_LWORD*) operand);
         }
         else
         {
            CR.VALUE.LWORD |= (*(PLC_LWORD*) operand);
1a00097c:	6804      	ldr	r4, [r0, #0]
1a00097e:	6840      	ldr	r0, [r0, #4]
1a000980:	4b0b      	ldr	r3, [pc, #44]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a000982:	6899      	ldr	r1, [r3, #8]
1a000984:	68da      	ldr	r2, [r3, #12]
1a000986:	4321      	orrs	r1, r4
1a000988:	4302      	orrs	r2, r0
1a00098a:	6099      	str	r1, [r3, #8]
1a00098c:	60da      	str	r2, [r3, #12]
         }
      }
      break;
   }
}
1a00098e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000992:	4770      	bx	lr
            CR.VALUE.LWORD |= ~(*(PLC_LWORD*) operand);
1a000994:	6804      	ldr	r4, [r0, #0]
1a000996:	6840      	ldr	r0, [r0, #4]
1a000998:	4b05      	ldr	r3, [pc, #20]	; (1a0009b0 <PLC_IL_OR+0xcc>)
1a00099a:	6899      	ldr	r1, [r3, #8]
1a00099c:	68da      	ldr	r2, [r3, #12]
1a00099e:	ea61 0104 	orn	r1, r1, r4
1a0009a2:	ea62 0200 	orn	r2, r2, r0
1a0009a6:	6099      	str	r1, [r3, #8]
1a0009a8:	60da      	str	r2, [r3, #12]
1a0009aa:	e7f0      	b.n	1a00098e <PLC_IL_OR+0xaa>
1a0009ac:	4770      	bx	lr
1a0009ae:	bf00      	nop
1a0009b0:	100004d0 	.word	0x100004d0

1a0009b4 <PLC_DIs_Init>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/
/** \brief This function initialize PLC Digital Inputs */
void PLC_DIs_Init (void)
{
1a0009b4:	b510      	push	{r4, lr}
   /* open CIAA digital inputs */
   //fd_in = ciaaPOSIX_open("/dev/dio/in/0", ciaaPOSIX_O_RDWR);

   uint32_t i = 0;

   for( i=0; i<8; i++ )
1a0009b6:	2400      	movs	r4, #0
1a0009b8:	e006      	b.n	1a0009c8 <PLC_DIs_Init+0x14>
      gpioInit( PLC_DI[i], GPIO_INPUT );
1a0009ba:	2100      	movs	r1, #0
1a0009bc:	4b04      	ldr	r3, [pc, #16]	; (1a0009d0 <PLC_DIs_Init+0x1c>)
1a0009be:	f813 0024 	ldrb.w	r0, [r3, r4, lsl #2]
1a0009c2:	f000 ff93 	bl	1a0018ec <gpioInit>
   for( i=0; i<8; i++ )
1a0009c6:	3401      	adds	r4, #1
1a0009c8:	2c07      	cmp	r4, #7
1a0009ca:	d9f6      	bls.n	1a0009ba <PLC_DIs_Init+0x6>
}
1a0009cc:	bd10      	pop	{r4, pc}
1a0009ce:	bf00      	nop
1a0009d0:	10000000 	.word	0x10000000

1a0009d4 <PLC_DOs_Init>:

/** \brief This function initialize PLC Digital Outputs */
void PLC_DOs_Init(void)
{
1a0009d4:	b510      	push	{r4, lr}
   /* open CIAA digital outputs */
   //fd_out = ciaaPOSIX_open("/dev/dio/out/0", ciaaPOSIX_O_RDWR);

   uint32_t i = 0;

   for( i=0; i<8; i++ )
1a0009d6:	2400      	movs	r4, #0
1a0009d8:	e006      	b.n	1a0009e8 <PLC_DOs_Init+0x14>
      gpioInit( PLC_DO[i], GPIO_OUTPUT );
1a0009da:	2101      	movs	r1, #1
1a0009dc:	4b04      	ldr	r3, [pc, #16]	; (1a0009f0 <PLC_DOs_Init+0x1c>)
1a0009de:	f813 0024 	ldrb.w	r0, [r3, r4, lsl #2]
1a0009e2:	f000 ff83 	bl	1a0018ec <gpioInit>
   for( i=0; i<8; i++ )
1a0009e6:	3401      	adds	r4, #1
1a0009e8:	2c07      	cmp	r4, #7
1a0009ea:	d9f6      	bls.n	1a0009da <PLC_DOs_Init+0x6>
}
1a0009ec:	bd10      	pop	{r4, pc}
1a0009ee:	bf00      	nop
1a0009f0:	10000020 	.word	0x10000020

1a0009f4 <PLC_DIOs_Init>:

/** \brief This function initialize PLC Digital Inputs and Outputs */
void PLC_DIOs_Init(void)
{
1a0009f4:	b508      	push	{r3, lr}
   PLC_DOs_Init();
1a0009f6:	f7ff ffed 	bl	1a0009d4 <PLC_DOs_Init>
   PLC_DIs_Init();
1a0009fa:	f7ff ffdb 	bl	1a0009b4 <PLC_DIs_Init>
}
1a0009fe:	bd08      	pop	{r3, pc}

1a000a00 <PLC_Read_DIs>:

/** \brief This function read PLC Digital Inputs */
uint8_t PLC_Read_DIs(void)
{
1a000a00:	b538      	push	{r3, r4, r5, lr}
   //ciaaPOSIX_read(fd_in, &status, 1);

   uint32_t i = 0;

#if BOARD==ciaa_nxp
   for( i=0; i<8; i++ ) {
1a000a02:	2400      	movs	r4, #0
   uint8_t status = 0;
1a000a04:	4625      	mov	r5, r4
   for( i=0; i<8; i++ ) {
1a000a06:	e000      	b.n	1a000a0a <PLC_Read_DIs+0xa>
1a000a08:	3401      	adds	r4, #1
1a000a0a:	2c07      	cmp	r4, #7
1a000a0c:	d80b      	bhi.n	1a000a26 <PLC_Read_DIs+0x26>
      if( !gpioRead(PLC_DI[i]) )
1a000a0e:	4b07      	ldr	r3, [pc, #28]	; (1a000a2c <PLC_Read_DIs+0x2c>)
1a000a10:	f813 0024 	ldrb.w	r0, [r3, r4, lsl #2]
1a000a14:	f001 f85f 	bl	1a001ad6 <gpioRead>
1a000a18:	2800      	cmp	r0, #0
1a000a1a:	d1f5      	bne.n	1a000a08 <PLC_Read_DIs+0x8>
         status |= 1<<i;
1a000a1c:	2301      	movs	r3, #1
1a000a1e:	40a3      	lsls	r3, r4
1a000a20:	431d      	orrs	r5, r3
1a000a22:	b2ed      	uxtb	r5, r5
1a000a24:	e7f0      	b.n	1a000a08 <PLC_Read_DIs+0x8>
#else
#error You must select a valid board!
#endif

   return status;
}
1a000a26:	4628      	mov	r0, r5
1a000a28:	bd38      	pop	{r3, r4, r5, pc}
1a000a2a:	bf00      	nop
1a000a2c:	10000000 	.word	0x10000000

1a000a30 <PLC_Write_DOs>:

/** \brief This function write PLC Digital Outputs */
void PLC_Write_DOs(uint8_t salidas)
{
1a000a30:	b538      	push	{r3, r4, r5, lr}
1a000a32:	4605      	mov	r5, r0
   //ciaaPOSIX_write(fd_out, &salidas, 1);

   uint32_t i = 0;
   uint8_t out = 0;

   for( i=0; i<8; i++ ) {
1a000a34:	2400      	movs	r4, #0
1a000a36:	e008      	b.n	1a000a4a <PLC_Write_DOs+0x1a>
      out = salidas & (1<<i);
1a000a38:	2101      	movs	r1, #1
1a000a3a:	40a1      	lsls	r1, r4
      gpioWrite( PLC_DO[i], out );
1a000a3c:	4029      	ands	r1, r5
1a000a3e:	4b04      	ldr	r3, [pc, #16]	; (1a000a50 <PLC_Write_DOs+0x20>)
1a000a40:	f813 0024 	ldrb.w	r0, [r3, r4, lsl #2]
1a000a44:	f001 f81c 	bl	1a001a80 <gpioWrite>
   for( i=0; i<8; i++ ) {
1a000a48:	3401      	adds	r4, #1
1a000a4a:	2c07      	cmp	r4, #7
1a000a4c:	d9f4      	bls.n	1a000a38 <PLC_Write_DOs+0x8>
   }
}
1a000a4e:	bd38      	pop	{r3, r4, r5, pc}
1a000a50:	10000020 	.word	0x10000020

1a000a54 <schedulerUpdate>:

   int32_t index;
   //serialDebugPrintLnString( "schedulerUpdate." );

   // NOTE: calculations are in *TICKS* (not milliseconds)
   for( index = 0; index < SCHEDULER_MAX_TASKS; index++ ){
1a000a54:	2300      	movs	r3, #0
1a000a56:	e000      	b.n	1a000a5a <schedulerUpdate+0x6>
1a000a58:	3301      	adds	r3, #1
1a000a5a:	2b09      	cmp	r3, #9
1a000a5c:	dc1b      	bgt.n	1a000a96 <schedulerUpdate+0x42>
      // Check if there is a task at this location
      if( schedulerTasks[index].pTask ){
1a000a5e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a000a62:	008a      	lsls	r2, r1, #2
1a000a64:	490c      	ldr	r1, [pc, #48]	; (1a000a98 <schedulerUpdate+0x44>)
1a000a66:	588a      	ldr	r2, [r1, r2]
1a000a68:	2a00      	cmp	r2, #0
1a000a6a:	d0f5      	beq.n	1a000a58 <schedulerUpdate+0x4>
         if( --schedulerTasks[index].delay <= 0 ){   /* if (schedulerTasks[index].delay == 0) */
1a000a6c:	009a      	lsls	r2, r3, #2
1a000a6e:	441a      	add	r2, r3
1a000a70:	0090      	lsls	r0, r2, #2
1a000a72:	4401      	add	r1, r0
1a000a74:	688a      	ldr	r2, [r1, #8]
1a000a76:	3a01      	subs	r2, #1
1a000a78:	608a      	str	r2, [r1, #8]
1a000a7a:	2a00      	cmp	r2, #0
1a000a7c:	dcec      	bgt.n	1a000a58 <schedulerUpdate+0x4>
            // The task is due to run
            schedulerTasks[index].runMe += 1; // Inc. the 'runMe' flag
1a000a7e:	4a06      	ldr	r2, [pc, #24]	; (1a000a98 <schedulerUpdate+0x44>)
1a000a80:	4402      	add	r2, r0
1a000a82:	6911      	ldr	r1, [r2, #16]
1a000a84:	3101      	adds	r1, #1
1a000a86:	6111      	str	r1, [r2, #16]
            if( schedulerTasks[index].period ){
1a000a88:	68d2      	ldr	r2, [r2, #12]
1a000a8a:	2a00      	cmp	r2, #0
1a000a8c:	d0e4      	beq.n	1a000a58 <schedulerUpdate+0x4>
               // Schedule regular tasks to run again
               schedulerTasks[index].delay = schedulerTasks[index].period;
1a000a8e:	4902      	ldr	r1, [pc, #8]	; (1a000a98 <schedulerUpdate+0x44>)
1a000a90:	4401      	add	r1, r0
1a000a92:	608a      	str	r2, [r1, #8]
1a000a94:	e7e0      	b.n	1a000a58 <schedulerUpdate+0x4>
            // Not yet ready to run: just decrement the delay
            schedulerTasks[Index].delay -= 1;
         }*/
      }
   }
}
1a000a96:	4770      	bx	lr
1a000a98:	100008d8 	.word	0x100008d8

1a000a9c <schedulerInit>:
void schedulerInit( void ){
1a000a9c:	b510      	push	{r4, lr}
   for( i = 0; i < SCHEDULER_MAX_TASKS; i++ ){
1a000a9e:	2400      	movs	r4, #0
1a000aa0:	2c09      	cmp	r4, #9
1a000aa2:	d804      	bhi.n	1a000aae <schedulerInit+0x12>
      schedulerDeleteTask(i);
1a000aa4:	4620      	mov	r0, r4
1a000aa6:	f000 f841 	bl	1a000b2c <schedulerDeleteTask>
   for( i = 0; i < SCHEDULER_MAX_TASKS; i++ ){
1a000aaa:	3401      	adds	r4, #1
1a000aac:	e7f8      	b.n	1a000aa0 <schedulerInit+0x4>
   errorCode = 0;
1a000aae:	4b04      	ldr	r3, [pc, #16]	; (1a000ac0 <schedulerInit+0x24>)
1a000ab0:	2200      	movs	r2, #0
1a000ab2:	701a      	strb	r2, [r3, #0]
   if( tickInit( 1 ) ){
1a000ab4:	2001      	movs	r0, #1
1a000ab6:	2100      	movs	r1, #0
1a000ab8:	f001 f854 	bl	1a001b64 <tickInit>
}
1a000abc:	bd10      	pop	{r4, pc}
1a000abe:	bf00      	nop
1a000ac0:	10000090 	.word	0x10000090

1a000ac4 <schedulerStart>:
Starts the scheduler, by enabling timer interrupts.
NOTE: Usually called after all regular tasks are added,
to keep the tasks synchronized.
NOTE: ONLY THE SCHEDULER INTERRUPT SHOULD BE ENABLED!!!
-*------------------------------------------------------------------*/
void schedulerStart( tick_t tickRateMs ){
1a000ac4:	b508      	push	{r3, lr}
      El tick hook es simplemente una funcion que se ejecutara periodicamente
      con cada interrupcion de Tick, este nombre se refiere a una funcion
      "enganchada" a una interrupcion */

   // Inicializar el conteo de Ticks con resolucion de 1ms, con tickHook
   if( tickInit( tickRateMs ) ){
1a000ac6:	f001 f84d 	bl	1a001b64 <tickInit>
1a000aca:	b900      	cbnz	r0, 1a000ace <schedulerStart+0xa>
//      serialDebugPrintLnString( "Comienzo del planificador." );
      tickCallbackSet( schedulerUpdate, NULL );
   }
}
1a000acc:	bd08      	pop	{r3, pc}
      tickCallbackSet( schedulerUpdate, NULL );
1a000ace:	2100      	movs	r1, #0
1a000ad0:	4801      	ldr	r0, [pc, #4]	; (1a000ad8 <schedulerStart+0x14>)
1a000ad2:	f001 f82b 	bl	1a001b2c <tickCallbackSet>
}
1a000ad6:	e7f9      	b.n	1a000acc <schedulerStart+0x8>
1a000ad8:	1a000a55 	.word	0x1a000a55

1a000adc <schedulerGoToSleep>:
to save power. The next clock tick will return the processor
to the normal operating state.
*** May wish to disable this if using a watchdog ***
*** ADAPT AS REQUIRED FOR YOUR HARDWARE ***
-*------------------------------------------------------------------*/
static void schedulerGoToSleep(){
1a000adc:	b508      	push	{r3, lr}
   // Se pone el sistema en bajo consumo hasta que ocurra la proxima
   // interrupcion, en este caso la de Tick.
   sleepUntilNextInterrupt();
1a000ade:	f000 fedb 	bl	1a001898 <sleepUntilNextInterrupt>
}
1a000ae2:	bd08      	pop	{r3, pc}

1a000ae4 <schedulerAddTask>:
                        ){
1a000ae4:	b4f0      	push	{r4, r5, r6, r7}
1a000ae6:	4607      	mov	r7, r0
   int32_t index = 0;
1a000ae8:	2000      	movs	r0, #0
   while( (schedulerTasks[index].pTask != 0) && (index < SCHEDULER_MAX_TASKS) ){
1a000aea:	eb00 0580 	add.w	r5, r0, r0, lsl #2
1a000aee:	00ac      	lsls	r4, r5, #2
1a000af0:	4d0c      	ldr	r5, [pc, #48]	; (1a000b24 <schedulerAddTask+0x40>)
1a000af2:	592c      	ldr	r4, [r5, r4]
1a000af4:	b11c      	cbz	r4, 1a000afe <schedulerAddTask+0x1a>
1a000af6:	2809      	cmp	r0, #9
1a000af8:	dc01      	bgt.n	1a000afe <schedulerAddTask+0x1a>
      index++;
1a000afa:	3001      	adds	r0, #1
1a000afc:	e7f5      	b.n	1a000aea <schedulerAddTask+0x6>
   if( index == SCHEDULER_MAX_TASKS ){
1a000afe:	280a      	cmp	r0, #10
1a000b00:	d00c      	beq.n	1a000b1c <schedulerAddTask+0x38>
   schedulerTasks[index].pTask  = pFunction;
1a000b02:	4e08      	ldr	r6, [pc, #32]	; (1a000b24 <schedulerAddTask+0x40>)
1a000b04:	0084      	lsls	r4, r0, #2
1a000b06:	4404      	add	r4, r0
1a000b08:	00a5      	lsls	r5, r4, #2
1a000b0a:	1974      	adds	r4, r6, r5
1a000b0c:	5177      	str	r7, [r6, r5]
   schedulerTasks[index].delay  = DELAY;
1a000b0e:	60a2      	str	r2, [r4, #8]
   schedulerTasks[index].period = PERIOD;
1a000b10:	60e3      	str	r3, [r4, #12]
   schedulerTasks[index].taskParam = TASKPARAM;
1a000b12:	6061      	str	r1, [r4, #4]
   schedulerTasks[index].runMe  = 0;
1a000b14:	2300      	movs	r3, #0
1a000b16:	6123      	str	r3, [r4, #16]
}
1a000b18:	bcf0      	pop	{r4, r5, r6, r7}
1a000b1a:	4770      	bx	lr
      errorCode = 2; // ERROR_schedulerTOO_MANYTasks;
1a000b1c:	4b02      	ldr	r3, [pc, #8]	; (1a000b28 <schedulerAddTask+0x44>)
1a000b1e:	2202      	movs	r2, #2
1a000b20:	701a      	strb	r2, [r3, #0]
      return SCHEDULER_MAX_TASKS;
1a000b22:	e7f9      	b.n	1a000b18 <schedulerAddTask+0x34>
1a000b24:	100008d8 	.word	0x100008d8
1a000b28:	10000090 	.word	0x10000090

1a000b2c <schedulerDeleteTask>:
int8_t schedulerDeleteTask( int32_t taskIndex ){
1a000b2c:	b470      	push	{r4, r5, r6}
   if(schedulerTasks[taskIndex].pTask == 0){
1a000b2e:	eb00 0280 	add.w	r2, r0, r0, lsl #2
1a000b32:	0093      	lsls	r3, r2, #2
1a000b34:	4a0c      	ldr	r2, [pc, #48]	; (1a000b68 <schedulerDeleteTask+0x3c>)
1a000b36:	58d3      	ldr	r3, [r2, r3]
1a000b38:	b17b      	cbz	r3, 1a000b5a <schedulerDeleteTask+0x2e>
      returnCode = 0; // RETURN_NORMAL;
1a000b3a:	2600      	movs	r6, #0
   schedulerTasks[taskIndex].pTask = 0x0000;
1a000b3c:	4b0a      	ldr	r3, [pc, #40]	; (1a000b68 <schedulerDeleteTask+0x3c>)
1a000b3e:	0081      	lsls	r1, r0, #2
1a000b40:	180a      	adds	r2, r1, r0
1a000b42:	0095      	lsls	r5, r2, #2
1a000b44:	195c      	adds	r4, r3, r5
1a000b46:	2200      	movs	r2, #0
1a000b48:	515a      	str	r2, [r3, r5]
   schedulerTasks[taskIndex].delay = (int32_t)0;
1a000b4a:	60a2      	str	r2, [r4, #8]
   schedulerTasks[taskIndex].period = (int32_t)0;
1a000b4c:	60e2      	str	r2, [r4, #12]
   schedulerTasks[taskIndex].runMe = (int8_t)0;
1a000b4e:	6122      	str	r2, [r4, #16]
   schedulerTasks[taskIndex].taskParam = 0;
1a000b50:	442b      	add	r3, r5
1a000b52:	605a      	str	r2, [r3, #4]
}
1a000b54:	4630      	mov	r0, r6
1a000b56:	bc70      	pop	{r4, r5, r6}
1a000b58:	4770      	bx	lr
      errorCode = 2; // ERROR_SCH_CANNOT_DELETE_TASK;
1a000b5a:	4b04      	ldr	r3, [pc, #16]	; (1a000b6c <schedulerDeleteTask+0x40>)
1a000b5c:	2202      	movs	r2, #2
1a000b5e:	701a      	strb	r2, [r3, #0]
      returnCode = -1; // RETURN_ERROR;
1a000b60:	f04f 36ff 	mov.w	r6, #4294967295
1a000b64:	e7ea      	b.n	1a000b3c <schedulerDeleteTask+0x10>
1a000b66:	bf00      	nop
1a000b68:	100008d8 	.word	0x100008d8
1a000b6c:	10000090 	.word	0x10000090

1a000b70 <schedulerDispatchTasks>:
void schedulerDispatchTasks( void ){ // Despachador (corre en el main)
1a000b70:	b538      	push	{r3, r4, r5, lr}
   for (index = 0; index < SCHEDULER_MAX_TASKS; index++){
1a000b72:	2400      	movs	r4, #0
1a000b74:	e003      	b.n	1a000b7e <schedulerDispatchTasks+0xe>
            schedulerDeleteTask(index);
1a000b76:	4620      	mov	r0, r4
1a000b78:	f7ff ffd8 	bl	1a000b2c <schedulerDeleteTask>
   for (index = 0; index < SCHEDULER_MAX_TASKS; index++){
1a000b7c:	3401      	adds	r4, #1
1a000b7e:	2c09      	cmp	r4, #9
1a000b80:	dc13      	bgt.n	1a000baa <schedulerDispatchTasks+0x3a>
      if (schedulerTasks[index].runMe > 0){
1a000b82:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000b86:	009a      	lsls	r2, r3, #2
1a000b88:	4b09      	ldr	r3, [pc, #36]	; (1a000bb0 <schedulerDispatchTasks+0x40>)
1a000b8a:	4413      	add	r3, r2
1a000b8c:	691b      	ldr	r3, [r3, #16]
1a000b8e:	2b00      	cmp	r3, #0
1a000b90:	ddf4      	ble.n	1a000b7c <schedulerDispatchTasks+0xc>
         (*schedulerTasks[index].pTask)(schedulerTasks[index].taskParam); // Run the task
1a000b92:	4907      	ldr	r1, [pc, #28]	; (1a000bb0 <schedulerDispatchTasks+0x40>)
1a000b94:	188d      	adds	r5, r1, r2
1a000b96:	588b      	ldr	r3, [r1, r2]
1a000b98:	6868      	ldr	r0, [r5, #4]
1a000b9a:	4798      	blx	r3
         schedulerTasks[index].runMe -= 1;  // Reset/reduce runMe flag
1a000b9c:	692b      	ldr	r3, [r5, #16]
1a000b9e:	3b01      	subs	r3, #1
1a000ba0:	612b      	str	r3, [r5, #16]
         if (schedulerTasks[index].period == 0){
1a000ba2:	68eb      	ldr	r3, [r5, #12]
1a000ba4:	2b00      	cmp	r3, #0
1a000ba6:	d1e9      	bne.n	1a000b7c <schedulerDispatchTasks+0xc>
1a000ba8:	e7e5      	b.n	1a000b76 <schedulerDispatchTasks+0x6>
   schedulerGoToSleep();
1a000baa:	f7ff ff97 	bl	1a000adc <schedulerGoToSleep>
}
1a000bae:	bd38      	pop	{r3, r4, r5, pc}
1a000bb0:	100008d8 	.word	0x100008d8

1a000bb4 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000bb4:	2300      	movs	r3, #0
1a000bb6:	2b1c      	cmp	r3, #28
1a000bb8:	d812      	bhi.n	1a000be0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a000bba:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000bbc:	4a09      	ldr	r2, [pc, #36]	; (1a000be4 <Board_SetupMuxing+0x30>)
1a000bbe:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000bc2:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000bc6:	784a      	ldrb	r2, [r1, #1]
1a000bc8:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000bca:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000bce:	4906      	ldr	r1, [pc, #24]	; (1a000be8 <Board_SetupMuxing+0x34>)
1a000bd0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000bd4:	3301      	adds	r3, #1
1a000bd6:	2b1c      	cmp	r3, #28
1a000bd8:	d9f0      	bls.n	1a000bbc <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000bda:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000bde:	4770      	bx	lr
1a000be0:	4770      	bx	lr
1a000be2:	bf00      	nop
1a000be4:	1a00202c 	.word	0x1a00202c
1a000be8:	40086000 	.word	0x40086000

1a000bec <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000bec:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000bee:	4a17      	ldr	r2, [pc, #92]	; (1a000c4c <Board_SetupClocking+0x60>)
1a000bf0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000bf4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000bf8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000bfc:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000c00:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000c04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000c08:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000c0c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000c10:	2201      	movs	r2, #1
1a000c12:	490f      	ldr	r1, [pc, #60]	; (1a000c50 <Board_SetupClocking+0x64>)
1a000c14:	2006      	movs	r0, #6
1a000c16:	f000 f9f9 	bl	1a00100c <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000c1a:	2400      	movs	r4, #0
1a000c1c:	b14c      	cbz	r4, 1a000c32 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000c1e:	4b0b      	ldr	r3, [pc, #44]	; (1a000c4c <Board_SetupClocking+0x60>)
1a000c20:	685a      	ldr	r2, [r3, #4]
1a000c22:	f022 020c 	bic.w	r2, r2, #12
1a000c26:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000c28:	685a      	ldr	r2, [r3, #4]
1a000c2a:	f042 0203 	orr.w	r2, r2, #3
1a000c2e:	605a      	str	r2, [r3, #4]
}
1a000c30:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000c32:	4808      	ldr	r0, [pc, #32]	; (1a000c54 <Board_SetupClocking+0x68>)
1a000c34:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000c38:	2301      	movs	r3, #1
1a000c3a:	788a      	ldrb	r2, [r1, #2]
1a000c3c:	7849      	ldrb	r1, [r1, #1]
1a000c3e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000c42:	f000 fcbb 	bl	1a0015bc <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000c46:	3401      	adds	r4, #1
1a000c48:	e7e8      	b.n	1a000c1c <Board_SetupClocking+0x30>
1a000c4a:	bf00      	nop
1a000c4c:	40043000 	.word	0x40043000
1a000c50:	0c28cb00 	.word	0x0c28cb00
1a000c54:	1a002028 	.word	0x1a002028

1a000c58 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000c58:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a000c5a:	f7ff ffab 	bl	1a000bb4 <Board_SetupMuxing>
    Board_SetupClocking();
1a000c5e:	f7ff ffc5 	bl	1a000bec <Board_SetupClocking>
}
1a000c62:	bd08      	pop	{r3, pc}

1a000c64 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000c64:	2200      	movs	r2, #0
1a000c66:	2a05      	cmp	r2, #5
1a000c68:	d819      	bhi.n	1a000c9e <Board_LED_Init+0x3a>
{
1a000c6a:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000c6c:	490c      	ldr	r1, [pc, #48]	; (1a000ca0 <Board_LED_Init+0x3c>)
1a000c6e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000c72:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000c76:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a000c78:	4b0a      	ldr	r3, [pc, #40]	; (1a000ca4 <Board_LED_Init+0x40>)
1a000c7a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000c7e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000c82:	2001      	movs	r0, #1
1a000c84:	40a0      	lsls	r0, r4
1a000c86:	4301      	orrs	r1, r0
1a000c88:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a000c8c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000c90:	2100      	movs	r1, #0
1a000c92:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000c94:	3201      	adds	r2, #1
1a000c96:	2a05      	cmp	r2, #5
1a000c98:	d9e8      	bls.n	1a000c6c <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a000c9a:	bc70      	pop	{r4, r5, r6}
1a000c9c:	4770      	bx	lr
1a000c9e:	4770      	bx	lr
1a000ca0:	1a0020ac 	.word	0x1a0020ac
1a000ca4:	400f4000 	.word	0x400f4000

1a000ca8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000ca8:	2300      	movs	r3, #0
1a000caa:	2b03      	cmp	r3, #3
1a000cac:	d816      	bhi.n	1a000cdc <Board_TEC_Init+0x34>
{
1a000cae:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000cb0:	490b      	ldr	r1, [pc, #44]	; (1a000ce0 <Board_TEC_Init+0x38>)
1a000cb2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000cb6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000cba:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000cbc:	4c09      	ldr	r4, [pc, #36]	; (1a000ce4 <Board_TEC_Init+0x3c>)
1a000cbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000cc2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000cc6:	2001      	movs	r0, #1
1a000cc8:	40a8      	lsls	r0, r5
1a000cca:	ea21 0100 	bic.w	r1, r1, r0
1a000cce:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000cd2:	3301      	adds	r3, #1
1a000cd4:	2b03      	cmp	r3, #3
1a000cd6:	d9eb      	bls.n	1a000cb0 <Board_TEC_Init+0x8>
   }
}
1a000cd8:	bc30      	pop	{r4, r5}
1a000cda:	4770      	bx	lr
1a000cdc:	4770      	bx	lr
1a000cde:	bf00      	nop
1a000ce0:	1a0020a4 	.word	0x1a0020a4
1a000ce4:	400f4000 	.word	0x400f4000

1a000ce8 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000ce8:	2300      	movs	r3, #0
1a000cea:	2b08      	cmp	r3, #8
1a000cec:	d816      	bhi.n	1a000d1c <Board_GPIO_Init+0x34>
{
1a000cee:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000cf0:	490b      	ldr	r1, [pc, #44]	; (1a000d20 <Board_GPIO_Init+0x38>)
1a000cf2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000cf6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000cfa:	784d      	ldrb	r5, [r1, #1]
1a000cfc:	4c09      	ldr	r4, [pc, #36]	; (1a000d24 <Board_GPIO_Init+0x3c>)
1a000cfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000d02:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000d06:	2001      	movs	r0, #1
1a000d08:	40a8      	lsls	r0, r5
1a000d0a:	ea21 0100 	bic.w	r1, r1, r0
1a000d0e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000d12:	3301      	adds	r3, #1
1a000d14:	2b08      	cmp	r3, #8
1a000d16:	d9eb      	bls.n	1a000cf0 <Board_GPIO_Init+0x8>
   }
}
1a000d18:	bc30      	pop	{r4, r5}
1a000d1a:	4770      	bx	lr
1a000d1c:	4770      	bx	lr
1a000d1e:	bf00      	nop
1a000d20:	1a0020b8 	.word	0x1a0020b8
1a000d24:	400f4000 	.word	0x400f4000

1a000d28 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000d28:	b510      	push	{r4, lr}
1a000d2a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a000d2c:	4c08      	ldr	r4, [pc, #32]	; (1a000d50 <Board_ADC_Init+0x28>)
1a000d2e:	4669      	mov	r1, sp
1a000d30:	4620      	mov	r0, r4
1a000d32:	f000 f92b 	bl	1a000f8c <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a000d36:	4a07      	ldr	r2, [pc, #28]	; (1a000d54 <Board_ADC_Init+0x2c>)
1a000d38:	4669      	mov	r1, sp
1a000d3a:	4620      	mov	r0, r4
1a000d3c:	f000 f946 	bl	1a000fcc <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000d40:	2200      	movs	r2, #0
1a000d42:	4669      	mov	r1, sp
1a000d44:	4620      	mov	r0, r4
1a000d46:	f000 f95a 	bl	1a000ffe <Chip_ADC_SetResolution>
}
1a000d4a:	b002      	add	sp, #8
1a000d4c:	bd10      	pop	{r4, pc}
1a000d4e:	bf00      	nop
1a000d50:	400e3000 	.word	0x400e3000
1a000d54:	00061a80 	.word	0x00061a80

1a000d58 <Board_SPI_Init>:
{
1a000d58:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a000d5a:	4c0b      	ldr	r4, [pc, #44]	; (1a000d88 <Board_SPI_Init+0x30>)
1a000d5c:	4620      	mov	r0, r4
1a000d5e:	f000 f895 	bl	1a000e8c <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000d62:	6863      	ldr	r3, [r4, #4]
1a000d64:	f023 0304 	bic.w	r3, r3, #4
1a000d68:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000d6a:	6823      	ldr	r3, [r4, #0]
1a000d6c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000d70:	f043 0307 	orr.w	r3, r3, #7
1a000d74:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a000d76:	4905      	ldr	r1, [pc, #20]	; (1a000d8c <Board_SPI_Init+0x34>)
1a000d78:	4620      	mov	r0, r4
1a000d7a:	f000 f868 	bl	1a000e4e <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a000d7e:	6863      	ldr	r3, [r4, #4]
1a000d80:	f043 0302 	orr.w	r3, r3, #2
1a000d84:	6063      	str	r3, [r4, #4]
}
1a000d86:	bd10      	pop	{r4, pc}
1a000d88:	400c5000 	.word	0x400c5000
1a000d8c:	000186a0 	.word	0x000186a0

1a000d90 <Board_I2C_Init>:
{
1a000d90:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a000d92:	2000      	movs	r0, #0
1a000d94:	f000 f8a6 	bl	1a000ee4 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000d98:	4b04      	ldr	r3, [pc, #16]	; (1a000dac <Board_I2C_Init+0x1c>)
1a000d9a:	f640 0208 	movw	r2, #2056	; 0x808
1a000d9e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a000da2:	4903      	ldr	r1, [pc, #12]	; (1a000db0 <Board_I2C_Init+0x20>)
1a000da4:	2000      	movs	r0, #0
1a000da6:	f000 f8af 	bl	1a000f08 <Chip_I2C_SetClockRate>
}
1a000daa:	bd08      	pop	{r3, pc}
1a000dac:	40086000 	.word	0x40086000
1a000db0:	000f4240 	.word	0x000f4240

1a000db4 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a000db4:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a000db6:	4c07      	ldr	r4, [pc, #28]	; (1a000dd4 <Board_Debug_Init+0x20>)
1a000db8:	4620      	mov	r0, r4
1a000dba:	f000 fcb9 	bl	1a001730 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a000dbe:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000dc2:	4620      	mov	r0, r4
1a000dc4:	f000 fcde 	bl	1a001784 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a000dc8:	2303      	movs	r3, #3
1a000dca:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000dcc:	2301      	movs	r3, #1
1a000dce:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a000dd0:	bd10      	pop	{r4, pc}
1a000dd2:	bf00      	nop
1a000dd4:	400c1000 	.word	0x400c1000

1a000dd8 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000dd8:	b508      	push	{r3, lr}
   DEBUGINIT();
1a000dda:	f7ff ffeb 	bl	1a000db4 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a000dde:	4809      	ldr	r0, [pc, #36]	; (1a000e04 <Board_Init+0x2c>)
1a000de0:	f000 f8ae 	bl	1a000f40 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a000de4:	f7ff ff80 	bl	1a000ce8 <Board_GPIO_Init>
   Board_ADC_Init();
1a000de8:	f7ff ff9e 	bl	1a000d28 <Board_ADC_Init>
   Board_SPI_Init();
1a000dec:	f7ff ffb4 	bl	1a000d58 <Board_SPI_Init>
   Board_I2C_Init();
1a000df0:	f7ff ffce 	bl	1a000d90 <Board_I2C_Init>

   Board_LED_Init();
1a000df4:	f7ff ff36 	bl	1a000c64 <Board_LED_Init>
   Board_TEC_Init();
1a000df8:	f7ff ff56 	bl	1a000ca8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a000dfc:	f000 f9b2 	bl	1a001164 <SystemCoreClockUpdate>
}
1a000e00:	bd08      	pop	{r3, pc}
1a000e02:	bf00      	nop
1a000e04:	400f4000 	.word	0x400f4000

1a000e08 <__stdio_init>:
{
   return Board_UARTGetChar();;
}

void __stdio_init()
{
1a000e08:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a000e0a:	f7ff ffd3 	bl	1a000db4 <Board_Debug_Init>
1a000e0e:	bd08      	pop	{r3, pc}

1a000e10 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000e10:	4b03      	ldr	r3, [pc, #12]	; (1a000e20 <Chip_SSP_GetClockIndex+0x10>)
1a000e12:	4298      	cmp	r0, r3
1a000e14:	d001      	beq.n	1a000e1a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a000e16:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a000e18:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a000e1a:	20a5      	movs	r0, #165	; 0xa5
1a000e1c:	4770      	bx	lr
1a000e1e:	bf00      	nop
1a000e20:	400c5000 	.word	0x400c5000

1a000e24 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000e24:	4b04      	ldr	r3, [pc, #16]	; (1a000e38 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000e26:	4298      	cmp	r0, r3
1a000e28:	d002      	beq.n	1a000e30 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a000e2a:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a000e2e:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a000e30:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000e34:	4770      	bx	lr
1a000e36:	bf00      	nop
1a000e38:	400c5000 	.word	0x400c5000

1a000e3c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a000e3c:	6803      	ldr	r3, [r0, #0]
1a000e3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a000e42:	0209      	lsls	r1, r1, #8
1a000e44:	b289      	uxth	r1, r1
1a000e46:	4319      	orrs	r1, r3
1a000e48:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a000e4a:	6102      	str	r2, [r0, #16]
}
1a000e4c:	4770      	bx	lr

1a000e4e <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a000e4e:	b570      	push	{r4, r5, r6, lr}
1a000e50:	4606      	mov	r6, r0
1a000e52:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000e54:	f7ff ffe6 	bl	1a000e24 <Chip_SSP_GetPeriphClockIndex>
1a000e58:	f000 fc2e 	bl	1a0016b8 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a000e5c:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a000e5e:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a000e62:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a000e64:	e000      	b.n	1a000e68 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a000e66:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a000e68:	42ab      	cmp	r3, r5
1a000e6a:	d90b      	bls.n	1a000e84 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a000e6c:	1c4c      	adds	r4, r1, #1
1a000e6e:	fb02 f304 	mul.w	r3, r2, r4
1a000e72:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a000e76:	429d      	cmp	r5, r3
1a000e78:	d2f6      	bcs.n	1a000e68 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a000e7a:	2cff      	cmp	r4, #255	; 0xff
1a000e7c:	d9f3      	bls.n	1a000e66 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a000e7e:	3202      	adds	r2, #2
				cr0_div = 0;
1a000e80:	2100      	movs	r1, #0
1a000e82:	e7f1      	b.n	1a000e68 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a000e84:	4630      	mov	r0, r6
1a000e86:	f7ff ffd9 	bl	1a000e3c <Chip_SSP_SetClockRate>
}
1a000e8a:	bd70      	pop	{r4, r5, r6, pc}

1a000e8c <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a000e8c:	b510      	push	{r4, lr}
1a000e8e:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a000e90:	f7ff ffbe 	bl	1a000e10 <Chip_SSP_GetClockIndex>
1a000e94:	f000 fbf6 	bl	1a001684 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000e98:	4620      	mov	r0, r4
1a000e9a:	f7ff ffc3 	bl	1a000e24 <Chip_SSP_GetPeriphClockIndex>
1a000e9e:	f000 fbf1 	bl	1a001684 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000ea2:	6863      	ldr	r3, [r4, #4]
1a000ea4:	f023 0304 	bic.w	r3, r3, #4
1a000ea8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000eaa:	6823      	ldr	r3, [r4, #0]
1a000eac:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000eb0:	f043 0307 	orr.w	r3, r3, #7
1a000eb4:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a000eb6:	4902      	ldr	r1, [pc, #8]	; (1a000ec0 <Chip_SSP_Init+0x34>)
1a000eb8:	4620      	mov	r0, r4
1a000eba:	f7ff ffc8 	bl	1a000e4e <Chip_SSP_SetBitRate>
}
1a000ebe:	bd10      	pop	{r4, pc}
1a000ec0:	000186a0 	.word	0x000186a0

1a000ec4 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a000ec4:	2901      	cmp	r1, #1
1a000ec6:	d109      	bne.n	1a000edc <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a000ec8:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000ecc:	0082      	lsls	r2, r0, #2
1a000ece:	4b04      	ldr	r3, [pc, #16]	; (1a000ee0 <Chip_I2C_EventHandler+0x1c>)
1a000ed0:	4413      	add	r3, r2
1a000ed2:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a000ed4:	7d13      	ldrb	r3, [r2, #20]
1a000ed6:	b2db      	uxtb	r3, r3
1a000ed8:	2b04      	cmp	r3, #4
1a000eda:	d0fb      	beq.n	1a000ed4 <Chip_I2C_EventHandler+0x10>
}
1a000edc:	4770      	bx	lr
1a000ede:	bf00      	nop
1a000ee0:	10000040 	.word	0x10000040

1a000ee4 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a000ee4:	b570      	push	{r4, r5, r6, lr}
1a000ee6:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a000ee8:	4e06      	ldr	r6, [pc, #24]	; (1a000f04 <Chip_I2C_Init+0x20>)
1a000eea:	00c4      	lsls	r4, r0, #3
1a000eec:	1a22      	subs	r2, r4, r0
1a000eee:	0093      	lsls	r3, r2, #2
1a000ef0:	4433      	add	r3, r6
1a000ef2:	8898      	ldrh	r0, [r3, #4]
1a000ef4:	f000 fbc6 	bl	1a001684 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a000ef8:	1b64      	subs	r4, r4, r5
1a000efa:	00a3      	lsls	r3, r4, #2
1a000efc:	58f3      	ldr	r3, [r6, r3]
1a000efe:	226c      	movs	r2, #108	; 0x6c
1a000f00:	619a      	str	r2, [r3, #24]
}
1a000f02:	bd70      	pop	{r4, r5, r6, pc}
1a000f04:	10000040 	.word	0x10000040

1a000f08 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a000f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000f0c:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a000f0e:	4e0b      	ldr	r6, [pc, #44]	; (1a000f3c <Chip_I2C_SetClockRate+0x34>)
1a000f10:	00c5      	lsls	r5, r0, #3
1a000f12:	1a2b      	subs	r3, r5, r0
1a000f14:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a000f18:	eb06 0308 	add.w	r3, r6, r8
1a000f1c:	8898      	ldrh	r0, [r3, #4]
1a000f1e:	f000 fbcb 	bl	1a0016b8 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a000f22:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a000f26:	f856 3008 	ldr.w	r3, [r6, r8]
1a000f2a:	0842      	lsrs	r2, r0, #1
1a000f2c:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a000f2e:	f856 3008 	ldr.w	r3, [r6, r8]
1a000f32:	691a      	ldr	r2, [r3, #16]
1a000f34:	1a80      	subs	r0, r0, r2
1a000f36:	6158      	str	r0, [r3, #20]
}
1a000f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000f3c:	10000040 	.word	0x10000040

1a000f40 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a000f40:	4770      	bx	lr
1a000f42:	Address 0x1a000f42 is out of bounds.


1a000f44 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a000f44:	4b03      	ldr	r3, [pc, #12]	; (1a000f54 <Chip_ADC_GetClockIndex+0x10>)
1a000f46:	4298      	cmp	r0, r3
1a000f48:	d001      	beq.n	1a000f4e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a000f4a:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a000f4c:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a000f4e:	2004      	movs	r0, #4
1a000f50:	4770      	bx	lr
1a000f52:	bf00      	nop
1a000f54:	400e4000 	.word	0x400e4000

1a000f58 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a000f58:	b570      	push	{r4, r5, r6, lr}
1a000f5a:	460d      	mov	r5, r1
1a000f5c:	4614      	mov	r4, r2
1a000f5e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a000f60:	f7ff fff0 	bl	1a000f44 <Chip_ADC_GetClockIndex>
1a000f64:	f000 fba8 	bl	1a0016b8 <Chip_Clock_GetRate>
	if (burstMode) {
1a000f68:	b155      	cbz	r5, 1a000f80 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a000f6a:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a000f6e:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000f72:	0064      	lsls	r4, r4, #1
1a000f74:	fbb0 f0f4 	udiv	r0, r0, r4
1a000f78:	b2c0      	uxtb	r0, r0
1a000f7a:	3801      	subs	r0, #1
	return div;
}
1a000f7c:	b2c0      	uxtb	r0, r0
1a000f7e:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a000f80:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000f84:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a000f88:	e7f1      	b.n	1a000f6e <getClkDiv+0x16>
1a000f8a:	Address 0x1a000f8a is out of bounds.


1a000f8c <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000f8c:	b538      	push	{r3, r4, r5, lr}
1a000f8e:	4605      	mov	r5, r0
1a000f90:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a000f92:	f7ff ffd7 	bl	1a000f44 <Chip_ADC_GetClockIndex>
1a000f96:	2301      	movs	r3, #1
1a000f98:	461a      	mov	r2, r3
1a000f9a:	4619      	mov	r1, r3
1a000f9c:	f000 fb54 	bl	1a001648 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000fa0:	2100      	movs	r1, #0
1a000fa2:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000fa4:	4a08      	ldr	r2, [pc, #32]	; (1a000fc8 <Chip_ADC_Init+0x3c>)
1a000fa6:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000fa8:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000faa:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000fac:	230b      	movs	r3, #11
1a000fae:	4628      	mov	r0, r5
1a000fb0:	f7ff ffd2 	bl	1a000f58 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000fb4:	0200      	lsls	r0, r0, #8
1a000fb6:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000fba:	7920      	ldrb	r0, [r4, #4]
1a000fbc:	0440      	lsls	r0, r0, #17
1a000fbe:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000fc2:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a000fc4:	6028      	str	r0, [r5, #0]
}
1a000fc6:	bd38      	pop	{r3, r4, r5, pc}
1a000fc8:	00061a80 	.word	0x00061a80

1a000fcc <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000fcc:	b570      	push	{r4, r5, r6, lr}
1a000fce:	4605      	mov	r5, r0
1a000fd0:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a000fd2:	6804      	ldr	r4, [r0, #0]
1a000fd4:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000fd8:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000fdc:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000fde:	790b      	ldrb	r3, [r1, #4]
1a000fe0:	f1c3 030b 	rsb	r3, r3, #11
1a000fe4:	b2db      	uxtb	r3, r3
1a000fe6:	7949      	ldrb	r1, [r1, #5]
1a000fe8:	f7ff ffb6 	bl	1a000f58 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000fec:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000ff0:	7933      	ldrb	r3, [r6, #4]
1a000ff2:	045b      	lsls	r3, r3, #17
1a000ff4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000ff8:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a000ffa:	602b      	str	r3, [r5, #0]
}
1a000ffc:	bd70      	pop	{r4, r5, r6, pc}

1a000ffe <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000ffe:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a001000:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a001002:	680a      	ldr	r2, [r1, #0]
1a001004:	f7ff ffe2 	bl	1a000fcc <Chip_ADC_SetSampleRate>
}
1a001008:	bd08      	pop	{r3, pc}
1a00100a:	Address 0x1a00100a is out of bounds.


1a00100c <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a00100c:	b570      	push	{r4, r5, r6, lr}
1a00100e:	b08a      	sub	sp, #40	; 0x28
1a001010:	4605      	mov	r5, r0
1a001012:	460e      	mov	r6, r1
1a001014:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a001016:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00101a:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a00101c:	2806      	cmp	r0, #6
1a00101e:	d018      	beq.n	1a001052 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001020:	2300      	movs	r3, #0
1a001022:	2201      	movs	r2, #1
1a001024:	4629      	mov	r1, r5
1a001026:	2004      	movs	r0, #4
1a001028:	f000 fac8 	bl	1a0015bc <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a00102c:	4a4a      	ldr	r2, [pc, #296]	; (1a001158 <Chip_SetupCoreClock+0x14c>)
1a00102e:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001030:	f043 0301 	orr.w	r3, r3, #1
1a001034:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a001036:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00103a:	a901      	add	r1, sp, #4
1a00103c:	4630      	mov	r0, r6
1a00103e:	f000 fa35 	bl	1a0014ac <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a001042:	4b46      	ldr	r3, [pc, #280]	; (1a00115c <Chip_SetupCoreClock+0x150>)
1a001044:	429e      	cmp	r6, r3
1a001046:	d916      	bls.n	1a001076 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a001048:	9b01      	ldr	r3, [sp, #4]
1a00104a:	f013 0f40 	tst.w	r3, #64	; 0x40
1a00104e:	d003      	beq.n	1a001058 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a001050:	e7fe      	b.n	1a001050 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a001052:	f000 f98d 	bl	1a001370 <Chip_Clock_EnableCrystal>
1a001056:	e7e3      	b.n	1a001020 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a001058:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00105c:	d005      	beq.n	1a00106a <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a00105e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001062:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a001064:	2500      	movs	r5, #0
			direct = 1;
1a001066:	2601      	movs	r6, #1
1a001068:	e007      	b.n	1a00107a <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a00106a:	9b04      	ldr	r3, [sp, #16]
1a00106c:	3301      	adds	r3, #1
1a00106e:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a001070:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a001072:	2600      	movs	r6, #0
1a001074:	e001      	b.n	1a00107a <Chip_SetupCoreClock+0x6e>
1a001076:	2500      	movs	r5, #0
1a001078:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a00107a:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00107e:	9b01      	ldr	r3, [sp, #4]
1a001080:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001084:	9a05      	ldr	r2, [sp, #20]
1a001086:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00108a:	9a03      	ldr	r2, [sp, #12]
1a00108c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001090:	9a04      	ldr	r2, [sp, #16]
1a001092:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001096:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00109a:	4a2f      	ldr	r2, [pc, #188]	; (1a001158 <Chip_SetupCoreClock+0x14c>)
1a00109c:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a00109e:	4b2e      	ldr	r3, [pc, #184]	; (1a001158 <Chip_SetupCoreClock+0x14c>)
1a0010a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a0010a2:	f013 0f01 	tst.w	r3, #1
1a0010a6:	d0fa      	beq.n	1a00109e <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0010a8:	2300      	movs	r3, #0
1a0010aa:	2201      	movs	r2, #1
1a0010ac:	2109      	movs	r1, #9
1a0010ae:	2004      	movs	r0, #4
1a0010b0:	f000 fa84 	bl	1a0015bc <Chip_Clock_SetBaseClock>

	if (direct) {
1a0010b4:	b306      	cbz	r6, 1a0010f8 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0010b6:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0010ba:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a0010bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0010be:	1e5a      	subs	r2, r3, #1
1a0010c0:	9209      	str	r2, [sp, #36]	; 0x24
1a0010c2:	2b00      	cmp	r3, #0
1a0010c4:	d1fa      	bne.n	1a0010bc <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a0010c6:	9b01      	ldr	r3, [sp, #4]
1a0010c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0010cc:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0010ce:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0010d2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0010d6:	9a05      	ldr	r2, [sp, #20]
1a0010d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0010dc:	9a03      	ldr	r2, [sp, #12]
1a0010de:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0010e2:	9a04      	ldr	r2, [sp, #16]
1a0010e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0010e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0010ec:	4a1a      	ldr	r2, [pc, #104]	; (1a001158 <Chip_SetupCoreClock+0x14c>)
1a0010ee:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a0010f0:	2c00      	cmp	r4, #0
1a0010f2:	d12e      	bne.n	1a001152 <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a0010f4:	b00a      	add	sp, #40	; 0x28
1a0010f6:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a0010f8:	2d00      	cmp	r5, #0
1a0010fa:	d0f9      	beq.n	1a0010f0 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0010fc:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001100:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001102:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001104:	1e5a      	subs	r2, r3, #1
1a001106:	9209      	str	r2, [sp, #36]	; 0x24
1a001108:	2b00      	cmp	r3, #0
1a00110a:	d1fa      	bne.n	1a001102 <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a00110c:	9b04      	ldr	r3, [sp, #16]
1a00110e:	1e5a      	subs	r2, r3, #1
1a001110:	9204      	str	r2, [sp, #16]
1a001112:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a001116:	9b01      	ldr	r3, [sp, #4]
1a001118:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a00111c:	9905      	ldr	r1, [sp, #20]
1a00111e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001122:	9903      	ldr	r1, [sp, #12]
1a001124:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a001128:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00112c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001130:	4a09      	ldr	r2, [pc, #36]	; (1a001158 <Chip_SetupCoreClock+0x14c>)
1a001132:	6453      	str	r3, [r2, #68]	; 0x44
1a001134:	e7dc      	b.n	1a0010f0 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001136:	480a      	ldr	r0, [pc, #40]	; (1a001160 <Chip_SetupCoreClock+0x154>)
1a001138:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00113c:	78cb      	ldrb	r3, [r1, #3]
1a00113e:	788a      	ldrb	r2, [r1, #2]
1a001140:	7849      	ldrb	r1, [r1, #1]
1a001142:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001146:	f000 fa39 	bl	1a0015bc <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00114a:	3401      	adds	r4, #1
1a00114c:	2c11      	cmp	r4, #17
1a00114e:	d9f2      	bls.n	1a001136 <Chip_SetupCoreClock+0x12a>
1a001150:	e7d0      	b.n	1a0010f4 <Chip_SetupCoreClock+0xe8>
1a001152:	2400      	movs	r4, #0
1a001154:	e7fa      	b.n	1a00114c <Chip_SetupCoreClock+0x140>
1a001156:	bf00      	nop
1a001158:	40050000 	.word	0x40050000
1a00115c:	068e7780 	.word	0x068e7780
1a001160:	1a0020d0 	.word	0x1a0020d0

1a001164 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a001164:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a001166:	2069      	movs	r0, #105	; 0x69
1a001168:	f000 faa6 	bl	1a0016b8 <Chip_Clock_GetRate>
1a00116c:	4b01      	ldr	r3, [pc, #4]	; (1a001174 <SystemCoreClockUpdate+0x10>)
1a00116e:	6018      	str	r0, [r3, #0]
}
1a001170:	bd08      	pop	{r3, pc}
1a001172:	bf00      	nop
1a001174:	100009a0 	.word	0x100009a0

1a001178 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001178:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a00117a:	680b      	ldr	r3, [r1, #0]
1a00117c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001180:	d002      	beq.n	1a001188 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a001182:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a001186:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a001188:	4607      	mov	r7, r0
1a00118a:	2501      	movs	r5, #1
1a00118c:	e03a      	b.n	1a001204 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a00118e:	694b      	ldr	r3, [r1, #20]
1a001190:	fb03 f302 	mul.w	r3, r3, r2
1a001194:	fbb3 f3f5 	udiv	r3, r3, r5
1a001198:	e01c      	b.n	1a0011d4 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a00119a:	461c      	mov	r4, r3
	if (val < 0)
1a00119c:	ebb0 0c04 	subs.w	ip, r0, r4
1a0011a0:	d427      	bmi.n	1a0011f2 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a0011a2:	4567      	cmp	r7, ip
1a0011a4:	d906      	bls.n	1a0011b4 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a0011a6:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0011a8:	1c77      	adds	r7, r6, #1
1a0011aa:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a0011ac:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a0011ae:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a0011b0:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a0011b2:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a0011b4:	3201      	adds	r2, #1
1a0011b6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0011ba:	dc1d      	bgt.n	1a0011f8 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a0011bc:	680c      	ldr	r4, [r1, #0]
1a0011be:	f014 0f40 	tst.w	r4, #64	; 0x40
1a0011c2:	d0e4      	beq.n	1a00118e <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0011c4:	1c73      	adds	r3, r6, #1
1a0011c6:	fa02 fc03 	lsl.w	ip, r2, r3
1a0011ca:	694b      	ldr	r3, [r1, #20]
1a0011cc:	fb03 f30c 	mul.w	r3, r3, ip
1a0011d0:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0011d4:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a001210 <pll_calc_divs+0x98>
1a0011d8:	4563      	cmp	r3, ip
1a0011da:	d9eb      	bls.n	1a0011b4 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0011dc:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a001214 <pll_calc_divs+0x9c>
1a0011e0:	4563      	cmp	r3, ip
1a0011e2:	d809      	bhi.n	1a0011f8 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a0011e4:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0011e8:	d1d7      	bne.n	1a00119a <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a0011ea:	1c74      	adds	r4, r6, #1
1a0011ec:	fa23 f404 	lsr.w	r4, r3, r4
1a0011f0:	e7d4      	b.n	1a00119c <pll_calc_divs+0x24>
		return -val;
1a0011f2:	f1cc 0c00 	rsb	ip, ip, #0
1a0011f6:	e7d4      	b.n	1a0011a2 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a0011f8:	3601      	adds	r6, #1
1a0011fa:	2e03      	cmp	r6, #3
1a0011fc:	dc01      	bgt.n	1a001202 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a0011fe:	2201      	movs	r2, #1
1a001200:	e7d9      	b.n	1a0011b6 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a001202:	3501      	adds	r5, #1
1a001204:	2d04      	cmp	r5, #4
1a001206:	dc01      	bgt.n	1a00120c <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a001208:	2600      	movs	r6, #0
1a00120a:	e7f6      	b.n	1a0011fa <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a00120c:	bcf0      	pop	{r4, r5, r6, r7}
1a00120e:	4770      	bx	lr
1a001210:	094c5eff 	.word	0x094c5eff
1a001214:	1312d000 	.word	0x1312d000

1a001218 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001218:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00121a:	b099      	sub	sp, #100	; 0x64
1a00121c:	4605      	mov	r5, r0
1a00121e:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a001220:	225c      	movs	r2, #92	; 0x5c
1a001222:	2100      	movs	r1, #0
1a001224:	a801      	add	r0, sp, #4
1a001226:	f000 fef7 	bl	1a002018 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00122a:	2380      	movs	r3, #128	; 0x80
1a00122c:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00122e:	6963      	ldr	r3, [r4, #20]
1a001230:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a001232:	7923      	ldrb	r3, [r4, #4]
1a001234:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a001238:	4669      	mov	r1, sp
1a00123a:	4628      	mov	r0, r5
1a00123c:	f7ff ff9c 	bl	1a001178 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a001240:	9b06      	ldr	r3, [sp, #24]
1a001242:	42ab      	cmp	r3, r5
1a001244:	d027      	beq.n	1a001296 <pll_get_frac+0x7e>
	if (val < 0)
1a001246:	1aeb      	subs	r3, r5, r3
1a001248:	d42e      	bmi.n	1a0012a8 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00124a:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a00124c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00124e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a001252:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a001254:	6963      	ldr	r3, [r4, #20]
1a001256:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a001258:	7923      	ldrb	r3, [r4, #4]
1a00125a:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00125e:	a910      	add	r1, sp, #64	; 0x40
1a001260:	4628      	mov	r0, r5
1a001262:	f7ff ff89 	bl	1a001178 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a001266:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a001268:	42ab      	cmp	r3, r5
1a00126a:	d01f      	beq.n	1a0012ac <pll_get_frac+0x94>
	if (val < 0)
1a00126c:	1aeb      	subs	r3, r5, r3
1a00126e:	d425      	bmi.n	1a0012bc <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a001270:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a001272:	4b2b      	ldr	r3, [pc, #172]	; (1a001320 <pll_get_frac+0x108>)
1a001274:	429d      	cmp	r5, r3
1a001276:	d923      	bls.n	1a0012c0 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a001278:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a00127a:	1aed      	subs	r5, r5, r3
1a00127c:	d433      	bmi.n	1a0012e6 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a00127e:	42ae      	cmp	r6, r5
1a001280:	dc3b      	bgt.n	1a0012fa <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a001282:	42be      	cmp	r6, r7
1a001284:	dc31      	bgt.n	1a0012ea <pll_get_frac+0xd2>
			*ppll = pll[0];
1a001286:	466d      	mov	r5, sp
1a001288:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00128a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00128c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001290:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001294:	e006      	b.n	1a0012a4 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a001296:	466d      	mov	r5, sp
1a001298:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00129a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00129c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0012a4:	b019      	add	sp, #100	; 0x64
1a0012a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0012a8:	425b      	negs	r3, r3
1a0012aa:	e7ce      	b.n	1a00124a <pll_get_frac+0x32>
		*ppll = pll[2];
1a0012ac:	ad10      	add	r5, sp, #64	; 0x40
1a0012ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0012b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0012b2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0012ba:	e7f3      	b.n	1a0012a4 <pll_get_frac+0x8c>
		return -val;
1a0012bc:	425b      	negs	r3, r3
1a0012be:	e7d7      	b.n	1a001270 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a0012c0:	2340      	movs	r3, #64	; 0x40
1a0012c2:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0012c4:	6963      	ldr	r3, [r4, #20]
1a0012c6:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0012c8:	a908      	add	r1, sp, #32
1a0012ca:	4628      	mov	r0, r5
1a0012cc:	f7ff ff54 	bl	1a001178 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a0012d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0012d2:	42ab      	cmp	r3, r5
1a0012d4:	d1d0      	bne.n	1a001278 <pll_get_frac+0x60>
			*ppll = pll[1];
1a0012d6:	ad08      	add	r5, sp, #32
1a0012d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0012da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0012dc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a0012e4:	e7de      	b.n	1a0012a4 <pll_get_frac+0x8c>
		return -val;
1a0012e6:	426d      	negs	r5, r5
1a0012e8:	e7c9      	b.n	1a00127e <pll_get_frac+0x66>
			*ppll = pll[2];
1a0012ea:	ad10      	add	r5, sp, #64	; 0x40
1a0012ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0012ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0012f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0012f8:	e7d4      	b.n	1a0012a4 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a0012fa:	42af      	cmp	r7, r5
1a0012fc:	db07      	blt.n	1a00130e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a0012fe:	ad08      	add	r5, sp, #32
1a001300:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001302:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001304:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001308:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00130c:	e7ca      	b.n	1a0012a4 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a00130e:	ad10      	add	r5, sp, #64	; 0x40
1a001310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001314:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001318:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00131c:	e7c2      	b.n	1a0012a4 <pll_get_frac+0x8c>
1a00131e:	bf00      	nop
1a001320:	068e7780 	.word	0x068e7780

1a001324 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a001324:	b430      	push	{r4, r5}
1a001326:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a001328:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00132a:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00132c:	e000      	b.n	1a001330 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a00132e:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001330:	281c      	cmp	r0, #28
1a001332:	d118      	bne.n	1a001366 <Chip_Clock_FindBaseClock+0x42>
1a001334:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001338:	0051      	lsls	r1, r2, #1
1a00133a:	4a0c      	ldr	r2, [pc, #48]	; (1a00136c <Chip_Clock_FindBaseClock+0x48>)
1a00133c:	440a      	add	r2, r1
1a00133e:	7914      	ldrb	r4, [r2, #4]
1a001340:	4284      	cmp	r4, r0
1a001342:	d010      	beq.n	1a001366 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a001344:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a001348:	004a      	lsls	r2, r1, #1
1a00134a:	4908      	ldr	r1, [pc, #32]	; (1a00136c <Chip_Clock_FindBaseClock+0x48>)
1a00134c:	5a8a      	ldrh	r2, [r1, r2]
1a00134e:	42aa      	cmp	r2, r5
1a001350:	d8ed      	bhi.n	1a00132e <Chip_Clock_FindBaseClock+0xa>
1a001352:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001356:	0051      	lsls	r1, r2, #1
1a001358:	4a04      	ldr	r2, [pc, #16]	; (1a00136c <Chip_Clock_FindBaseClock+0x48>)
1a00135a:	440a      	add	r2, r1
1a00135c:	8852      	ldrh	r2, [r2, #2]
1a00135e:	42aa      	cmp	r2, r5
1a001360:	d3e5      	bcc.n	1a00132e <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a001362:	4620      	mov	r0, r4
1a001364:	e7e4      	b.n	1a001330 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a001366:	bc30      	pop	{r4, r5}
1a001368:	4770      	bx	lr
1a00136a:	bf00      	nop
1a00136c:	1a002124 	.word	0x1a002124

1a001370 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a001370:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a001372:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a001376:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a001378:	4a0d      	ldr	r2, [pc, #52]	; (1a0013b0 <Chip_Clock_EnableCrystal+0x40>)
1a00137a:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a00137c:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a001380:	6992      	ldr	r2, [r2, #24]
1a001382:	428a      	cmp	r2, r1
1a001384:	d001      	beq.n	1a00138a <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001386:	4a0a      	ldr	r2, [pc, #40]	; (1a0013b0 <Chip_Clock_EnableCrystal+0x40>)
1a001388:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a00138a:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00138e:	4a09      	ldr	r2, [pc, #36]	; (1a0013b4 <Chip_Clock_EnableCrystal+0x44>)
1a001390:	6811      	ldr	r1, [r2, #0]
1a001392:	4a09      	ldr	r2, [pc, #36]	; (1a0013b8 <Chip_Clock_EnableCrystal+0x48>)
1a001394:	4291      	cmp	r1, r2
1a001396:	d901      	bls.n	1a00139c <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a001398:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00139c:	4a04      	ldr	r2, [pc, #16]	; (1a0013b0 <Chip_Clock_EnableCrystal+0x40>)
1a00139e:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0013a0:	9b01      	ldr	r3, [sp, #4]
1a0013a2:	1e5a      	subs	r2, r3, #1
1a0013a4:	9201      	str	r2, [sp, #4]
1a0013a6:	2b00      	cmp	r3, #0
1a0013a8:	d1fa      	bne.n	1a0013a0 <Chip_Clock_EnableCrystal+0x30>
}
1a0013aa:	b002      	add	sp, #8
1a0013ac:	4770      	bx	lr
1a0013ae:	bf00      	nop
1a0013b0:	40050000 	.word	0x40050000
1a0013b4:	1a0020cc 	.word	0x1a0020cc
1a0013b8:	01312cff 	.word	0x01312cff

1a0013bc <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0013bc:	3012      	adds	r0, #18
1a0013be:	4b05      	ldr	r3, [pc, #20]	; (1a0013d4 <Chip_Clock_GetDividerSource+0x18>)
1a0013c0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a0013c4:	f010 0f01 	tst.w	r0, #1
1a0013c8:	d102      	bne.n	1a0013d0 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0013ca:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0013ce:	4770      	bx	lr
		return CLKINPUT_PD;
1a0013d0:	2011      	movs	r0, #17
}
1a0013d2:	4770      	bx	lr
1a0013d4:	40050000 	.word	0x40050000

1a0013d8 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0013d8:	f100 0212 	add.w	r2, r0, #18
1a0013dc:	4b03      	ldr	r3, [pc, #12]	; (1a0013ec <Chip_Clock_GetDividerDivisor+0x14>)
1a0013de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0013e2:	4b03      	ldr	r3, [pc, #12]	; (1a0013f0 <Chip_Clock_GetDividerDivisor+0x18>)
1a0013e4:	5c18      	ldrb	r0, [r3, r0]
}
1a0013e6:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0013ea:	4770      	bx	lr
1a0013ec:	40050000 	.word	0x40050000
1a0013f0:	1a00211c 	.word	0x1a00211c

1a0013f4 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0013f4:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a0013f6:	2810      	cmp	r0, #16
1a0013f8:	d80a      	bhi.n	1a001410 <Chip_Clock_GetClockInputHz+0x1c>
1a0013fa:	e8df f000 	tbb	[pc, r0]
1a0013fe:	0b44      	.short	0x0b44
1a001400:	0921180d 	.word	0x0921180d
1a001404:	2d2a2724 	.word	0x2d2a2724
1a001408:	34300909 	.word	0x34300909
1a00140c:	3c38      	.short	0x3c38
1a00140e:	40          	.byte	0x40
1a00140f:	00          	.byte	0x00
	uint32_t rate = 0;
1a001410:	2000      	movs	r0, #0
1a001412:	e03a      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a001414:	481e      	ldr	r0, [pc, #120]	; (1a001490 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a001416:	e038      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001418:	4b1e      	ldr	r3, [pc, #120]	; (1a001494 <Chip_Clock_GetClockInputHz+0xa0>)
1a00141a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00141e:	f003 0307 	and.w	r3, r3, #7
1a001422:	2b04      	cmp	r3, #4
1a001424:	d001      	beq.n	1a00142a <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a001426:	481c      	ldr	r0, [pc, #112]	; (1a001498 <Chip_Clock_GetClockInputHz+0xa4>)
1a001428:	e02f      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a00142a:	2000      	movs	r0, #0
1a00142c:	e02d      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00142e:	4b19      	ldr	r3, [pc, #100]	; (1a001494 <Chip_Clock_GetClockInputHz+0xa0>)
1a001430:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001434:	f003 0307 	and.w	r3, r3, #7
1a001438:	2b04      	cmp	r3, #4
1a00143a:	d027      	beq.n	1a00148c <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a00143c:	4816      	ldr	r0, [pc, #88]	; (1a001498 <Chip_Clock_GetClockInputHz+0xa4>)
1a00143e:	e024      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a001440:	4b16      	ldr	r3, [pc, #88]	; (1a00149c <Chip_Clock_GetClockInputHz+0xa8>)
1a001442:	6818      	ldr	r0, [r3, #0]
		break;
1a001444:	e021      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a001446:	4b16      	ldr	r3, [pc, #88]	; (1a0014a0 <Chip_Clock_GetClockInputHz+0xac>)
1a001448:	6818      	ldr	r0, [r3, #0]
		break;
1a00144a:	e01e      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a00144c:	4b15      	ldr	r3, [pc, #84]	; (1a0014a4 <Chip_Clock_GetClockInputHz+0xb0>)
1a00144e:	6818      	ldr	r0, [r3, #0]
		break;
1a001450:	e01b      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a001452:	4b14      	ldr	r3, [pc, #80]	; (1a0014a4 <Chip_Clock_GetClockInputHz+0xb0>)
1a001454:	6858      	ldr	r0, [r3, #4]
		break;
1a001456:	e018      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a001458:	f000 f868 	bl	1a00152c <Chip_Clock_GetMainPLLHz>
		break;
1a00145c:	e015      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a00145e:	2100      	movs	r1, #0
1a001460:	f000 f89a 	bl	1a001598 <Chip_Clock_GetDivRate>
		break;
1a001464:	e011      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a001466:	2101      	movs	r1, #1
1a001468:	f000 f896 	bl	1a001598 <Chip_Clock_GetDivRate>
		break;
1a00146c:	e00d      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00146e:	2102      	movs	r1, #2
1a001470:	f000 f892 	bl	1a001598 <Chip_Clock_GetDivRate>
		break;
1a001474:	e009      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a001476:	2103      	movs	r1, #3
1a001478:	f000 f88e 	bl	1a001598 <Chip_Clock_GetDivRate>
		break;
1a00147c:	e005      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00147e:	2104      	movs	r1, #4
1a001480:	f000 f88a 	bl	1a001598 <Chip_Clock_GetDivRate>
		break;
1a001484:	e001      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a001486:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a00148a:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a00148c:	4806      	ldr	r0, [pc, #24]	; (1a0014a8 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00148e:	e7fc      	b.n	1a00148a <Chip_Clock_GetClockInputHz+0x96>
1a001490:	00b71b00 	.word	0x00b71b00
1a001494:	40043000 	.word	0x40043000
1a001498:	017d7840 	.word	0x017d7840
1a00149c:	1a0020a0 	.word	0x1a0020a0
1a0014a0:	1a0020cc 	.word	0x1a0020cc
1a0014a4:	10000094 	.word	0x10000094
1a0014a8:	02faf080 	.word	0x02faf080

1a0014ac <Chip_Clock_CalcMainPLLValue>:
{
1a0014ac:	b538      	push	{r3, r4, r5, lr}
1a0014ae:	4605      	mov	r5, r0
1a0014b0:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a0014b2:	7908      	ldrb	r0, [r1, #4]
1a0014b4:	f7ff ff9e 	bl	1a0013f4 <Chip_Clock_GetClockInputHz>
1a0014b8:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a0014ba:	4b19      	ldr	r3, [pc, #100]	; (1a001520 <Chip_Clock_CalcMainPLLValue+0x74>)
1a0014bc:	442b      	add	r3, r5
1a0014be:	4a19      	ldr	r2, [pc, #100]	; (1a001524 <Chip_Clock_CalcMainPLLValue+0x78>)
1a0014c0:	4293      	cmp	r3, r2
1a0014c2:	d821      	bhi.n	1a001508 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0014c4:	b318      	cbz	r0, 1a00150e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0014c6:	2380      	movs	r3, #128	; 0x80
1a0014c8:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a0014ca:	2300      	movs	r3, #0
1a0014cc:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a0014ce:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a0014d0:	fbb5 f3f0 	udiv	r3, r5, r0
1a0014d4:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a0014d6:	4a14      	ldr	r2, [pc, #80]	; (1a001528 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0014d8:	4295      	cmp	r5, r2
1a0014da:	d903      	bls.n	1a0014e4 <Chip_Clock_CalcMainPLLValue+0x38>
1a0014dc:	fb03 f000 	mul.w	r0, r3, r0
1a0014e0:	42a8      	cmp	r0, r5
1a0014e2:	d007      	beq.n	1a0014f4 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a0014e4:	4621      	mov	r1, r4
1a0014e6:	4628      	mov	r0, r5
1a0014e8:	f7ff fe96 	bl	1a001218 <pll_get_frac>
		if (!ppll->nsel) {
1a0014ec:	68a3      	ldr	r3, [r4, #8]
1a0014ee:	b18b      	cbz	r3, 1a001514 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a0014f0:	3b01      	subs	r3, #1
1a0014f2:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a0014f4:	6923      	ldr	r3, [r4, #16]
1a0014f6:	b183      	cbz	r3, 1a00151a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a0014f8:	68e2      	ldr	r2, [r4, #12]
1a0014fa:	b10a      	cbz	r2, 1a001500 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0014fc:	3a01      	subs	r2, #1
1a0014fe:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a001500:	3b01      	subs	r3, #1
1a001502:	6123      	str	r3, [r4, #16]
	return 0;
1a001504:	2000      	movs	r0, #0
}
1a001506:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a001508:	f04f 30ff 	mov.w	r0, #4294967295
1a00150c:	e7fb      	b.n	1a001506 <Chip_Clock_CalcMainPLLValue+0x5a>
1a00150e:	f04f 30ff 	mov.w	r0, #4294967295
1a001512:	e7f8      	b.n	1a001506 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a001514:	f04f 30ff 	mov.w	r0, #4294967295
1a001518:	e7f5      	b.n	1a001506 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a00151a:	f04f 30ff 	mov.w	r0, #4294967295
1a00151e:	e7f2      	b.n	1a001506 <Chip_Clock_CalcMainPLLValue+0x5a>
1a001520:	ff6b3a10 	.word	0xff6b3a10
1a001524:	0b940510 	.word	0x0b940510
1a001528:	094c5eff 	.word	0x094c5eff

1a00152c <Chip_Clock_GetMainPLLHz>:
{
1a00152c:	b530      	push	{r4, r5, lr}
1a00152e:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a001530:	4d17      	ldr	r5, [pc, #92]	; (1a001590 <Chip_Clock_GetMainPLLHz+0x64>)
1a001532:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a001534:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a001538:	f7ff ff5c 	bl	1a0013f4 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a00153c:	4b15      	ldr	r3, [pc, #84]	; (1a001594 <Chip_Clock_GetMainPLLHz+0x68>)
1a00153e:	681b      	ldr	r3, [r3, #0]
1a001540:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a001542:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a001544:	f013 0f01 	tst.w	r3, #1
1a001548:	d020      	beq.n	1a00158c <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a00154a:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a00154e:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a001552:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a001556:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a00155a:	3301      	adds	r3, #1
	n = nsel + 1;
1a00155c:	3201      	adds	r2, #1
	p = ptab[psel];
1a00155e:	f10d 0c08 	add.w	ip, sp, #8
1a001562:	4461      	add	r1, ip
1a001564:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a001568:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00156c:	d108      	bne.n	1a001580 <Chip_Clock_GetMainPLLHz+0x54>
1a00156e:	b93d      	cbnz	r5, 1a001580 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a001570:	0049      	lsls	r1, r1, #1
1a001572:	fbb3 f3f1 	udiv	r3, r3, r1
1a001576:	fbb0 f0f2 	udiv	r0, r0, r2
1a00157a:	fb00 f003 	mul.w	r0, r0, r3
1a00157e:	e003      	b.n	1a001588 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a001580:	fbb0 f0f2 	udiv	r0, r0, r2
1a001584:	fb03 f000 	mul.w	r0, r3, r0
}
1a001588:	b003      	add	sp, #12
1a00158a:	bd30      	pop	{r4, r5, pc}
		return 0;
1a00158c:	2000      	movs	r0, #0
1a00158e:	e7fb      	b.n	1a001588 <Chip_Clock_GetMainPLLHz+0x5c>
1a001590:	40050000 	.word	0x40050000
1a001594:	1a002118 	.word	0x1a002118

1a001598 <Chip_Clock_GetDivRate>:
{
1a001598:	b538      	push	{r3, r4, r5, lr}
1a00159a:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a00159c:	4608      	mov	r0, r1
1a00159e:	f7ff ff0d 	bl	1a0013bc <Chip_Clock_GetDividerSource>
1a0015a2:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a0015a4:	4620      	mov	r0, r4
1a0015a6:	f7ff ff17 	bl	1a0013d8 <Chip_Clock_GetDividerDivisor>
1a0015aa:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0015ac:	4628      	mov	r0, r5
1a0015ae:	f7ff ff21 	bl	1a0013f4 <Chip_Clock_GetClockInputHz>
1a0015b2:	3401      	adds	r4, #1
}
1a0015b4:	fbb0 f0f4 	udiv	r0, r0, r4
1a0015b8:	bd38      	pop	{r3, r4, r5, pc}
1a0015ba:	Address 0x1a0015ba is out of bounds.


1a0015bc <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a0015bc:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a0015be:	f100 0416 	add.w	r4, r0, #22
1a0015c2:	00a4      	lsls	r4, r4, #2
1a0015c4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a0015c8:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a0015cc:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a0015ce:	281b      	cmp	r0, #27
1a0015d0:	d813      	bhi.n	1a0015fa <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a0015d2:	2911      	cmp	r1, #17
1a0015d4:	d01a      	beq.n	1a00160c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a0015d6:	4d0e      	ldr	r5, [pc, #56]	; (1a001610 <Chip_Clock_SetBaseClock+0x54>)
1a0015d8:	4025      	ands	r5, r4

			if (autoblocken) {
1a0015da:	b10a      	cbz	r2, 1a0015e0 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a0015dc:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a0015e0:	b10b      	cbz	r3, 1a0015e6 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a0015e2:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a0015e6:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0015ea:	3016      	adds	r0, #22
1a0015ec:	0080      	lsls	r0, r0, #2
1a0015ee:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0015f2:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0015f6:	6045      	str	r5, [r0, #4]
1a0015f8:	e008      	b.n	1a00160c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0015fa:	f044 0401 	orr.w	r4, r4, #1
1a0015fe:	3016      	adds	r0, #22
1a001600:	0080      	lsls	r0, r0, #2
1a001602:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001606:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00160a:	6044      	str	r4, [r0, #4]
	}
}
1a00160c:	bc30      	pop	{r4, r5}
1a00160e:	4770      	bx	lr
1a001610:	e0fff7fe 	.word	0xe0fff7fe

1a001614 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a001614:	281b      	cmp	r0, #27
1a001616:	d80c      	bhi.n	1a001632 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a001618:	3016      	adds	r0, #22
1a00161a:	0080      	lsls	r0, r0, #2
1a00161c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001620:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001624:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a001626:	f010 0f01 	tst.w	r0, #1
1a00162a:	d104      	bne.n	1a001636 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00162c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001630:	4770      	bx	lr
		return CLKINPUT_PD;
1a001632:	2011      	movs	r0, #17
1a001634:	4770      	bx	lr
		return CLKINPUT_PD;
1a001636:	2011      	movs	r0, #17
}
1a001638:	4770      	bx	lr

1a00163a <Chip_Clock_GetBaseClocktHz>:
{
1a00163a:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a00163c:	f7ff ffea 	bl	1a001614 <Chip_Clock_GetBaseClock>
1a001640:	f7ff fed8 	bl	1a0013f4 <Chip_Clock_GetClockInputHz>
}
1a001644:	bd08      	pop	{r3, pc}
1a001646:	Address 0x1a001646 is out of bounds.


1a001648 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a001648:	b971      	cbnz	r1, 1a001668 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a00164a:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a00164c:	b10a      	cbz	r2, 1a001652 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a00164e:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a001652:	2b02      	cmp	r3, #2
1a001654:	d00a      	beq.n	1a00166c <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a001656:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00165a:	d30a      	bcc.n	1a001672 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a00165c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001660:	4b06      	ldr	r3, [pc, #24]	; (1a00167c <Chip_Clock_EnableOpts+0x34>)
1a001662:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a001666:	4770      	bx	lr
		reg |= (1 << 1);
1a001668:	2103      	movs	r1, #3
1a00166a:	e7ef      	b.n	1a00164c <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a00166c:	f041 0120 	orr.w	r1, r1, #32
1a001670:	e7f1      	b.n	1a001656 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a001672:	3020      	adds	r0, #32
1a001674:	4b02      	ldr	r3, [pc, #8]	; (1a001680 <Chip_Clock_EnableOpts+0x38>)
1a001676:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a00167a:	4770      	bx	lr
1a00167c:	40052000 	.word	0x40052000
1a001680:	40051000 	.word	0x40051000

1a001684 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a001684:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001688:	d309      	bcc.n	1a00169e <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a00168a:	4a09      	ldr	r2, [pc, #36]	; (1a0016b0 <Chip_Clock_Enable+0x2c>)
1a00168c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001690:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001694:	f043 0301 	orr.w	r3, r3, #1
1a001698:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00169c:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a00169e:	4a05      	ldr	r2, [pc, #20]	; (1a0016b4 <Chip_Clock_Enable+0x30>)
1a0016a0:	3020      	adds	r0, #32
1a0016a2:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0016a6:	f043 0301 	orr.w	r3, r3, #1
1a0016aa:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a0016ae:	4770      	bx	lr
1a0016b0:	40052000 	.word	0x40052000
1a0016b4:	40051000 	.word	0x40051000

1a0016b8 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a0016b8:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a0016ba:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0016be:	d309      	bcc.n	1a0016d4 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a0016c0:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a0016c4:	4a0d      	ldr	r2, [pc, #52]	; (1a0016fc <Chip_Clock_GetRate+0x44>)
1a0016c6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a0016ca:	f014 0f01 	tst.w	r4, #1
1a0016ce:	d107      	bne.n	1a0016e0 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a0016d0:	2000      	movs	r0, #0
	}

	return rate;
}
1a0016d2:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0016d4:	f100 0320 	add.w	r3, r0, #32
1a0016d8:	4a09      	ldr	r2, [pc, #36]	; (1a001700 <Chip_Clock_GetRate+0x48>)
1a0016da:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0016de:	e7f4      	b.n	1a0016ca <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0016e0:	f7ff fe20 	bl	1a001324 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0016e4:	f7ff ffa9 	bl	1a00163a <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0016e8:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0016ec:	d103      	bne.n	1a0016f6 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0016ee:	2301      	movs	r3, #1
		rate = rate / div;
1a0016f0:	fbb0 f0f3 	udiv	r0, r0, r3
1a0016f4:	e7ed      	b.n	1a0016d2 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a0016f6:	2302      	movs	r3, #2
1a0016f8:	e7fa      	b.n	1a0016f0 <Chip_Clock_GetRate+0x38>
1a0016fa:	bf00      	nop
1a0016fc:	40052000 	.word	0x40052000
1a001700:	40051000 	.word	0x40051000

1a001704 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001704:	4b09      	ldr	r3, [pc, #36]	; (1a00172c <Chip_UART_GetIndex+0x28>)
1a001706:	4298      	cmp	r0, r3
1a001708:	d009      	beq.n	1a00171e <Chip_UART_GetIndex+0x1a>
1a00170a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00170e:	4298      	cmp	r0, r3
1a001710:	d007      	beq.n	1a001722 <Chip_UART_GetIndex+0x1e>
1a001712:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001716:	4298      	cmp	r0, r3
1a001718:	d005      	beq.n	1a001726 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a00171a:	2000      	movs	r0, #0
1a00171c:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00171e:	2002      	movs	r0, #2
1a001720:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a001722:	2003      	movs	r0, #3
1a001724:	4770      	bx	lr
			return 1;
1a001726:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a001728:	4770      	bx	lr
1a00172a:	bf00      	nop
1a00172c:	400c1000 	.word	0x400c1000

1a001730 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001730:	b530      	push	{r4, r5, lr}
1a001732:	b083      	sub	sp, #12
1a001734:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a001736:	f7ff ffe5 	bl	1a001704 <Chip_UART_GetIndex>
1a00173a:	2301      	movs	r3, #1
1a00173c:	461a      	mov	r2, r3
1a00173e:	4619      	mov	r1, r3
1a001740:	4d0e      	ldr	r5, [pc, #56]	; (1a00177c <Chip_UART_Init+0x4c>)
1a001742:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a001746:	f7ff ff7f 	bl	1a001648 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a00174a:	2307      	movs	r3, #7
1a00174c:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00174e:	2300      	movs	r3, #0
1a001750:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a001752:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a001754:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a001756:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a001758:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a00175a:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a00175c:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00175e:	4b08      	ldr	r3, [pc, #32]	; (1a001780 <Chip_UART_Init+0x50>)
1a001760:	429c      	cmp	r4, r3
1a001762:	d006      	beq.n	1a001772 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a001764:	2303      	movs	r3, #3
1a001766:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a001768:	2310      	movs	r3, #16
1a00176a:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a00176c:	9b01      	ldr	r3, [sp, #4]
}
1a00176e:	b003      	add	sp, #12
1a001770:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a001772:	2300      	movs	r3, #0
1a001774:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a001776:	69a3      	ldr	r3, [r4, #24]
1a001778:	9301      	str	r3, [sp, #4]
1a00177a:	e7f3      	b.n	1a001764 <Chip_UART_Init+0x34>
1a00177c:	1a002198 	.word	0x1a002198
1a001780:	40082000 	.word	0x40082000

1a001784 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001788:	b083      	sub	sp, #12
1a00178a:	9001      	str	r0, [sp, #4]
1a00178c:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00178e:	f7ff ffb9 	bl	1a001704 <Chip_UART_GetIndex>
1a001792:	4b32      	ldr	r3, [pc, #200]	; (1a00185c <Chip_UART_SetBaudFDR+0xd8>)
1a001794:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001798:	f7ff ff8e 	bl	1a0016b8 <Chip_Clock_GetRate>
1a00179c:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a00179e:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0017a2:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0017a4:	f04f 0b00 	mov.w	fp, #0
1a0017a8:	46a2      	mov	sl, r4
1a0017aa:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a0017ac:	e02a      	b.n	1a001804 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0017ae:	4242      	negs	r2, r0
				div ++;
1a0017b0:	1c4b      	adds	r3, r1, #1
1a0017b2:	e017      	b.n	1a0017e4 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0017b4:	b30a      	cbz	r2, 1a0017fa <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0017b6:	4617      	mov	r7, r2
			sd = d;
1a0017b8:	46ab      	mov	fp, r5
			sm = m;
1a0017ba:	46a2      	mov	sl, r4
			sdiv = div;
1a0017bc:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0017be:	3501      	adds	r5, #1
1a0017c0:	42ac      	cmp	r4, r5
1a0017c2:	d91e      	bls.n	1a001802 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0017c4:	0933      	lsrs	r3, r6, #4
1a0017c6:	0730      	lsls	r0, r6, #28
1a0017c8:	fba4 0100 	umull	r0, r1, r4, r0
1a0017cc:	fb04 1103 	mla	r1, r4, r3, r1
1a0017d0:	1962      	adds	r2, r4, r5
1a0017d2:	fb08 f202 	mul.w	r2, r8, r2
1a0017d6:	2300      	movs	r3, #0
1a0017d8:	f000 fa78 	bl	1a001ccc <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0017dc:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0017de:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0017e0:	2800      	cmp	r0, #0
1a0017e2:	dbe4      	blt.n	1a0017ae <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0017e4:	4297      	cmp	r7, r2
1a0017e6:	d3ea      	bcc.n	1a0017be <Chip_UART_SetBaudFDR+0x3a>
1a0017e8:	2b00      	cmp	r3, #0
1a0017ea:	d0e8      	beq.n	1a0017be <Chip_UART_SetBaudFDR+0x3a>
1a0017ec:	0c19      	lsrs	r1, r3, #16
1a0017ee:	d1e6      	bne.n	1a0017be <Chip_UART_SetBaudFDR+0x3a>
1a0017f0:	2b02      	cmp	r3, #2
1a0017f2:	d8df      	bhi.n	1a0017b4 <Chip_UART_SetBaudFDR+0x30>
1a0017f4:	2d00      	cmp	r5, #0
1a0017f6:	d0dd      	beq.n	1a0017b4 <Chip_UART_SetBaudFDR+0x30>
1a0017f8:	e7e1      	b.n	1a0017be <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0017fa:	4617      	mov	r7, r2
			sd = d;
1a0017fc:	46ab      	mov	fp, r5
			sm = m;
1a0017fe:	46a2      	mov	sl, r4
			sdiv = div;
1a001800:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a001802:	3401      	adds	r4, #1
1a001804:	b11f      	cbz	r7, 1a00180e <Chip_UART_SetBaudFDR+0x8a>
1a001806:	2c0f      	cmp	r4, #15
1a001808:	d801      	bhi.n	1a00180e <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00180a:	2500      	movs	r5, #0
1a00180c:	e7d8      	b.n	1a0017c0 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00180e:	f1b9 0f00 	cmp.w	r9, #0
1a001812:	d01e      	beq.n	1a001852 <Chip_UART_SetBaudFDR+0xce>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001814:	9a01      	ldr	r2, [sp, #4]
1a001816:	4611      	mov	r1, r2
1a001818:	68d3      	ldr	r3, [r2, #12]
1a00181a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00181e:	60d3      	str	r3, [r2, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a001820:	fa5f f389 	uxtb.w	r3, r9
1a001824:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a001826:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a00182a:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00182c:	68d3      	ldr	r3, [r2, #12]
1a00182e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001832:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001834:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001838:	b2db      	uxtb	r3, r3
1a00183a:	f00b 020f 	and.w	r2, fp, #15
1a00183e:	4313      	orrs	r3, r2
1a001840:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001842:	0933      	lsrs	r3, r6, #4
1a001844:	fb0a f303 	mul.w	r3, sl, r3
1a001848:	44da      	add	sl, fp
1a00184a:	fb09 f90a 	mul.w	r9, r9, sl
1a00184e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001852:	4648      	mov	r0, r9
1a001854:	b003      	add	sp, #12
1a001856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00185a:	bf00      	nop
1a00185c:	1a002190 	.word	0x1a002190

1a001860 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a001860:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a001862:	4a0b      	ldr	r2, [pc, #44]	; (1a001890 <SystemInit+0x30>)
1a001864:	4b0b      	ldr	r3, [pc, #44]	; (1a001894 <SystemInit+0x34>)
1a001866:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a001868:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a00186c:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a00186e:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a001872:	2b20      	cmp	r3, #32
1a001874:	d004      	beq.n	1a001880 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a001876:	f7ff f9ef 	bl	1a000c58 <Board_SystemInit>
   Board_Init();
1a00187a:	f7ff faad 	bl	1a000dd8 <Board_Init>
}
1a00187e:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a001880:	4a04      	ldr	r2, [pc, #16]	; (1a001894 <SystemInit+0x34>)
1a001882:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a001886:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00188a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a00188e:	e7f2      	b.n	1a001876 <SystemInit+0x16>
1a001890:	1a000000 	.word	0x1a000000
1a001894:	e000ed00 	.word	0xe000ed00

1a001898 <sleepUntilNextInterrupt>:
 */
void sleepUntilNextInterrupt( void )
{

   /* Instert an assembly instruction wfi (wait for interrupt) */
   __asm volatile( "wfi" );
1a001898:	bf30      	wfi

}
1a00189a:	4770      	bx	lr

1a00189c <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a00189c:	4b04      	ldr	r3, [pc, #16]	; (1a0018b0 <cyclesCounterInit+0x14>)
1a00189e:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a0018a0:	4a04      	ldr	r2, [pc, #16]	; (1a0018b4 <cyclesCounterInit+0x18>)
1a0018a2:	6813      	ldr	r3, [r2, #0]
1a0018a4:	f043 0301 	orr.w	r3, r3, #1
1a0018a8:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a0018aa:	2001      	movs	r0, #1
1a0018ac:	4770      	bx	lr
1a0018ae:	bf00      	nop
1a0018b0:	10000078 	.word	0x10000078
1a0018b4:	e0001000 	.word	0xe0001000

1a0018b8 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0018b8:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0018ba:	4d0b      	ldr	r5, [pc, #44]	; (1a0018e8 <gpioObtainPinInit+0x30>)
1a0018bc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0018c0:	182c      	adds	r4, r5, r0
1a0018c2:	5628      	ldrsb	r0, [r5, r0]
1a0018c4:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0018c6:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0018ca:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0018cc:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0018d0:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0018d2:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a0018d6:	9b02      	ldr	r3, [sp, #8]
1a0018d8:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0018da:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a0018de:	9b03      	ldr	r3, [sp, #12]
1a0018e0:	701a      	strb	r2, [r3, #0]
}
1a0018e2:	bc30      	pop	{r4, r5}
1a0018e4:	4770      	bx	lr
1a0018e6:	bf00      	nop
1a0018e8:	1a0021a0 	.word	0x1a0021a0

1a0018ec <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a0018ec:	b570      	push	{r4, r5, r6, lr}
1a0018ee:	b084      	sub	sp, #16
1a0018f0:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0018f2:	2300      	movs	r3, #0
1a0018f4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0018f8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0018fc:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001900:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001904:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001908:	f10d 030b 	add.w	r3, sp, #11
1a00190c:	9301      	str	r3, [sp, #4]
1a00190e:	ab03      	add	r3, sp, #12
1a001910:	9300      	str	r3, [sp, #0]
1a001912:	f10d 030d 	add.w	r3, sp, #13
1a001916:	f10d 020e 	add.w	r2, sp, #14
1a00191a:	f10d 010f 	add.w	r1, sp, #15
1a00191e:	f7ff ffcb 	bl	1a0018b8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a001922:	2c05      	cmp	r4, #5
1a001924:	f200 80a5 	bhi.w	1a001a72 <gpioInit+0x186>
1a001928:	e8df f004 	tbb	[pc, r4]
1a00192c:	45278109 	.word	0x45278109
1a001930:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a001932:	4851      	ldr	r0, [pc, #324]	; (1a001a78 <gpioInit+0x18c>)
1a001934:	f7ff fb04 	bl	1a000f40 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a001938:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a00193a:	b004      	add	sp, #16
1a00193c:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a00193e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001942:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001946:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00194a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00194e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001952:	494a      	ldr	r1, [pc, #296]	; (1a001a7c <gpioInit+0x190>)
1a001954:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001958:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00195c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001960:	2001      	movs	r0, #1
1a001962:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a001966:	4c44      	ldr	r4, [pc, #272]	; (1a001a78 <gpioInit+0x18c>)
1a001968:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00196c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001970:	ea22 0201 	bic.w	r2, r2, r1
1a001974:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001978:	e7df      	b.n	1a00193a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a00197a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00197e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001982:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001986:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00198a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00198e:	493b      	ldr	r1, [pc, #236]	; (1a001a7c <gpioInit+0x190>)
1a001990:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001994:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001998:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00199c:	2001      	movs	r0, #1
1a00199e:	fa00 f102 	lsl.w	r1, r0, r2
1a0019a2:	4c35      	ldr	r4, [pc, #212]	; (1a001a78 <gpioInit+0x18c>)
1a0019a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0019a8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0019ac:	ea22 0201 	bic.w	r2, r2, r1
1a0019b0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0019b4:	e7c1      	b.n	1a00193a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a0019b6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0019ba:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0019be:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0019c2:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a0019c6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0019ca:	492c      	ldr	r1, [pc, #176]	; (1a001a7c <gpioInit+0x190>)
1a0019cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0019d0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0019d4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0019d8:	2001      	movs	r0, #1
1a0019da:	fa00 f102 	lsl.w	r1, r0, r2
1a0019de:	4c26      	ldr	r4, [pc, #152]	; (1a001a78 <gpioInit+0x18c>)
1a0019e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0019e4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0019e8:	ea22 0201 	bic.w	r2, r2, r1
1a0019ec:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0019f0:	e7a3      	b.n	1a00193a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a0019f2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0019f6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0019fa:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0019fe:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a001a02:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001a06:	491d      	ldr	r1, [pc, #116]	; (1a001a7c <gpioInit+0x190>)
1a001a08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001a0c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001a10:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001a14:	2001      	movs	r0, #1
1a001a16:	fa00 f102 	lsl.w	r1, r0, r2
1a001a1a:	4c17      	ldr	r4, [pc, #92]	; (1a001a78 <gpioInit+0x18c>)
1a001a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001a20:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001a24:	ea22 0201 	bic.w	r2, r2, r1
1a001a28:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001a2c:	e785      	b.n	1a00193a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a001a2e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001a32:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001a36:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001a3a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001a3e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001a42:	490e      	ldr	r1, [pc, #56]	; (1a001a7c <gpioInit+0x190>)
1a001a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a001a48:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a001a4c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001a50:	2001      	movs	r0, #1
1a001a52:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a001a56:	4b08      	ldr	r3, [pc, #32]	; (1a001a78 <gpioInit+0x18c>)
1a001a58:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a001a5c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a001a60:	4331      	orrs	r1, r6
1a001a62:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a001a66:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a001a68:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a001a6c:	2100      	movs	r1, #0
1a001a6e:	5499      	strb	r1, [r3, r2]
1a001a70:	e763      	b.n	1a00193a <gpioInit+0x4e>
      ret_val = 0;
1a001a72:	2000      	movs	r0, #0
1a001a74:	e761      	b.n	1a00193a <gpioInit+0x4e>
1a001a76:	bf00      	nop
1a001a78:	400f4000 	.word	0x400f4000
1a001a7c:	40086000 	.word	0x40086000

1a001a80 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a001a80:	b510      	push	{r4, lr}
1a001a82:	b084      	sub	sp, #16
1a001a84:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001a86:	2300      	movs	r3, #0
1a001a88:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001a8c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001a90:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001a94:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001a98:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001a9c:	f10d 030b 	add.w	r3, sp, #11
1a001aa0:	9301      	str	r3, [sp, #4]
1a001aa2:	ab03      	add	r3, sp, #12
1a001aa4:	9300      	str	r3, [sp, #0]
1a001aa6:	f10d 030d 	add.w	r3, sp, #13
1a001aaa:	f10d 020e 	add.w	r2, sp, #14
1a001aae:	f10d 010f 	add.w	r1, sp, #15
1a001ab2:	f7ff ff01 	bl	1a0018b8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a001ab6:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001aba:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a001abe:	3400      	adds	r4, #0
1a001ac0:	bf18      	it	ne
1a001ac2:	2401      	movne	r4, #1
1a001ac4:	015b      	lsls	r3, r3, #5
1a001ac6:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001aca:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001ace:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a001ad0:	2001      	movs	r0, #1
1a001ad2:	b004      	add	sp, #16
1a001ad4:	bd10      	pop	{r4, pc}

1a001ad6 <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a001ad6:	b500      	push	{lr}
1a001ad8:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a001ada:	2300      	movs	r3, #0
1a001adc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001ae0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001ae4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001ae8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001aec:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001af0:	f10d 030b 	add.w	r3, sp, #11
1a001af4:	9301      	str	r3, [sp, #4]
1a001af6:	ab03      	add	r3, sp, #12
1a001af8:	9300      	str	r3, [sp, #0]
1a001afa:	f10d 030d 	add.w	r3, sp, #13
1a001afe:	f10d 020e 	add.w	r2, sp, #14
1a001b02:	f10d 010f 	add.w	r1, sp, #15
1a001b06:	f7ff fed7 	bl	1a0018b8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a001b0a:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a001b0e:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a001b12:	015b      	lsls	r3, r3, #5
1a001b14:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001b18:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001b1c:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a001b1e:	3000      	adds	r0, #0
1a001b20:	bf18      	it	ne
1a001b22:	2001      	movne	r0, #1
1a001b24:	b005      	add	sp, #20
1a001b26:	f85d fb04 	ldr.w	pc, [sp], #4
1a001b2a:	Address 0x1a001b2a is out of bounds.


1a001b2c <tickCallbackSet>:
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickCallbackSet() in a program with freeRTOS has no effect\r\n" );
      return 0;
   #else
      bool_t retVal = TRUE;
      if( tickCallback != NULL ) {
1a001b2c:	b130      	cbz	r0, 1a001b3c <tickCallbackSet+0x10>
         tickHookFunction = tickCallback;
1a001b2e:	4a05      	ldr	r2, [pc, #20]	; (1a001b44 <tickCallbackSet+0x18>)
1a001b30:	6010      	str	r0, [r2, #0]
      bool_t retVal = TRUE;
1a001b32:	2001      	movs	r0, #1
      } else {
         retVal = FALSE;
      }
      if( tickCallbackParams != NULL ) {
1a001b34:	b121      	cbz	r1, 1a001b40 <tickCallbackSet+0x14>
         callBackFuncParams = tickCallbackParams;
1a001b36:	4b04      	ldr	r3, [pc, #16]	; (1a001b48 <tickCallbackSet+0x1c>)
1a001b38:	6019      	str	r1, [r3, #0]
1a001b3a:	4770      	bx	lr
         retVal = FALSE;
1a001b3c:	2000      	movs	r0, #0
1a001b3e:	e7f9      	b.n	1a001b34 <tickCallbackSet+0x8>
      } else {
         retVal &= FALSE;
1a001b40:	2000      	movs	r0, #0
      }
      return retVal;
   #endif
}
1a001b42:	4770      	bx	lr
1a001b44:	100000a8 	.word	0x100000a8
1a001b48:	1000009c 	.word	0x1000009c

1a001b4c <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a001b4c:	b118      	cbz	r0, 1a001b56 <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a001b4e:	4b04      	ldr	r3, [pc, #16]	; (1a001b60 <tickPowerSet+0x14>)
1a001b50:	2207      	movs	r2, #7
1a001b52:	601a      	str	r2, [r3, #0]
1a001b54:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a001b56:	4b02      	ldr	r3, [pc, #8]	; (1a001b60 <tickPowerSet+0x14>)
1a001b58:	2200      	movs	r2, #0
1a001b5a:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a001b5c:	4770      	bx	lr
1a001b5e:	bf00      	nop
1a001b60:	e000e010 	.word	0xe000e010

1a001b64 <tickInit>:
{
1a001b64:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a001b66:	ea50 0401 	orrs.w	r4, r0, r1
1a001b6a:	d02a      	beq.n	1a001bc2 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a001b6c:	f110 32ff 	adds.w	r2, r0, #4294967295
1a001b70:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001b74:	2b00      	cmp	r3, #0
1a001b76:	bf08      	it	eq
1a001b78:	2a32      	cmpeq	r2, #50	; 0x32
1a001b7a:	d227      	bcs.n	1a001bcc <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a001b7c:	4b14      	ldr	r3, [pc, #80]	; (1a001bd0 <tickInit+0x6c>)
1a001b7e:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a001b82:	4b14      	ldr	r3, [pc, #80]	; (1a001bd4 <tickInit+0x70>)
1a001b84:	681b      	ldr	r3, [r3, #0]
1a001b86:	fba3 4500 	umull	r4, r5, r3, r0
1a001b8a:	fb03 5501 	mla	r5, r3, r1, r5
1a001b8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a001b92:	2300      	movs	r3, #0
1a001b94:	4620      	mov	r0, r4
1a001b96:	4629      	mov	r1, r5
1a001b98:	f000 f898 	bl	1a001ccc <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a001b9c:	3801      	subs	r0, #1
1a001b9e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001ba2:	d209      	bcs.n	1a001bb8 <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a001ba4:	4b0c      	ldr	r3, [pc, #48]	; (1a001bd8 <tickInit+0x74>)
1a001ba6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001ba8:	4a0c      	ldr	r2, [pc, #48]	; (1a001bdc <tickInit+0x78>)
1a001baa:	21e0      	movs	r1, #224	; 0xe0
1a001bac:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a001bb0:	2200      	movs	r2, #0
1a001bb2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001bb4:	2207      	movs	r2, #7
1a001bb6:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a001bb8:	2001      	movs	r0, #1
1a001bba:	f7ff ffc7 	bl	1a001b4c <tickPowerSet>
      bool_t ret_val = 1;
1a001bbe:	2001      	movs	r0, #1
}
1a001bc0:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a001bc2:	2000      	movs	r0, #0
1a001bc4:	f7ff ffc2 	bl	1a001b4c <tickPowerSet>
         ret_val = 0;
1a001bc8:	2000      	movs	r0, #0
1a001bca:	e7f9      	b.n	1a001bc0 <tickInit+0x5c>
            ret_val = 0;
1a001bcc:	2000      	movs	r0, #0
1a001bce:	e7f7      	b.n	1a001bc0 <tickInit+0x5c>
1a001bd0:	10000080 	.word	0x10000080
1a001bd4:	100009a0 	.word	0x100009a0
1a001bd8:	e000e010 	.word	0xe000e010
1a001bdc:	e000ed00 	.word	0xe000ed00

1a001be0 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a001be0:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a001be2:	4a07      	ldr	r2, [pc, #28]	; (1a001c00 <SysTick_Handler+0x20>)
1a001be4:	6813      	ldr	r3, [r2, #0]
1a001be6:	6851      	ldr	r1, [r2, #4]
1a001be8:	3301      	adds	r3, #1
1a001bea:	f141 0100 	adc.w	r1, r1, #0
1a001bee:	6013      	str	r3, [r2, #0]
1a001bf0:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a001bf2:	4b04      	ldr	r3, [pc, #16]	; (1a001c04 <SysTick_Handler+0x24>)
1a001bf4:	681b      	ldr	r3, [r3, #0]
1a001bf6:	b113      	cbz	r3, 1a001bfe <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a001bf8:	4a03      	ldr	r2, [pc, #12]	; (1a001c08 <SysTick_Handler+0x28>)
1a001bfa:	6810      	ldr	r0, [r2, #0]
1a001bfc:	4798      	blx	r3
   }
}
1a001bfe:	bd08      	pop	{r3, pc}
1a001c00:	100000a0 	.word	0x100000a0
1a001c04:	100000a8 	.word	0x100000a8
1a001c08:	1000009c 	.word	0x1000009c

1a001c0c <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a001c0c:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a001c0e:	4b04      	ldr	r3, [pc, #16]	; (1a001c20 <USB0_IRQHandler+0x14>)
1a001c10:	681b      	ldr	r3, [r3, #0]
1a001c12:	681b      	ldr	r3, [r3, #0]
1a001c14:	68db      	ldr	r3, [r3, #12]
1a001c16:	4a03      	ldr	r2, [pc, #12]	; (1a001c24 <USB0_IRQHandler+0x18>)
1a001c18:	6810      	ldr	r0, [r2, #0]
1a001c1a:	4798      	blx	r3
}
1a001c1c:	bd08      	pop	{r3, pc}
1a001c1e:	bf00      	nop
1a001c20:	100009a4 	.word	0x100009a4
1a001c24:	100000ac 	.word	0x100000ac

1a001c28 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a001c28:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a001c2a:	f7ff fa9b 	bl	1a001164 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a001c2e:	4b26      	ldr	r3, [pc, #152]	; (1a001cc8 <boardInit+0xa0>)
1a001c30:	6818      	ldr	r0, [r3, #0]
1a001c32:	f7ff fe33 	bl	1a00189c <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a001c36:	2001      	movs	r0, #1
1a001c38:	2100      	movs	r1, #0
1a001c3a:	f7ff ff93 	bl	1a001b64 <tickInit>

   // Configure GPIO pins for each board
   #if BOARD==ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a001c3e:	2105      	movs	r1, #5
1a001c40:	2000      	movs	r0, #0
1a001c42:	f7ff fe53 	bl	1a0018ec <gpioInit>

      // Configuracion de pines de entrada de la CIAA-NXP
      gpioInit( DI0, GPIO_INPUT );
1a001c46:	2100      	movs	r1, #0
1a001c48:	4608      	mov	r0, r1
1a001c4a:	f7ff fe4f 	bl	1a0018ec <gpioInit>
      gpioInit( DI1, GPIO_INPUT );
1a001c4e:	2100      	movs	r1, #0
1a001c50:	2001      	movs	r0, #1
1a001c52:	f7ff fe4b 	bl	1a0018ec <gpioInit>
      gpioInit( DI2, GPIO_INPUT );
1a001c56:	2100      	movs	r1, #0
1a001c58:	2002      	movs	r0, #2
1a001c5a:	f7ff fe47 	bl	1a0018ec <gpioInit>
      gpioInit( DI3, GPIO_INPUT );
1a001c5e:	2100      	movs	r1, #0
1a001c60:	2003      	movs	r0, #3
1a001c62:	f7ff fe43 	bl	1a0018ec <gpioInit>
      gpioInit( DI4, GPIO_INPUT );
1a001c66:	2100      	movs	r1, #0
1a001c68:	2004      	movs	r0, #4
1a001c6a:	f7ff fe3f 	bl	1a0018ec <gpioInit>
      gpioInit( DI5, GPIO_INPUT );
1a001c6e:	2100      	movs	r1, #0
1a001c70:	2005      	movs	r0, #5
1a001c72:	f7ff fe3b 	bl	1a0018ec <gpioInit>
      gpioInit( DI6, GPIO_INPUT );
1a001c76:	2100      	movs	r1, #0
1a001c78:	2006      	movs	r0, #6
1a001c7a:	f7ff fe37 	bl	1a0018ec <gpioInit>
      gpioInit( DI7, GPIO_INPUT );
1a001c7e:	2100      	movs	r1, #0
1a001c80:	2007      	movs	r0, #7
1a001c82:	f7ff fe33 	bl	1a0018ec <gpioInit>

      // Configuracion de pines de salida de la CIAA-NXP
      gpioInit( DO0, GPIO_OUTPUT );
1a001c86:	2101      	movs	r1, #1
1a001c88:	2008      	movs	r0, #8
1a001c8a:	f7ff fe2f 	bl	1a0018ec <gpioInit>
      gpioInit( DO1, GPIO_OUTPUT );
1a001c8e:	2101      	movs	r1, #1
1a001c90:	2009      	movs	r0, #9
1a001c92:	f7ff fe2b 	bl	1a0018ec <gpioInit>
      gpioInit( DO2, GPIO_OUTPUT );
1a001c96:	2101      	movs	r1, #1
1a001c98:	200a      	movs	r0, #10
1a001c9a:	f7ff fe27 	bl	1a0018ec <gpioInit>
      gpioInit( DO3, GPIO_OUTPUT );
1a001c9e:	2101      	movs	r1, #1
1a001ca0:	200b      	movs	r0, #11
1a001ca2:	f7ff fe23 	bl	1a0018ec <gpioInit>
      gpioInit( DO4, GPIO_OUTPUT );
1a001ca6:	2101      	movs	r1, #1
1a001ca8:	200c      	movs	r0, #12
1a001caa:	f7ff fe1f 	bl	1a0018ec <gpioInit>
      gpioInit( DO5, GPIO_OUTPUT );
1a001cae:	2101      	movs	r1, #1
1a001cb0:	200d      	movs	r0, #13
1a001cb2:	f7ff fe1b 	bl	1a0018ec <gpioInit>
      gpioInit( DO6, GPIO_OUTPUT );
1a001cb6:	2101      	movs	r1, #1
1a001cb8:	200e      	movs	r0, #14
1a001cba:	f7ff fe17 	bl	1a0018ec <gpioInit>
      gpioInit( DO7, GPIO_OUTPUT );
1a001cbe:	2101      	movs	r1, #1
1a001cc0:	200f      	movs	r0, #15
1a001cc2:	f7ff fe13 	bl	1a0018ec <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a001cc6:	bd08      	pop	{r3, pc}
1a001cc8:	100009a0 	.word	0x100009a0

1a001ccc <__aeabi_uldivmod>:
1a001ccc:	b953      	cbnz	r3, 1a001ce4 <__aeabi_uldivmod+0x18>
1a001cce:	b94a      	cbnz	r2, 1a001ce4 <__aeabi_uldivmod+0x18>
1a001cd0:	2900      	cmp	r1, #0
1a001cd2:	bf08      	it	eq
1a001cd4:	2800      	cmpeq	r0, #0
1a001cd6:	bf1c      	itt	ne
1a001cd8:	f04f 31ff 	movne.w	r1, #4294967295
1a001cdc:	f04f 30ff 	movne.w	r0, #4294967295
1a001ce0:	f000 b974 	b.w	1a001fcc <__aeabi_idiv0>
1a001ce4:	f1ad 0c08 	sub.w	ip, sp, #8
1a001ce8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001cec:	f000 f806 	bl	1a001cfc <__udivmoddi4>
1a001cf0:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001cf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001cf8:	b004      	add	sp, #16
1a001cfa:	4770      	bx	lr

1a001cfc <__udivmoddi4>:
1a001cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001d00:	9e08      	ldr	r6, [sp, #32]
1a001d02:	4604      	mov	r4, r0
1a001d04:	4688      	mov	r8, r1
1a001d06:	2b00      	cmp	r3, #0
1a001d08:	f040 8085 	bne.w	1a001e16 <__udivmoddi4+0x11a>
1a001d0c:	428a      	cmp	r2, r1
1a001d0e:	4615      	mov	r5, r2
1a001d10:	d948      	bls.n	1a001da4 <__udivmoddi4+0xa8>
1a001d12:	fab2 f282 	clz	r2, r2
1a001d16:	b14a      	cbz	r2, 1a001d2c <__udivmoddi4+0x30>
1a001d18:	f1c2 0720 	rsb	r7, r2, #32
1a001d1c:	fa01 f302 	lsl.w	r3, r1, r2
1a001d20:	fa20 f707 	lsr.w	r7, r0, r7
1a001d24:	4095      	lsls	r5, r2
1a001d26:	ea47 0803 	orr.w	r8, r7, r3
1a001d2a:	4094      	lsls	r4, r2
1a001d2c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001d30:	0c23      	lsrs	r3, r4, #16
1a001d32:	fbb8 f7fe 	udiv	r7, r8, lr
1a001d36:	fa1f fc85 	uxth.w	ip, r5
1a001d3a:	fb0e 8817 	mls	r8, lr, r7, r8
1a001d3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001d42:	fb07 f10c 	mul.w	r1, r7, ip
1a001d46:	4299      	cmp	r1, r3
1a001d48:	d909      	bls.n	1a001d5e <__udivmoddi4+0x62>
1a001d4a:	18eb      	adds	r3, r5, r3
1a001d4c:	f107 30ff 	add.w	r0, r7, #4294967295
1a001d50:	f080 80e3 	bcs.w	1a001f1a <__udivmoddi4+0x21e>
1a001d54:	4299      	cmp	r1, r3
1a001d56:	f240 80e0 	bls.w	1a001f1a <__udivmoddi4+0x21e>
1a001d5a:	3f02      	subs	r7, #2
1a001d5c:	442b      	add	r3, r5
1a001d5e:	1a5b      	subs	r3, r3, r1
1a001d60:	b2a4      	uxth	r4, r4
1a001d62:	fbb3 f0fe 	udiv	r0, r3, lr
1a001d66:	fb0e 3310 	mls	r3, lr, r0, r3
1a001d6a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001d6e:	fb00 fc0c 	mul.w	ip, r0, ip
1a001d72:	45a4      	cmp	ip, r4
1a001d74:	d909      	bls.n	1a001d8a <__udivmoddi4+0x8e>
1a001d76:	192c      	adds	r4, r5, r4
1a001d78:	f100 33ff 	add.w	r3, r0, #4294967295
1a001d7c:	f080 80cb 	bcs.w	1a001f16 <__udivmoddi4+0x21a>
1a001d80:	45a4      	cmp	ip, r4
1a001d82:	f240 80c8 	bls.w	1a001f16 <__udivmoddi4+0x21a>
1a001d86:	3802      	subs	r0, #2
1a001d88:	442c      	add	r4, r5
1a001d8a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001d8e:	eba4 040c 	sub.w	r4, r4, ip
1a001d92:	2700      	movs	r7, #0
1a001d94:	b11e      	cbz	r6, 1a001d9e <__udivmoddi4+0xa2>
1a001d96:	40d4      	lsrs	r4, r2
1a001d98:	2300      	movs	r3, #0
1a001d9a:	e9c6 4300 	strd	r4, r3, [r6]
1a001d9e:	4639      	mov	r1, r7
1a001da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001da4:	2a00      	cmp	r2, #0
1a001da6:	d053      	beq.n	1a001e50 <__udivmoddi4+0x154>
1a001da8:	fab2 f282 	clz	r2, r2
1a001dac:	2a00      	cmp	r2, #0
1a001dae:	f040 80b6 	bne.w	1a001f1e <__udivmoddi4+0x222>
1a001db2:	1b49      	subs	r1, r1, r5
1a001db4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001db8:	fa1f f885 	uxth.w	r8, r5
1a001dbc:	2701      	movs	r7, #1
1a001dbe:	fbb1 fcfe 	udiv	ip, r1, lr
1a001dc2:	0c23      	lsrs	r3, r4, #16
1a001dc4:	fb0e 111c 	mls	r1, lr, ip, r1
1a001dc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001dcc:	fb08 f10c 	mul.w	r1, r8, ip
1a001dd0:	4299      	cmp	r1, r3
1a001dd2:	d907      	bls.n	1a001de4 <__udivmoddi4+0xe8>
1a001dd4:	18eb      	adds	r3, r5, r3
1a001dd6:	f10c 30ff 	add.w	r0, ip, #4294967295
1a001dda:	d202      	bcs.n	1a001de2 <__udivmoddi4+0xe6>
1a001ddc:	4299      	cmp	r1, r3
1a001dde:	f200 80ec 	bhi.w	1a001fba <__udivmoddi4+0x2be>
1a001de2:	4684      	mov	ip, r0
1a001de4:	1a59      	subs	r1, r3, r1
1a001de6:	b2a3      	uxth	r3, r4
1a001de8:	fbb1 f0fe 	udiv	r0, r1, lr
1a001dec:	fb0e 1410 	mls	r4, lr, r0, r1
1a001df0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001df4:	fb08 f800 	mul.w	r8, r8, r0
1a001df8:	45a0      	cmp	r8, r4
1a001dfa:	d907      	bls.n	1a001e0c <__udivmoddi4+0x110>
1a001dfc:	192c      	adds	r4, r5, r4
1a001dfe:	f100 33ff 	add.w	r3, r0, #4294967295
1a001e02:	d202      	bcs.n	1a001e0a <__udivmoddi4+0x10e>
1a001e04:	45a0      	cmp	r8, r4
1a001e06:	f200 80dc 	bhi.w	1a001fc2 <__udivmoddi4+0x2c6>
1a001e0a:	4618      	mov	r0, r3
1a001e0c:	eba4 0408 	sub.w	r4, r4, r8
1a001e10:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001e14:	e7be      	b.n	1a001d94 <__udivmoddi4+0x98>
1a001e16:	428b      	cmp	r3, r1
1a001e18:	d908      	bls.n	1a001e2c <__udivmoddi4+0x130>
1a001e1a:	2e00      	cmp	r6, #0
1a001e1c:	d078      	beq.n	1a001f10 <__udivmoddi4+0x214>
1a001e1e:	2700      	movs	r7, #0
1a001e20:	e9c6 0100 	strd	r0, r1, [r6]
1a001e24:	4638      	mov	r0, r7
1a001e26:	4639      	mov	r1, r7
1a001e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001e2c:	fab3 f783 	clz	r7, r3
1a001e30:	b97f      	cbnz	r7, 1a001e52 <__udivmoddi4+0x156>
1a001e32:	428b      	cmp	r3, r1
1a001e34:	d302      	bcc.n	1a001e3c <__udivmoddi4+0x140>
1a001e36:	4282      	cmp	r2, r0
1a001e38:	f200 80bd 	bhi.w	1a001fb6 <__udivmoddi4+0x2ba>
1a001e3c:	1a84      	subs	r4, r0, r2
1a001e3e:	eb61 0303 	sbc.w	r3, r1, r3
1a001e42:	2001      	movs	r0, #1
1a001e44:	4698      	mov	r8, r3
1a001e46:	2e00      	cmp	r6, #0
1a001e48:	d0a9      	beq.n	1a001d9e <__udivmoddi4+0xa2>
1a001e4a:	e9c6 4800 	strd	r4, r8, [r6]
1a001e4e:	e7a6      	b.n	1a001d9e <__udivmoddi4+0xa2>
1a001e50:	deff      	udf	#255	; 0xff
1a001e52:	f1c7 0520 	rsb	r5, r7, #32
1a001e56:	40bb      	lsls	r3, r7
1a001e58:	fa22 fc05 	lsr.w	ip, r2, r5
1a001e5c:	ea4c 0c03 	orr.w	ip, ip, r3
1a001e60:	fa01 f407 	lsl.w	r4, r1, r7
1a001e64:	fa20 f805 	lsr.w	r8, r0, r5
1a001e68:	fa21 f305 	lsr.w	r3, r1, r5
1a001e6c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a001e70:	ea48 0404 	orr.w	r4, r8, r4
1a001e74:	fbb3 f9fe 	udiv	r9, r3, lr
1a001e78:	0c21      	lsrs	r1, r4, #16
1a001e7a:	fb0e 3319 	mls	r3, lr, r9, r3
1a001e7e:	fa1f f88c 	uxth.w	r8, ip
1a001e82:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a001e86:	fb09 fa08 	mul.w	sl, r9, r8
1a001e8a:	459a      	cmp	sl, r3
1a001e8c:	fa02 f207 	lsl.w	r2, r2, r7
1a001e90:	fa00 f107 	lsl.w	r1, r0, r7
1a001e94:	d90b      	bls.n	1a001eae <__udivmoddi4+0x1b2>
1a001e96:	eb1c 0303 	adds.w	r3, ip, r3
1a001e9a:	f109 30ff 	add.w	r0, r9, #4294967295
1a001e9e:	f080 8088 	bcs.w	1a001fb2 <__udivmoddi4+0x2b6>
1a001ea2:	459a      	cmp	sl, r3
1a001ea4:	f240 8085 	bls.w	1a001fb2 <__udivmoddi4+0x2b6>
1a001ea8:	f1a9 0902 	sub.w	r9, r9, #2
1a001eac:	4463      	add	r3, ip
1a001eae:	eba3 030a 	sub.w	r3, r3, sl
1a001eb2:	b2a4      	uxth	r4, r4
1a001eb4:	fbb3 f0fe 	udiv	r0, r3, lr
1a001eb8:	fb0e 3310 	mls	r3, lr, r0, r3
1a001ebc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001ec0:	fb00 f808 	mul.w	r8, r0, r8
1a001ec4:	45a0      	cmp	r8, r4
1a001ec6:	d908      	bls.n	1a001eda <__udivmoddi4+0x1de>
1a001ec8:	eb1c 0404 	adds.w	r4, ip, r4
1a001ecc:	f100 33ff 	add.w	r3, r0, #4294967295
1a001ed0:	d26b      	bcs.n	1a001faa <__udivmoddi4+0x2ae>
1a001ed2:	45a0      	cmp	r8, r4
1a001ed4:	d969      	bls.n	1a001faa <__udivmoddi4+0x2ae>
1a001ed6:	3802      	subs	r0, #2
1a001ed8:	4464      	add	r4, ip
1a001eda:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001ede:	eba4 0408 	sub.w	r4, r4, r8
1a001ee2:	fba0 8902 	umull	r8, r9, r0, r2
1a001ee6:	454c      	cmp	r4, r9
1a001ee8:	46c6      	mov	lr, r8
1a001eea:	464b      	mov	r3, r9
1a001eec:	d354      	bcc.n	1a001f98 <__udivmoddi4+0x29c>
1a001eee:	d051      	beq.n	1a001f94 <__udivmoddi4+0x298>
1a001ef0:	2e00      	cmp	r6, #0
1a001ef2:	d069      	beq.n	1a001fc8 <__udivmoddi4+0x2cc>
1a001ef4:	ebb1 020e 	subs.w	r2, r1, lr
1a001ef8:	eb64 0403 	sbc.w	r4, r4, r3
1a001efc:	fa04 f505 	lsl.w	r5, r4, r5
1a001f00:	fa22 f307 	lsr.w	r3, r2, r7
1a001f04:	40fc      	lsrs	r4, r7
1a001f06:	431d      	orrs	r5, r3
1a001f08:	e9c6 5400 	strd	r5, r4, [r6]
1a001f0c:	2700      	movs	r7, #0
1a001f0e:	e746      	b.n	1a001d9e <__udivmoddi4+0xa2>
1a001f10:	4637      	mov	r7, r6
1a001f12:	4630      	mov	r0, r6
1a001f14:	e743      	b.n	1a001d9e <__udivmoddi4+0xa2>
1a001f16:	4618      	mov	r0, r3
1a001f18:	e737      	b.n	1a001d8a <__udivmoddi4+0x8e>
1a001f1a:	4607      	mov	r7, r0
1a001f1c:	e71f      	b.n	1a001d5e <__udivmoddi4+0x62>
1a001f1e:	f1c2 0320 	rsb	r3, r2, #32
1a001f22:	fa20 f703 	lsr.w	r7, r0, r3
1a001f26:	4095      	lsls	r5, r2
1a001f28:	fa01 f002 	lsl.w	r0, r1, r2
1a001f2c:	fa21 f303 	lsr.w	r3, r1, r3
1a001f30:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001f34:	4338      	orrs	r0, r7
1a001f36:	0c01      	lsrs	r1, r0, #16
1a001f38:	fbb3 f7fe 	udiv	r7, r3, lr
1a001f3c:	fa1f f885 	uxth.w	r8, r5
1a001f40:	fb0e 3317 	mls	r3, lr, r7, r3
1a001f44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001f48:	fb07 f308 	mul.w	r3, r7, r8
1a001f4c:	428b      	cmp	r3, r1
1a001f4e:	fa04 f402 	lsl.w	r4, r4, r2
1a001f52:	d907      	bls.n	1a001f64 <__udivmoddi4+0x268>
1a001f54:	1869      	adds	r1, r5, r1
1a001f56:	f107 3cff 	add.w	ip, r7, #4294967295
1a001f5a:	d228      	bcs.n	1a001fae <__udivmoddi4+0x2b2>
1a001f5c:	428b      	cmp	r3, r1
1a001f5e:	d926      	bls.n	1a001fae <__udivmoddi4+0x2b2>
1a001f60:	3f02      	subs	r7, #2
1a001f62:	4429      	add	r1, r5
1a001f64:	1acb      	subs	r3, r1, r3
1a001f66:	b281      	uxth	r1, r0
1a001f68:	fbb3 f0fe 	udiv	r0, r3, lr
1a001f6c:	fb0e 3310 	mls	r3, lr, r0, r3
1a001f70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001f74:	fb00 f308 	mul.w	r3, r0, r8
1a001f78:	428b      	cmp	r3, r1
1a001f7a:	d907      	bls.n	1a001f8c <__udivmoddi4+0x290>
1a001f7c:	1869      	adds	r1, r5, r1
1a001f7e:	f100 3cff 	add.w	ip, r0, #4294967295
1a001f82:	d210      	bcs.n	1a001fa6 <__udivmoddi4+0x2aa>
1a001f84:	428b      	cmp	r3, r1
1a001f86:	d90e      	bls.n	1a001fa6 <__udivmoddi4+0x2aa>
1a001f88:	3802      	subs	r0, #2
1a001f8a:	4429      	add	r1, r5
1a001f8c:	1ac9      	subs	r1, r1, r3
1a001f8e:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001f92:	e714      	b.n	1a001dbe <__udivmoddi4+0xc2>
1a001f94:	4541      	cmp	r1, r8
1a001f96:	d2ab      	bcs.n	1a001ef0 <__udivmoddi4+0x1f4>
1a001f98:	ebb8 0e02 	subs.w	lr, r8, r2
1a001f9c:	eb69 020c 	sbc.w	r2, r9, ip
1a001fa0:	3801      	subs	r0, #1
1a001fa2:	4613      	mov	r3, r2
1a001fa4:	e7a4      	b.n	1a001ef0 <__udivmoddi4+0x1f4>
1a001fa6:	4660      	mov	r0, ip
1a001fa8:	e7f0      	b.n	1a001f8c <__udivmoddi4+0x290>
1a001faa:	4618      	mov	r0, r3
1a001fac:	e795      	b.n	1a001eda <__udivmoddi4+0x1de>
1a001fae:	4667      	mov	r7, ip
1a001fb0:	e7d8      	b.n	1a001f64 <__udivmoddi4+0x268>
1a001fb2:	4681      	mov	r9, r0
1a001fb4:	e77b      	b.n	1a001eae <__udivmoddi4+0x1b2>
1a001fb6:	4638      	mov	r0, r7
1a001fb8:	e745      	b.n	1a001e46 <__udivmoddi4+0x14a>
1a001fba:	f1ac 0c02 	sub.w	ip, ip, #2
1a001fbe:	442b      	add	r3, r5
1a001fc0:	e710      	b.n	1a001de4 <__udivmoddi4+0xe8>
1a001fc2:	3802      	subs	r0, #2
1a001fc4:	442c      	add	r4, r5
1a001fc6:	e721      	b.n	1a001e0c <__udivmoddi4+0x110>
1a001fc8:	4637      	mov	r7, r6
1a001fca:	e6e8      	b.n	1a001d9e <__udivmoddi4+0xa2>

1a001fcc <__aeabi_idiv0>:
1a001fcc:	4770      	bx	lr
1a001fce:	bf00      	nop

1a001fd0 <__libc_init_array>:
1a001fd0:	b570      	push	{r4, r5, r6, lr}
1a001fd2:	4d0d      	ldr	r5, [pc, #52]	; (1a002008 <__libc_init_array+0x38>)
1a001fd4:	4c0d      	ldr	r4, [pc, #52]	; (1a00200c <__libc_init_array+0x3c>)
1a001fd6:	1b64      	subs	r4, r4, r5
1a001fd8:	10a4      	asrs	r4, r4, #2
1a001fda:	2600      	movs	r6, #0
1a001fdc:	42a6      	cmp	r6, r4
1a001fde:	d109      	bne.n	1a001ff4 <__libc_init_array+0x24>
1a001fe0:	4d0b      	ldr	r5, [pc, #44]	; (1a002010 <__libc_init_array+0x40>)
1a001fe2:	4c0c      	ldr	r4, [pc, #48]	; (1a002014 <__libc_init_array+0x44>)
1a001fe4:	f7fe fa8b 	bl	1a0004fe <_init>
1a001fe8:	1b64      	subs	r4, r4, r5
1a001fea:	10a4      	asrs	r4, r4, #2
1a001fec:	2600      	movs	r6, #0
1a001fee:	42a6      	cmp	r6, r4
1a001ff0:	d105      	bne.n	1a001ffe <__libc_init_array+0x2e>
1a001ff2:	bd70      	pop	{r4, r5, r6, pc}
1a001ff4:	f855 3b04 	ldr.w	r3, [r5], #4
1a001ff8:	4798      	blx	r3
1a001ffa:	3601      	adds	r6, #1
1a001ffc:	e7ee      	b.n	1a001fdc <__libc_init_array+0xc>
1a001ffe:	f855 3b04 	ldr.w	r3, [r5], #4
1a002002:	4798      	blx	r3
1a002004:	3601      	adds	r6, #1
1a002006:	e7f2      	b.n	1a001fee <__libc_init_array+0x1e>
1a002008:	1a002220 	.word	0x1a002220
1a00200c:	1a002220 	.word	0x1a002220
1a002010:	1a002220 	.word	0x1a002220
1a002014:	1a002224 	.word	0x1a002224

1a002018 <memset>:
1a002018:	4402      	add	r2, r0
1a00201a:	4603      	mov	r3, r0
1a00201c:	4293      	cmp	r3, r2
1a00201e:	d100      	bne.n	1a002022 <memset+0xa>
1a002020:	4770      	bx	lr
1a002022:	f803 1b01 	strb.w	r1, [r3], #1
1a002026:	e7f9      	b.n	1a00201c <memset+0x4>

1a002028 <InitClkStates>:
1a002028:	0f01 0101                                   ....

1a00202c <pinmuxing>:
1a00202c:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a00203c:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a00204c:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a00205c:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a00206c:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a00207c:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a00208c:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a00209c:	0206 0057                                   ..W.

1a0020a0 <ExtRateIn>:
1a0020a0:	0000 0000                                   ....

1a0020a4 <GpioButtons>:
1a0020a4:	0400 0800 0900 0901                         ........

1a0020ac <GpioLeds>:
1a0020ac:	0005 0105 0205 0e00 0b01 0c01               ............

1a0020b8 <GpioPorts>:
1a0020b8:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a0020c8:	0802 ffff                                   ....

1a0020cc <OscRateIn>:
1a0020cc:	1b00 00b7                                   ....

1a0020d0 <InitClkStates>:
1a0020d0:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a0020e0:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a0020f0:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a002100:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a002110:	111a 0001 111b 0001 0201 0804 0f03 0f0f     ................
1a002120:	00ff 0000                                   ....

1a002124 <periph_to_base>:
1a002124:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a002134:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a002144:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a002154:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a002164:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a002174:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a002184:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a002190 <UART_BClock>:
1a002190:	01c2 01a2 0182 0162                         ......b.

1a002198 <UART_PClock>:
1a002198:	0081 0082 00a1 00a2                         ........

1a0021a0 <gpioPinsInit>:
1a0021a0:	0004 0200 0400 0001 0102 0204 0200 0402     ................
1a0021b0:	0003 0302 0307 0300 070b 0004 0c03 0507     ................
1a0021c0:	0300 070d 0006 0e03 0102 0504 0401 0006     ................
1a0021d0:	0602 0504 0200 0405 0004 0402 0804 0504     ................
1a0021e0:	040c 0409 0d05 0a04 0504 010e 0005 0801     ................
1a0021f0:	0106 0300 0200 0405 0505 0007 0300 0608     ................
1a002200:	0407 0f05 0306 0300 0602 0006 0500 0301     ................
1a002210:	0000 010a 0004 0b00 0706 0504 ff0f ffff     ................
