#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Nov 18 13:01:04 2017
# Process ID: 16652
# Current directory: Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.runs/synth_1/top.vds
# Journal file: Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 294.316 ; gain = 72.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/new/top.vhd:44]
INFO: [Synth 8-3491] module 'ssd_muxer' declared at 'Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:35' bound to instance 'SSD_MUX' of component 'ssd_muxer' [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/new/top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ssd_muxer' [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ssd_muxer' (1#1) [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:55]
INFO: [Synth 8-3491] module 'encoder' declared at 'Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:13' bound to instance 'REGE1' of component 'encoder' [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/new/top.vhd:127]
INFO: [Synth 8-638] synthesizing module 'encoder' [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:26]
INFO: [Synth 8-226] default block is never used [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'encoder' (2#1) [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:26]
INFO: [Synth 8-3491] module 'encoder' declared at 'Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:13' bound to instance 'REGE2' of component 'encoder' [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/new/top.vhd:138]
INFO: [Synth 8-3491] module 'encoder' declared at 'Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:13' bound to instance 'REGE3' of component 'encoder' [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/new/top.vhd:149]
INFO: [Synth 8-3491] module 'encoder' declared at 'Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd:13' bound to instance 'REGE4' of component 'encoder' [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/new/top.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/new/top.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 334.395 ; gain = 112.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 334.395 ; gain = 112.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/constrs_1/imports/Project 2/Basys3_Master.xdc]
Finished Parsing XDC File [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/constrs_1/imports/Project 2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/constrs_1/imports/Project 2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 628.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ssd3_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd2_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd1_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd0_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:132]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ssd_muxer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element SSD_MUX/counter_reg was removed.  [Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd:132]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |    28|
|7     |MUXF7  |    14|
|8     |MUXF8  |     7|
|9     |FDRE   |    18|
|10    |IBUF   |    17|
|11    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+----------+----------+------+
|      |Instance  |Module    |Cells |
+------+----------+----------+------+
|1     |top       |          |   139|
|2     |  SSD_MUX |ssd_muxer |    65|
+------+----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 628.973 ; gain = 112.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 628.973 ; gain = 407.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 628.973 ; gain = 409.344
INFO: [Common 17-1381] The checkpoint 'Z:/Users/Nayra/Documents/ECGR2181/Project_2/computer_assignment_3/computer_assignment_3.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 628.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 13:01:25 2017...
