# # File gsaved with Nlview version 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35
# 
preplace inst soc_design.hps_0.spim0 -pg 1
preplace inst soc_design.hps_0.wd_timer0 -pg 1
preplace inst soc_design.hps_0.L2 -pg 1
preplace inst soc_design.hps_0.f2s_sdram_ref_clk -pg 1
preplace inst soc_design.hps_0.f2s_periph_ref_clk -pg 1
preplace inst soc_design.hps_0.spim1 -pg 1
preplace inst soc_design.hps_0.nand0 -pg 1
preplace inst soc_design.hps_0.wd_timer1 -pg 1
preplace inst soc_design.hps_0.uart0 -pg 1
preplace inst soc_design.hps_0.arm_gic_0 -pg 1
preplace inst soc_design.hps_0.fpga_interfaces -pg 1
preplace inst soc_design.hps_0.uart1 -pg 1
preplace inst soc_design.hps_0.gmac0 -pg 1
preplace inst soc_design.hps_0.sdmmc -pg 1
preplace inst soc_design.hps_0.rstmgr -pg 1
preplace inst soc_design.hps_0.hps_io -pg 1
preplace inst soc_design.full -pg 1 -lvl 2 -y 180
preplace inst soc_design.hps_0.sdrctl -pg 1
preplace inst soc_design.hps_0.gmac1 -pg 1
preplace inst soc_design.hps_0.usb0 -pg 1
preplace inst soc_design.hps_0.timer0 -pg 1
preplace inst soc_design.hps_0.scu -pg 1
preplace inst soc_design.hps_0.usb1 -pg 1
preplace inst soc_design.hps_0.timer1 -pg 1
preplace inst soc_design.hps_0.fpgamgr -pg 1
preplace inst soc_design.start_address -pg 1 -lvl 2 -y 300
preplace inst soc_design.hps_0.timer2 -pg 1
preplace inst soc_design -pg 1 -lvl 1 -y 40 -regml 6 -regy -20
preplace inst soc_design.hps_0.timer -pg 1
preplace inst soc_design.hps_0.gpio0 -pg 1
preplace inst soc_design.hps_0.timer3 -pg 1
preplace inst soc_design.hps_0.eosc1 -pg 1
preplace inst soc_design.hps_0.gpio1 -pg 1
preplace inst soc_design.hps_0.eosc2 -pg 1
preplace inst soc_design.hps_0.hps_io.border -pg 1
preplace inst soc_design.hps_0 -pg 1 -lvl 3 -y 60
preplace inst soc_design.hps_0.l3regs -pg 1
preplace inst soc_design.hps_0.i2c0 -pg 1
preplace inst soc_design.hps_0.gpio2 -pg 1
preplace inst soc_design.hps_0.arm_a9_0 -pg 1
preplace inst soc_design.hps_0.bridges -pg 1
preplace inst soc_design.hps_0.axi_ocram -pg 1
preplace inst soc_design.hps_0.i2c1 -pg 1
preplace inst soc_design.hps_0.arm_a9_1 -pg 1
preplace inst soc_design.clk_0 -pg 1 -lvl 1 -y 160
preplace inst soc_design.hps_0.dcan0 -pg 1
preplace inst soc_design.hps_0.i2c2 -pg 1
preplace inst soc_design.hps_0.dma -pg 1
preplace inst soc_design.hps_0.axi_sdram -pg 1
preplace inst soc_design.hps_0.dcan1 -pg 1
preplace inst soc_design.hps_0.qspi -pg 1
preplace inst soc_design.hps_0.i2c3 -pg 1
preplace inst soc_design.hps_0.clkmgr -pg 1
preplace inst soc_design.hps_0.sysmgr -pg 1
preplace inst soc_design.hps_0.clk_0 -pg 1
preplace netloc EXPORT<net_container>soc_design</net_container>(SLAVE)soc_design.ddr,(SLAVE)hps_0.f2h_sdram0_data) 1 0 3 NJ 50 NJ 50 NJ
preplace netloc FAN_OUT<net_container>soc_design</net_container>(SLAVE)hps_0.h2f_lw_axi_clock,(SLAVE)full.clk,(SLAVE)hps_0.f2h_sdram0_clock,(MASTER)clk_0.clk,(SLAVE)start_address.clk) 1 1 2 490 30 760
preplace netloc EXPORT<net_container>soc_design</net_container>(SLAVE)soc_design.start_address_external_connection,(SLAVE)start_address.external_connection) 1 0 2 NJ 330 NJ
preplace netloc EXPORT<net_container>soc_design</net_container>(SLAVE)clk_0.clk_in,(SLAVE)soc_design.clk) 1 0 1 NJ
preplace netloc EXPORT<net_container>soc_design</net_container>(SLAVE)hps_0.memory,(SLAVE)soc_design.memory) 1 0 3 NJ 130 NJ 130 NJ
preplace netloc FAN_OUT<net_container>soc_design</net_container>(SLAVE)full.reset,(MASTER)clk_0.clk_reset,(SLAVE)start_address.reset) 1 1 1 470
preplace netloc EXPORT<net_container>soc_design</net_container>(SLAVE)full.external_connection,(SLAVE)soc_design.full_external_connection) 1 0 2 NJ 150 NJ
preplace netloc POINT_TO_POINT<net_container>soc_design</net_container>(MASTER)hps_0.h2f_reset,(SLAVE)clk_0.clk_in_reset) 1 0 4 230 230 NJ 150 NJ 250 1130
preplace netloc FAN_OUT<net_container>soc_design</net_container>(SLAVE)full.s1,(MASTER)hps_0.h2f_lw_axi_master,(SLAVE)start_address.s1) 1 1 3 510 170 NJ 180 1150
levelinfo -pg 1 0 200 1420
levelinfo -hier soc_design 210 260 590 940 1210 1390 1410
