diff -bBdNrw -U5 '--exclude=*.orig' '--exclude=.git' '--exclude=.svn' '--exclude=esesc.xcode' '--exclude=CVS' '--exclude=CVSmain' '--exclude=cscope.files' '--exclude=cscope.out' '--exclude=ChangeLog' /home/renau/projs/synth/yosys/passes/equiv/equiv_make.cc ./passes/equiv/equiv_make.cc
--- ./passes/equiv/equiv_make.cc	2020-12-27 20:18:02.461496713 -0800
+++ ./passes/equiv/equiv_make.cc	2021-02-12 13:42:33.888766139 -0800
@@ -149,10 +149,23 @@
 		SigMap rd_signal_map;
 
 		// list of cells without added $equiv cells
 		auto cells_list = equiv_mod->cells().to_vector();
 
+    std::set<const RTLIL::Wire *> signed_wire;
+
+    for (auto cell : cells_list) {
+      if (cell->type.in(ID($pos), ID($sshr), ID($add), ID($mul), ID($and), ID($or), ID($xor), ID($sub))) {
+        bool is_signed = cell->getParam(ID::A_SIGNED).as_bool(); // || cell->type == ID($sub);
+        if (is_signed) {
+          const RTLIL::Wire *wire = cell->getPort(ID::Y).chunks()[0].wire;
+          if (wire->is_signed)
+            signed_wire.insert(wire);
+        }
+      }
+    }
+
 		for (auto id : wire_names)
 		{
 			IdString gold_id = id.str() + "_gold";
 			IdString gate_id = id.str() + "_gate";
 
@@ -224,11 +237,11 @@
 
 				rd_signal_map.add(assign_map(gate_wire), enc_wire);
 				gate_wire = dec_wire;
 			}
 
-			if (gold_wire == nullptr || gate_wire == nullptr || gold_wire->width != gate_wire->width) {
+			if (gold_wire == nullptr || gate_wire == nullptr) {
 				if (gold_wire && gold_wire->port_id)
 					log_error("Can't match gold port `%s' to a gate port.\n", log_id(gold_wire));
 				if (gate_wire && gate_wire->port_id)
 					log_error("Can't match gate port `%s' to a gold port.\n", log_id(gate_wire));
 				continue;
@@ -236,10 +249,46 @@
 
 			log("Presumably equivalent wires: %s (%s), %s (%s) -> %s\n",
 					log_id(gold_wire), log_signal(assign_map(gold_wire)),
 					log_id(gate_wire), log_signal(assign_map(gate_wire)), log_id(id));
 
+      if (gold_wire->width > gate_wire->width) {
+        char name[gate_wire->name.str().size()+32];
+
+        auto w2 = RTLIL::SigSpec(gate_wire);
+        if (signed_wire.count(gate_wire) || gate_wire->is_signed || gold_wire->is_signed) {
+          sprintf(name, "%s_sext", gate_wire->name.c_str());
+          w2.extend_u0(gold_wire->width, true);  // sign extend
+        }else{
+          sprintf(name, "%s_zext", gate_wire->name.c_str());
+          w2.extend_u0(gold_wire->width, false);  // zero extend
+        }
+
+        RTLIL::IdString id_name(name);
+        RTLIL::Wire *wire =  equiv_mod->addWire(id_name, gold_wire->width);
+        equiv_mod->connect(wire, w2);
+
+        gate_wire = wire;
+      }else if (gold_wire->width < gate_wire->width) {
+        char name[gate_wire->name.str().size()+32];
+
+        auto w2 = RTLIL::SigSpec(gold_wire);
+        if (signed_wire.count(gold_wire)) {
+          sprintf(name, "%s_sext", gold_wire->name.c_str());
+          w2.extend_u0(gate_wire->width, true);  // sign extend
+        }else{
+          sprintf(name, "%s_zext", gold_wire->name.c_str());
+          w2.extend_u0(gate_wire->width, false);  // zero extend
+        }
+
+        RTLIL::IdString id_name(name);
+        RTLIL::Wire *wire =  equiv_mod->addWire(id_name, gate_wire->width);
+        equiv_mod->connect(wire, w2);
+
+        gold_wire = wire;
+      }
+
 			if (gold_wire->port_output || gate_wire->port_output)
 			{
 				Wire *wire = equiv_mod->addWire(id, gold_wire->width);
 				wire->port_output = true;
 				gold_wire->port_input = false;
diff -bBdNrw -U5 '--exclude=*.orig' '--exclude=.git' '--exclude=.svn' '--exclude=esesc.xcode' '--exclude=CVS' '--exclude=CVSmain' '--exclude=cscope.files' '--exclude=cscope.out' '--exclude=ChangeLog' /home/renau/projs/synth/yosys/passes/sat/miter.cc ./passes/sat/miter.cc
--- ./passes/sat/miter.cc	2020-12-27 20:18:02.469496574 -0800
+++ ./passes/sat/miter.cc	2021-02-13 15:01:19.473102509 -0800
@@ -74,22 +74,26 @@
 		log_cmd_error("There is already a module %s!\n", miter_name.c_str());
 
 	RTLIL::Module *gold_module = design->module(gold_name);
 	RTLIL::Module *gate_module = design->module(gate_name);
 
+  std::map<const RTLIL::Wire *, int> gold2resize;
 	for (auto gold_wire : gold_module->wires()) {
 		if (gold_wire->port_id == 0)
 			continue;
 		RTLIL::Wire *gate_wire = gate_module->wire(gold_wire->name);
 		if (gate_wire == nullptr)
 			goto match_gold_port_error;
 		if (gold_wire->port_input != gate_wire->port_input)
 			goto match_gold_port_error;
 		if (gold_wire->port_output != gate_wire->port_output)
 			goto match_gold_port_error;
-		if (gold_wire->width != gate_wire->width)
-			goto match_gold_port_error;
+    if (gold_wire->width != gate_wire->width) {
+      int delta = gold_wire->width;
+      delta -= gate_wire->width;
+      gold2resize[gold_wire] = delta;
+    }
 		continue;
 	match_gold_port_error:
 		log_cmd_error("No matching port in gate module was found for %s!\n", gold_wire->name.c_str());
 	}
 
@@ -101,12 +105,10 @@
 			goto match_gate_port_error;
 		if (gate_wire->port_input != gold_wire->port_input)
 			goto match_gate_port_error;
 		if (gate_wire->port_output != gold_wire->port_output)
 			goto match_gate_port_error;
-		if (gate_wire->width != gold_wire->width)
-			goto match_gate_port_error;
 		continue;
 	match_gate_port_error:
 		log_cmd_error("No matching port in gold module was found for %s!\n", gate_wire->name.c_str());
 	}
 
@@ -130,23 +132,68 @@
 
 			gold_cell->setPort(gold_wire->name, w);
 			gate_cell->setPort(gold_wire->name, w);
 		}
 
+    RTLIL::Wire *w_gold = nullptr;
+
 		if (gold_wire->port_output)
 		{
-			RTLIL::Wire *w_gold = miter_module->addWire("\\gold_" + RTLIL::unescape_id(gold_wire->name), gold_wire->width);
+      RTLIL::Wire *w_gold = nullptr;
+      RTLIL::Wire *w_gate = nullptr;
+#if 1
+      auto it = gold2resize.find(gold_wire);
+		  if (it != gold2resize.end()) {
+        int delta = it->second;
+
+        bool is_signed = gold_wire->is_signed;
+        auto new_width = gold_wire->width + delta;
+        if (delta<0)
+          new_width = gold_wire->width - delta;
+
+        if (delta<0) {
+          // gold is smaller than gate
+          w_gold = miter_module->addWire("\\gold_tmp" + RTLIL::unescape_id(gold_wire->name), gold_wire->width);
+          gold_cell->setPort(gold_wire->name, w_gold);
+
+          auto w2 = RTLIL::SigSpec(w_gold);
+          auto nbits = -delta;
+          for (int i=0;i<nbits;i++)
+            w2.append(RTLIL::State::Sx);
+
+          // to keep X at the upper bits w2.extend_u0(new_width, is_signed);
+
+          RTLIL::Wire *new_wire = miter_module->addWire("\\gold_" + RTLIL::unescape_id(gold_wire->name), new_width);
+
+          miter_module->connect(new_wire, w2);
+          w_gold = new_wire;
 			w_gold->port_output = flag_make_outputs;
 
-			RTLIL::Wire *w_gate = miter_module->addWire("\\gate_" + RTLIL::unescape_id(gold_wire->name), gold_wire->width);
+          w_gate = miter_module->addWire("\\gate_" + RTLIL::unescape_id(gold_wire->name), gold_wire->width-delta);
 			w_gate->port_output = flag_make_outputs;
+          gate_cell->setPort(gold_wire->name, w_gate);
+        }
+      }
+#endif
+
+      if (w_gold==nullptr) {
+        w_gold = miter_module->addWire("\\gold_" + RTLIL::unescape_id(gold_wire->name), gold_wire->width);
+        w_gold->port_output = flag_make_outputs;
 
 			gold_cell->setPort(gold_wire->name, w_gold);
+      }
+
+      if (w_gate==nullptr) {
+        w_gate = miter_module->addWire("\\gate_" + RTLIL::unescape_id(gold_wire->name), gold_wire->width);
+        w_gate->port_output = flag_make_outputs;
+
 			gate_cell->setPort(gold_wire->name, w_gate);
+      }
 
 			RTLIL::SigSpec this_condition;
 
+
 			if (flag_ignore_gold_x)
 			{
 				RTLIL::SigSpec gold_x = miter_module->addWire(NEW_ID, w_gold->width);
 				for (int i = 0; i < w_gold->width; i++) {
 					RTLIL::Cell *eqx_cell = miter_module->addCell(NEW_ID, ID($eqx));
