// Seed: 2219400000
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply1 id_5
);
  assign id_0 = id_5;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    output wor   id_2,
    input  logic id_3,
    input  wand  id_4
);
  assign {id_1, 1'b0} = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.type_4 = 0;
  assign id_2 = id_1;
  always @(posedge id_3) id_0 <= id_3;
endmodule
