{"vcs1":{"timestamp_begin":1740914957.222160342, "rt":3.48, "ut":3.22, "st":0.20}}
{"vcselab":{"timestamp_begin":1740914960.785802660, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1740914961.032286690, "rt":0.30, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740914956.909831626}
{"VCS_COMP_START_TIME": 1740914956.909831626}
{"VCS_COMP_END_TIME": 1740914961.397216780}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 347196}}
{"vcselab": {"peak_mem": 158216}}
