simSeconds 0.059473828785
simTicks 59473954909.0615
finalTick 886964818987575.8
simFreq 1000000000000.0
hostSeconds 170.92783771999996
hostTickRate 349085986.3915299
hostMemory 54692583.745276004
simInsts 110000020.569047
simOps 112506312.97814098
hostInstRate 662696.588813
hostOpRate 677838.0474730001
system.clk_domain.clock 999.9999999999999
system.cpu_clk_domain.clock 499.99999999999994
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 822.3280149999998
system.l2.demandHits::switch_cpus.data 748173.5538879998
system.l2.demandHits::total 748995.881903
system.l2.overallHits::switch_cpus.inst 822.3280149999998
system.l2.overallHits::switch_cpus.data 748173.5538879998
system.l2.overallHits::total 748995.881903
system.l2.demandMisses::cpu.inst 2.5277060000000002
system.l2.demandMisses::cpu.data 2.102329
system.l2.demandMisses::switch_cpus.inst 41.327444
system.l2.demandMisses::switch_cpus.data 193017.628788
system.l2.demandMisses::total 193057.415066
system.l2.overallMisses::cpu.inst 2.5277060000000002
system.l2.overallMisses::cpu.data 2.102329
system.l2.overallMisses::switch_cpus.inst 41.327444
system.l2.overallMisses::switch_cpus.data 193017.628788
system.l2.overallMisses::total 193057.415066
system.l2.demandMissLatency::switch_cpus.inst 4064342.800000001
system.l2.demandMissLatency::switch_cpus.data 18279795314.178497
system.l2.demandMissLatency::total 18283746178.4925
system.l2.overallMissLatency::switch_cpus.inst 4064342.800000001
system.l2.overallMissLatency::switch_cpus.data 18279795314.178497
system.l2.overallMissLatency::total 18283746178.4925
system.l2.demandAccesses::cpu.inst 2.5277060000000002
system.l2.demandAccesses::cpu.data 2.102329
system.l2.demandAccesses::switch_cpus.inst 863.6554590000001
system.l2.demandAccesses::switch_cpus.data 941191.182676
system.l2.demandAccesses::total 942053.296969
system.l2.overallAccesses::cpu.inst 2.5277060000000002
system.l2.overallAccesses::cpu.data 2.102329
system.l2.overallAccesses::switch_cpus.inst 863.6554590000001
system.l2.overallAccesses::switch_cpus.data 941191.182676
system.l2.overallAccesses::total 942053.296969
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 0.718588
system.l2.demandMissRate::switch_cpus.inst 0.14055768340600003
system.l2.demandMissRate::switch_cpus.data 0.255706418264
system.l2.demandMissRate::total 0.255383730387
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 0.718588
system.l2.overallMissRate::switch_cpus.inst 0.14055768340600003
system.l2.overallMissRate::switch_cpus.data 0.255706418264
system.l2.overallMissRate::total 0.255383730387
system.l2.demandAvgMissLatency::switch_cpus.inst 95903.83633563177
system.l2.demandAvgMissLatency::switch_cpus.data 94877.067117008
system.l2.demandAvgMissLatency::total 94877.57250750707
system.l2.overallAvgMissLatency::switch_cpus.inst 95903.83633563177
system.l2.overallAvgMissLatency::switch_cpus.data 94877.067117008
system.l2.overallAvgMissLatency::total 94877.57250750707
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 133559.841717
system.l2.writebacks::total 133559.841717
system.l2.demandMshrMisses::switch_cpus.inst 41.327444
system.l2.demandMshrMisses::switch_cpus.data 193017.628788
system.l2.demandMshrMisses::total 193057.415066
system.l2.overallMshrMisses::switch_cpus.inst 41.327444
system.l2.overallMshrMisses::switch_cpus.data 193017.628788
system.l2.overallMshrMisses::total 193057.415066
system.l2.demandMshrMissLatency::switch_cpus.inst 3651068.36
system.l2.demandMshrMissLatency::switch_cpus.data 16349620236.1885
system.l2.demandMshrMissLatency::total 16353173237.7225
system.l2.overallMshrMissLatency::switch_cpus.inst 3651068.36
system.l2.overallMshrMissLatency::switch_cpus.data 16349620236.1885
system.l2.overallMshrMissLatency::total 16353173237.7225
system.l2.demandMshrMissRate::switch_cpus.inst 0.14055768340600003
system.l2.demandMshrMissRate::switch_cpus.data 0.255706418264
system.l2.demandMshrMissRate::total 0.255383730387
system.l2.overallMshrMissRate::switch_cpus.inst 0.14055768340600003
system.l2.overallMshrMissRate::switch_cpus.data 0.255706418264
system.l2.overallMshrMissRate::total 0.255383730387
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 85903.83633563177
system.l2.demandAvgMshrMissLatency::switch_cpus.data 84877.07402973183
system.l2.demandAvgMshrMissLatency::total 84877.57941910427
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 85903.83633563177
system.l2.overallAvgMshrMissLatency::switch_cpus.data 84877.07402973183
system.l2.overallAvgMshrMissLatency::total 84877.57941910427
system.l2.replacements 183405.54818
system.l2.ReadCleanReq.hits::switch_cpus.inst 822.3280149999998
system.l2.ReadCleanReq.hits::total 822.3280149999998
system.l2.ReadCleanReq.misses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.misses::switch_cpus.inst 41.327444
system.l2.ReadCleanReq.misses::total 41.489672
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 4064342.800000001
system.l2.ReadCleanReq.missLatency::total 4064342.800000001
system.l2.ReadCleanReq.accesses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.accesses::switch_cpus.inst 863.6554590000001
system.l2.ReadCleanReq.accesses::total 863.817687
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.14055768340600003
system.l2.ReadCleanReq.missRate::total 0.14055768340600003
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 95903.83633563177
system.l2.ReadCleanReq.avgMissLatency::total 95335.02186949238
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 41.327444
system.l2.ReadCleanReq.mshrMisses::total 41.327444
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 3651068.36
system.l2.ReadCleanReq.mshrMissLatency::total 3651068.36
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.14055768340600003
system.l2.ReadCleanReq.mshrMissRate::total 0.132832548274
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 85903.83633563177
system.l2.ReadCleanReq.avgMshrMissLatency::total 85903.83633563177
system.l2.ReadExReq.hits::switch_cpus.data 127814.89747599997
system.l2.ReadExReq.hits::total 127814.89747599997
system.l2.ReadExReq.misses::switch_cpus.data 41466.78885799999
system.l2.ReadExReq.misses::total 41466.78885799999
system.l2.ReadExReq.missLatency::switch_cpus.data 3646919508.571
system.l2.ReadExReq.missLatency::total 3646919508.571
system.l2.ReadExReq.accesses::switch_cpus.data 169281.686334
system.l2.ReadExReq.accesses::total 169281.686334
system.l2.ReadExReq.missRate::switch_cpus.data 0.2792339613439999
system.l2.ReadExReq.missRate::total 0.2792339613439999
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 89106.6128398354
system.l2.ReadExReq.avgMissLatency::total 89106.6128398354
system.l2.ReadExReq.mshrMisses::switch_cpus.data 41466.78885799999
system.l2.ReadExReq.mshrMisses::total 41466.78885799999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3232251946.551
system.l2.ReadExReq.mshrMissLatency::total 3232251946.551
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.2792339613439999
system.l2.ReadExReq.mshrMissRate::total 0.2792339613439999
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 79106.62027122093
system.l2.ReadExReq.avgMshrMissLatency::total 79106.62027122093
system.l2.ReadSharedReq.hits::switch_cpus.data 620358.6564120002
system.l2.ReadSharedReq.hits::total 620358.6564120002
system.l2.ReadSharedReq.misses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.misses::switch_cpus.data 151550.92104400002
system.l2.ReadSharedReq.misses::total 151550.92104400002
system.l2.ReadSharedReq.missLatency::switch_cpus.data 14632882619.1835
system.l2.ReadSharedReq.missLatency::total 14632882619.1835
system.l2.ReadSharedReq.accesses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.accesses::switch_cpus.data 771909.5774559999
system.l2.ReadSharedReq.accesses::total 771909.5774559999
system.l2.ReadSharedReq.missRate::cpu.data 0.718588
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.240096631258
system.l2.ReadSharedReq.missRate::total 0.240096631258
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 96370.74334137802
system.l2.ReadSharedReq.avgMissLatency::total 96370.74334137802
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 151550.92104400002
system.l2.ReadSharedReq.mshrMisses::total 151550.92104400002
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 13117374292.0735
system.l2.ReadSharedReq.mshrMissLatency::total 13117374292.0735
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.240096631258
system.l2.ReadSharedReq.mshrMissRate::total 0.240096631258
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 86370.7481610032
system.l2.ReadSharedReq.avgMshrMissLatency::total 86370.7481610032
system.l2.WritebackClean.hits::writebacks 851.5844240000001
system.l2.WritebackClean.hits::total 851.5844240000001
system.l2.WritebackClean.accesses::writebacks 851.5844240000001
system.l2.WritebackClean.accesses::total 851.5844240000001
system.l2.WritebackDirty.hits::writebacks 749616.282136
system.l2.WritebackDirty.hits::total 749616.282136
system.l2.WritebackDirty.accesses::writebacks 749616.282136
system.l2.WritebackDirty.accesses::total 749616.282136
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.l2.tags.tagsInUse 31821.293155513817
system.l2.tags.totalRefs 2061429.8748119997
system.l2.tags.sampledRefs 216173.54817999995
system.l2.tags.avgRefs 10.421524651854
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 7.615785729219001
system.l2.tags.occupancies::cpu.inst 0.26455010938900003
system.l2.tags.occupancies::cpu.data 1.589665242088
system.l2.tags.occupancies::switch_cpus.inst 36.838472028565995
system.l2.tags.occupancies::switch_cpus.data 31775.245635364765
system.l2.tags.avgOccs::writebacks 0.00023243869399999998
system.l2.tags.avgOccs::cpu.inst 8.067187e-06
system.l2.tags.avgOccs::cpu.data 4.849470399999999e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.0011243542759999997
system.l2.tags.avgOccs::switch_cpus.data 0.969703532865
system.l2.tags.avgOccs::total 0.9711089045530001
system.l2.tags.occupanciesTaskId::1024 32768.0
system.l2.tags.ageTaskId_1024::0 23.52081799999999
system.l2.tags.ageTaskId_1024::1 221.353392
system.l2.tags.ageTaskId_1024::2 2439.754614
system.l2.tags.ageTaskId_1024::3 17654.698841999998
system.l2.tags.ratioOccsTaskId::1024 1.0
system.l2.tags.tagAccesses 15265671.264200998
system.l2.tags.dataAccesses 15265671.264200998
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.mem_ctrls.avgPriority_writebacks::samples 133559.841717
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 41.327444
system.mem_ctrls.avgPriority_switch_cpus.data::samples 192930.214474
system.mem_ctrls.priorityMinLatency 1.8749999999999996e-08
system.mem_ctrls.priorityMaxLatency 0.0014466292211622498
system.mem_ctrls.numReadWriteTurnArounds 7891.380838
system.mem_ctrls.numWriteReadTurnArounds 7891.380838
system.mem_ctrls.numStayReadState 518515.384606
system.mem_ctrls.numStayWriteState 125861.98713699999
system.mem_ctrls.readReqs 193057.415066
system.mem_ctrls.writeReqs 133559.841717
system.mem_ctrls.readBursts 193057.415066
system.mem_ctrls.writeBursts 133559.841717
system.mem_ctrls.servicedByWrQ 87.414314
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.16805976
system.mem_ctrls.avgWrQLen 22.94051716
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 193057.415066
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 133559.841717
system.mem_ctrls.rdQLenPdf::0 151086.350447
system.mem_ctrls.rdQLenPdf::1 40537.834536999995
system.mem_ctrls.rdQLenPdf::2 1299.091583
system.mem_ctrls.rdQLenPdf::3 46.37880799999999
system.mem_ctrls.rdQLenPdf::4 0.345377
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.0
system.mem_ctrls.wrQLenPdf::1 0.026949
system.mem_ctrls.wrQLenPdf::2 0.026949
system.mem_ctrls.wrQLenPdf::3 0.060263000000000004
system.mem_ctrls.wrQLenPdf::4 0.060263000000000004
system.mem_ctrls.wrQLenPdf::5 0.060263000000000004
system.mem_ctrls.wrQLenPdf::6 0.060263000000000004
system.mem_ctrls.wrQLenPdf::7 0.060263000000000004
system.mem_ctrls.wrQLenPdf::8 0.060263000000000004
system.mem_ctrls.wrQLenPdf::9 0.060263000000000004
system.mem_ctrls.wrQLenPdf::10 0.140426
system.mem_ctrls.wrQLenPdf::11 0.140426
system.mem_ctrls.wrQLenPdf::12 0.140426
system.mem_ctrls.wrQLenPdf::13 0.140426
system.mem_ctrls.wrQLenPdf::14 0.140426
system.mem_ctrls.wrQLenPdf::15 3317.862437
system.mem_ctrls.wrQLenPdf::16 3424.734579
system.mem_ctrls.wrQLenPdf::17 7118.118589999998
system.mem_ctrls.wrQLenPdf::18 7877.335214
system.mem_ctrls.wrQLenPdf::19 7911.6007549999995
system.mem_ctrls.wrQLenPdf::20 7919.025179
system.mem_ctrls.wrQLenPdf::21 7921.672095000002
system.mem_ctrls.wrQLenPdf::22 7934.899239
system.mem_ctrls.wrQLenPdf::23 7935.019102
system.mem_ctrls.wrQLenPdf::24 7939.552652
system.mem_ctrls.wrQLenPdf::25 7957.262121
system.mem_ctrls.wrQLenPdf::26 7971.276421999999
system.mem_ctrls.wrQLenPdf::27 8031.455018
system.mem_ctrls.wrQLenPdf::28 8038.554965999999
system.mem_ctrls.wrQLenPdf::29 8310.441675
system.mem_ctrls.wrQLenPdf::30 8067.100225000001
system.mem_ctrls.wrQLenPdf::31 7977.831162999999
system.mem_ctrls.wrQLenPdf::32 7892.438315
system.mem_ctrls.wrQLenPdf::33 11.827068000000002
system.mem_ctrls.wrQLenPdf::34 0.657033
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 7891.380838
system.mem_ctrls.rdPerTurnAround::mean 22.379784532753998
system.mem_ctrls.rdPerTurnAround::gmean 20.968248988111
system.mem_ctrls.rdPerTurnAround::stdev 54.056576618181
system.mem_ctrls.rdPerTurnAround::0-511 278.032173
system.mem_ctrls.rdPerTurnAround::512-1023 1.758049
system.mem_ctrls.rdPerTurnAround::14336-14847 0.149278
system.mem_ctrls.rdPerTurnAround::total 7891.380838
system.mem_ctrls.wrPerTurnAround::samples 7891.380838
system.mem_ctrls.wrPerTurnAround::mean 15.629113229915003
system.mem_ctrls.wrPerTurnAround::gmean 15.598020156031001
system.mem_ctrls.wrPerTurnAround::stdev 0.991384868577
system.mem_ctrls.wrPerTurnAround::16 4436.431132
system.mem_ctrls.wrPerTurnAround::17 111.956403
system.mem_ctrls.wrPerTurnAround::18 2874.6358640000003
system.mem_ctrls.wrPerTurnAround::19 440.90618600000005
system.mem_ctrls.wrPerTurnAround::total 7891.380838
system.mem_ctrls.bytesReadWrQ 5594.516096
system.mem_ctrls.bytesReadSys 12355674.564224
system.mem_ctrls.bytesWrittenSys 8547829.869888
system.mem_ctrls.avgRdBWSys 186699312.62463224
system.mem_ctrls.avgWrBWSys 129822477.0276185
system.mem_ctrls.totGap 59474096402.075
system.mem_ctrls.avgGap 246017.61290717
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 2644.956416
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12347533.726336
system.mem_ctrls.requestorWriteBytes::writebacks 8547730.1632
system.mem_ctrls.requestorReadRate::switch_cpus.inst 63195.685475285885
system.mem_ctrls.requestorReadRate::switch_cpus.data 186570647.85975724
system.mem_ctrls.requestorWriteRate::writebacks 129820407.33374484
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 41.327444
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 193017.628788
system.mem_ctrls.requestorWriteAccesses::writebacks 133559.841717
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 1947216.39525
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 8385240657.322749
system.mem_ctrls.requestorWriteTotalLat::writebacks 1344145806420.6794
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 44685.42674711
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 43632.044085680005
system.mem_ctrls.requestorWriteAvgLat::writebacks 11218472.23720542
system.mem_ctrls.dram.bytesRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesRead::cpu.data 134.549056
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 2644.956416
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12353122.631231999
system.mem_ctrls.dram.bytesRead::total 12355668.953024
system.mem_ctrls.dram.bytesInstRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 2644.956416
system.mem_ctrls.dram.bytesInstRead::total 2655.339008
system.mem_ctrls.dram.bytesWritten::writebacks 8547829.869888
system.mem_ctrls.dram.bytesWritten::total 8547829.869888
system.mem_ctrls.dram.numReads::cpu.inst 2.5277060000000002
system.mem_ctrls.dram.numReads::cpu.data 2.102329
system.mem_ctrls.dram.numReads::switch_cpus.inst 41.327444
system.mem_ctrls.dram.numReads::switch_cpus.data 193017.54111299998
system.mem_ctrls.dram.numReads::total 193057.327391
system.mem_ctrls.dram.numWrites::writebacks 133559.841717
system.mem_ctrls.dram.numWrites::total 133559.841717
system.mem_ctrls.dram.bwRead::cpu.inst 26045.65544
system.mem_ctrls.dram.bwRead::cpu.data 21990.964398999997
system.mem_ctrls.dram.bwRead::switch_cpus.inst 63195.58792599999
system.mem_ctrls.dram.bwRead::switch_cpus.data 186659238.52699703
system.mem_ctrls.dram.bwRead::total 186699217.406064
system.mem_ctrls.dram.bwInstRead::cpu.inst 26045.65544
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 63195.58792599999
system.mem_ctrls.dram.bwInstRead::total 65639.47163199999
system.mem_ctrls.dram.bwWrite::writebacks 129822477.163279
system.mem_ctrls.dram.bwWrite::total 129822477.163279
system.mem_ctrls.dram.bwTotal::writebacks 129822477.163279
system.mem_ctrls.dram.bwTotal::cpu.inst 26045.65544
system.mem_ctrls.dram.bwTotal::cpu.data 21990.964398999997
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 63195.58792599999
system.mem_ctrls.dram.bwTotal::switch_cpus.data 186659238.52699703
system.mem_ctrls.dram.bwTotal::total 316521694.329024
system.mem_ctrls.dram.readBursts 192970.000752
system.mem_ctrls.dram.writeBursts 133558.2838
system.mem_ctrls.dram.perBankRdBursts::0 11718.501860000002
system.mem_ctrls.dram.perBankRdBursts::1 12802.648912
system.mem_ctrls.dram.perBankRdBursts::2 11911.491323
system.mem_ctrls.dram.perBankRdBursts::3 12262.49037
system.mem_ctrls.dram.perBankRdBursts::4 12079.880772999999
system.mem_ctrls.dram.perBankRdBursts::5 12116.507781
system.mem_ctrls.dram.perBankRdBursts::6 12656.253553
system.mem_ctrls.dram.perBankRdBursts::7 12090.154298
system.mem_ctrls.dram.perBankRdBursts::8 12190.078806000001
system.mem_ctrls.dram.perBankRdBursts::9 11514.351154
system.mem_ctrls.dram.perBankRdBursts::10 12157.203362
system.mem_ctrls.dram.perBankRdBursts::11 11892.929962
system.mem_ctrls.dram.perBankRdBursts::12 12110.183338
system.mem_ctrls.dram.perBankRdBursts::13 11887.484802999998
system.mem_ctrls.dram.perBankRdBursts::14 11860.408057
system.mem_ctrls.dram.perBankRdBursts::15 11719.4324
system.mem_ctrls.dram.perBankWrBursts::0 8193.853342
system.mem_ctrls.dram.perBankWrBursts::1 8843.796643
system.mem_ctrls.dram.perBankWrBursts::2 8318.419822
system.mem_ctrls.dram.perBankWrBursts::3 8490.692519
system.mem_ctrls.dram.perBankWrBursts::4 8464.027529
system.mem_ctrls.dram.perBankWrBursts::5 8300.717353999999
system.mem_ctrls.dram.perBankWrBursts::6 8782.810533
system.mem_ctrls.dram.perBankWrBursts::7 8331.934307
system.mem_ctrls.dram.perBankWrBursts::8 8425.519427
system.mem_ctrls.dram.perBankWrBursts::9 8030.09883
system.mem_ctrls.dram.perBankWrBursts::10 8373.069086
system.mem_ctrls.dram.perBankWrBursts::11 8234.395467
system.mem_ctrls.dram.perBankWrBursts::12 8277.140578
system.mem_ctrls.dram.perBankWrBursts::13 8230.183517000001
system.mem_ctrls.dram.perBankWrBursts::14 8123.519080999999
system.mem_ctrls.dram.perBankWrBursts::15 8138.105764999999
system.mem_ctrls.dram.totQLat 4768965379.205499
system.mem_ctrls.dram.totBusLat 964850003.76
system.mem_ctrls.dram.totMemAccLat 8387152893.3055
system.mem_ctrls.dram.avgQLat 24903.28839947
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 43653.28839946999
system.mem_ctrls.dram.readRowHits 52851.32736099999
system.mem_ctrls.dram.writeRowHits 21521.234538999997
system.mem_ctrls.dram.readRowHitRate 27.7733335
system.mem_ctrls.dram.writeRowHitRate 12.1769486
system.mem_ctrls.dram.bytesPerActivate::samples 252157.942946
system.mem_ctrls.dram.bytesPerActivate::mean 139.90680425931305
system.mem_ctrls.dram.bytesPerActivate::gmean 124.175948121068
system.mem_ctrls.dram.bytesPerActivate::stdev 76.829650561909
system.mem_ctrls.dram.bytesPerActivate::0-127 228182.954137
system.mem_ctrls.dram.bytesPerActivate::128-255 17559.896446
system.mem_ctrls.dram.bytesPerActivate::256-383 2000.2554789999995
system.mem_ctrls.dram.bytesPerActivate::384-511 987.7870049999999
system.mem_ctrls.dram.bytesPerActivate::512-639 544.3325520000001
system.mem_ctrls.dram.bytesPerActivate::640-767 302.557104
system.mem_ctrls.dram.bytesPerActivate::768-895 288.02066599999995
system.mem_ctrls.dram.bytesPerActivate::896-1023 237.44633499999998
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1619.4354979999996
system.mem_ctrls.dram.bytesPerActivate::total 252157.942946
system.mem_ctrls.dram.dramBytesRead 12350080.048128
system.mem_ctrls.dram.dramBytesWritten 8547730.1632
system.mem_ctrls.dram.avgRdBW 186.61062670732005
system.mem_ctrls.dram.avgWrBW 129.820407372581
system.mem_ctrls.dram.peakBW 12800.000000000002
system.mem_ctrls.dram.busUtil 2.47310357
system.mem_ctrls.dram.busUtilRead 1.4581362100000002
system.mem_ctrls.dram.busUtilWrite 1.01519856
system.mem_ctrls.dram.pageHitRate 24.373699039999998
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.mem_ctrls.dram.rank0.actEnergy 913684918.3631399
system.mem_ctrls.dram.rank0.preEnergy 485641456.476825
system.mem_ctrls.dram.rank0.readEnergy 697134812.1318002
system.mem_ctrls.dram.rank0.writeEnergy 353531035.69578
system.mem_ctrls.dram.rank0.refreshEnergy 4694949578.34552
system.mem_ctrls.dram.rank0.actBackEnergy 21566213620.727276
system.mem_ctrls.dram.rank0.preBackEnergy 4676977288.283522
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 33388132710.023865
system.mem_ctrls.dram.rank0.averagePower 557.1016633226351
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 11951662924.298748
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1986017333.4055002
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 45536274651.357254
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 886706941.37214
system.mem_ctrls.dram.rank1.preEnergy 471297937.00324506
system.mem_ctrls.dram.rank1.readEnergy 680670993.2374799
system.mem_ctrls.dram.rank1.writeEnergy 343643205.74022
system.mem_ctrls.dram.rank1.refreshEnergy 4694949578.34552
system.mem_ctrls.dram.rank1.actBackEnergy 21604605395.64345
system.mem_ctrls.dram.rank1.preBackEnergy 4644647372.564638
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 33326521423.906693
system.mem_ctrls.dram.rank1.averagePower 556.3182032394001
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 11865557554.655
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1986017333.4055002
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 45622380021.001
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.membus.transDist::ReadResp 151590.61898900004
system.membus.transDist::WritebackDirty 133559.841717
system.membus.transDist::CleanEvict 49594.300649
system.membus.transDist::ReadExReq 41466.78885799999
system.membus.transDist::ReadExResp 41466.756202
system.membus.transDist::ReadSharedReq 151590.70732200003
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 569268.851509
system.membus.pktCount::total 569268.851509
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 20903496.690816
system.membus.pktSize::total 20903496.690816
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 193057.415066
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 193057.415066
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 193057.415066
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.membus.reqLayer0.occupancy 955449349.9615
system.membus.reqLayer0.utilization 6.58e-05
system.membus.respLayer1.occupancy 1062451040.2872499
system.membus.respLayer1.utilization 6.58e-05
system.membus.snoop_filter.totRequests 376211.557432
system.membus.snoop_filter.hitSingleRequests 183174.39552900003
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 118947909.81812303
system.switch_cpus.cpi 1.1894091218479999
system.switch_cpus.ipc 0.8668652923779999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 119374787.81135798
system.switch_cpus.instsIssued 114826951.01961501
system.switch_cpus.squashedInstsIssued 1699.930803
system.switch_cpus.squashedInstsExamined 17094587.567360997
system.switch_cpus.squashedOperandsExamined 12665338.040562
system.switch_cpus.numIssuedDist::samples 118941293.461315
system.switch_cpus.numIssuedDist::mean 0.9884707444440001
system.switch_cpus.numIssuedDist::stdev 1.167604081308
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 57131954.72232499
system.switch_cpus.numIssuedDist::1 27981348.566051
system.switch_cpus.numIssuedDist::2 18974217.689983
system.switch_cpus.numIssuedDist::3 12193910.245824998
system.switch_cpus.numIssuedDist::4 1769335.8698069998
system.switch_cpus.numIssuedDist::5 482536.536814
system.switch_cpus.numIssuedDist::6 172104.02300199997
system.switch_cpus.numIssuedDist::7 94300.42525100001
system.switch_cpus.numIssuedDist::8 141585.38225700002
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.918228
system.switch_cpus.numIssuedDist::total 118941293.461315
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 4150.90953
system.switch_cpus.statFuBusy::MemWrite 467.069167
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.0
system.switch_cpus.statIssuedInstType_0::IntAlu 83247472.569103
system.switch_cpus.statIssuedInstType_0::IntMult 1058227.74809
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 57095.22214699999
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 10858.506542
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 50887.904203
system.switch_cpus.statIssuedInstType_0::SimdCmp 9864.398729
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 114501.52540499998
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 37479.086488
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 23937798.988218006
system.switch_cpus.statIssuedInstType_0::MemWrite 6302765.07069
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 114826951.01961501
system.switch_cpus.issueRate 0.988421624858
system.switch_cpus.fuBusy 4617.9786970000005
system.switch_cpus.fuBusyRate 3.9895664e-05
system.switch_cpus.intInstQueueReads 346992736.45135206
system.switch_cpus.intInstQueueWrites 135650515.25599703
system.switch_cpus.intInstQueueWakeupAccesses 111766150.20121203
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1608777.3428259997
system.switch_cpus.vecInstQueueWrites 818860.1227220001
system.switch_cpus.vecInstQueueWakeupAccesses 781388.00505
system.switch_cpus.intAluAccesses 114027108.66971998
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 804460.3285920001
system.switch_cpus.numSquashedInsts 1355564.422536
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 599.9666119999999
system.switch_cpus.idleCycles 6778.422580000001
system.switch_cpus.MemDepUnit__0.insertedLoads 24475316.011701003
system.switch_cpus.MemDepUnit__0.insertedStores 6493254.532984
system.switch_cpus.MemDepUnit__0.conflictingLoads 2747985.459415
system.switch_cpus.MemDepUnit__0.conflictingStores 0.0
system.switch_cpus.MemDepUnit__0.MDPLookups 10432885.908187
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 14042430.103514
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 1931051.98548
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 440409.0896419999
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 99470.70347499999
system.switch_cpus.branchPred.lookups_0::CallDirect 37162.712121000004
system.switch_cpus.branchPred.lookups_0::CallIndirect 41313.519342
system.switch_cpus.branchPred.lookups_0::DirectCond 19919561.032105
system.switch_cpus.branchPred.lookups_0::DirectUncond 848190.9605420001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 6096.406444
system.switch_cpus.branchPred.lookups_0::total 20951795.334029004
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 23786.660254
system.switch_cpus.branchPred.squashes_0::CallDirect 1122.042247
system.switch_cpus.branchPred.squashes_0::CallIndirect 1670.4638180000004
system.switch_cpus.branchPred.squashes_0::DirectCond 4952482.613863999
system.switch_cpus.branchPred.squashes_0::DirectUncond 171612.61522799998
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 226.46217599999997
system.switch_cpus.branchPred.squashes_0::total 5150900.857587
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.10062299999999999
system.switch_cpus.branchPred.corrected_0::CallDirect 29.356125
system.switch_cpus.branchPred.corrected_0::CallIndirect 91.35521999999999
system.switch_cpus.branchPred.corrected_0::DirectCond 1456128.536956
system.switch_cpus.branchPred.corrected_0::DirectUncond 127.57181
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 21.770423
system.switch_cpus.branchPred.corrected_0::total 1456398.691157
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 75684.100362
system.switch_cpus.branchPred.committed_0::CallDirect 36040.669874
system.switch_cpus.branchPred.committed_0::CallIndirect 39643.055523999996
system.switch_cpus.branchPred.committed_0::DirectCond 14967077.705772
system.switch_cpus.branchPred.committed_0::DirectUncond 676578.1293839999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 5869.944268000001
system.switch_cpus.branchPred.committed_0::total 15800893.605183998
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.000658
system.switch_cpus.branchPred.mispredicted_0::CallDirect 25.665754
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 85.56342000000001
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1392009.0827059997
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 91.179294
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 20.694575999999998
system.switch_cpus.branchPred.mispredicted_0::total 1392232.186408
system.switch_cpus.branchPred.targetProvider_0::NoTarget 9905851.984972998
system.switch_cpus.branchPred.targetProvider_0::BTB 10899496.621241998
system.switch_cpus.branchPred.targetProvider_0::RAS 99470.70150099999
system.switch_cpus.branchPred.targetProvider_0::Indirect 46976.026312999995
system.switch_cpus.branchPred.targetProvider_0::total 20951795.334029004
system.switch_cpus.branchPred.targetWrong_0::NoBranch 677984.7587519999
system.switch_cpus.branchPred.targetWrong_0::Return 778406.5953350002
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.09930699999999999
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 7.237763
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1456398.691157
system.switch_cpus.branchPred.condPredicted 19919561.032105
system.switch_cpus.branchPred.condPredictedTaken 10034730.500472
system.switch_cpus.branchPred.condIncorrect 1456398.691157
system.switch_cpus.branchPred.predTakenBTBMiss 5260.980452
system.switch_cpus.branchPred.NotTakenMispredicted 677992.0958219998
system.switch_cpus.branchPred.TakenMispredicted 778406.5953350002
system.switch_cpus.branchPred.BTBLookups 20951795.334029004
system.switch_cpus.branchPred.BTBUpdates 677878.8695560001
system.switch_cpus.branchPred.BTBHits 20030126.967935
system.switch_cpus.branchPred.BTBHitRatio 0.9536936058859999
system.switch_cpus.branchPred.BTBMispredicted 6939.858441
system.switch_cpus.branchPred.indirectLookups 47409.925786
system.switch_cpus.branchPred.indirectHits 46976.026312999995
system.switch_cpus.branchPred.indirectMisses 433.89947299999994
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 99470.70347499999
system.switch_cpus.branchPred.btb.lookups::CallDirect 37162.712121000004
system.switch_cpus.branchPred.btb.lookups::CallIndirect 41313.519342
system.switch_cpus.branchPred.btb.lookups::DirectCond 19919561.032105
system.switch_cpus.branchPred.btb.lookups::DirectUncond 848190.9605420001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 6096.406444
system.switch_cpus.branchPred.btb.lookups::total 20951795.334029004
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 99470.70347499999
system.switch_cpus.branchPred.btb.misses::CallDirect 56.191186
system.switch_cpus.branchPred.btb.misses::CallIndirect 41313.519342
system.switch_cpus.branchPred.btb.misses::DirectCond 774580.2449569998
system.switch_cpus.branchPred.btb.misses::DirectUncond 151.30068999999997
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 6096.406444
system.switch_cpus.branchPred.btb.misses::total 921668.366094
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 29.356125
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 677721.9416210001
system.switch_cpus.branchPred.btb.updates::DirectUncond 127.57181
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 677878.8695560001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 29.356125
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 677721.9416210001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 127.57181
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 677878.8695560001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.switch_cpus.branchPred.indirectBranchPred.lookups 47409.925786
system.switch_cpus.branchPred.indirectBranchPred.hits 46976.026312999995
system.switch_cpus.branchPred.indirectBranchPred.misses 433.89947299999994
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 113.125643
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 47523.05142900001
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 102262.89171699999
system.switch_cpus.branchPred.ras.pops 102263.20954
system.switch_cpus.branchPred.ras.squashes 26579.166319
system.switch_cpus.branchPred.ras.used 75684.100362
system.switch_cpus.branchPred.ras.correct 75684.09970400001
system.switch_cpus.branchPred.ras.incorrect 0.000658
system.switch_cpus.commit.commitSquashedInsts 17095855.406047
system.switch_cpus.commit.branchMispredicts 1456241.7632219999
system.switch_cpus.commit.numCommittedDist::samples 112605683.86728199
system.switch_cpus.commit.numCommittedDist::mean 0.9323853115540002
system.switch_cpus.commit.numCommittedDist::stdev 1.1420008503289998
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 60198242.74544499
system.switch_cpus.commit.numCommittedDist::1 21648418.663039
system.switch_cpus.commit.numCommittedDist::2 11639451.009800998
system.switch_cpus.commit.numCommittedDist::3 19119571.448997002
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999999999999996
system.switch_cpus.commit.numCommittedDist::total 112605683.86728199
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 75683.725398
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.0
system.switch_cpus.commit.committedInstType_0::IntAlu 74503334.67901601
system.switch_cpus.commit.committedInstType_0::IntMult 1001093.136498
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 57085.50992
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 10576.20305
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 50576.327914
system.switch_cpus.commit.committedInstType_0::SimdCmp 8281.405428
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 108500.78785700002
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 37474.673962999994
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 20953895.860121995
system.switch_cpus.commit.committedInstType_0::MemWrite 5555216.445863999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 102286035.02963202
system.switch_cpus.commit.commitEligibleSamples 19119571.448997002
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100005837.33859201
system.switch_cpus.commitStats0.numOps 102286035.02963202
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.78101999
system.switch_cpus.commitStats0.numOpsNotNOP 102280197.47206001
system.switch_cpus.commitStats0.cpi 1.1894091218479999
system.switch_cpus.commitStats0.ipc 0.8668652923779999
system.switch_cpus.commitStats0.numMemRefs 26509112.305986
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 88118944.512673
system.switch_cpus.commitStats0.numLoadInsts 20953895.860121995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5555216.445863999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 774822.9491980001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.0
system.switch_cpus.commitStats0.committedInstType::IntAlu 74503334.67901601
system.switch_cpus.commitStats0.committedInstType::IntMult 1001093.136498
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 57085.50992
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10576.20305
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 50576.327914
system.switch_cpus.commitStats0.committedInstType::SimdCmp 8281.405428
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 108500.78785700002
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 37474.673962999994
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 20953895.860121995
system.switch_cpus.commitStats0.committedInstType::MemWrite 5555216.445863999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 102286035.02963202
system.switch_cpus.commitStats0.committedControl::IsControl 15800893.803725999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15679696.703572003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 121197.10015400001
system.switch_cpus.commitStats0.committedControl::IsCondControl 14967077.968039999
system.switch_cpus.commitStats0.committedControl::IsUncondControl 833815.8356860001
system.switch_cpus.commitStats0.committedControl::IsCall 75683.725398
system.switch_cpus.commitStats0.committedControl::IsReturn 75684.100362
system.switch_cpus.decode.idleCycles 35376250.027164996
system.switch_cpus.decode.blockedCycles 23638025.183038004
system.switch_cpus.decode.runCycles 57352995.12313701
system.switch_cpus.decode.unblockCycles 1117668.8980769997
system.switch_cpus.decode.squashCycles 1456354.229898
system.switch_cpus.decode.branchResolved 10346168.068188002
system.switch_cpus.decode.branchMispred 167.806983
system.switch_cpus.decode.decodedInsts 125173832.10057001
system.switch_cpus.decode.squashedInsts 110.66837299999999
system.switch_cpus.executeStats0.numInsts 113471386.981212
system.switch_cpus.executeStats0.numNop 5855.880131
system.switch_cpus.executeStats0.numBranches 17576723.018143
system.switch_cpus.executeStats0.numLoadInsts 23456121.549628995
system.switch_cpus.executeStats0.numStoreInsts 6222462.471745
system.switch_cpus.executeStats0.instRate 0.9771679599299999
system.switch_cpus.executeStats0.numCCRegReads 53443195.636689
system.switch_cpus.executeStats0.numCCRegWrites 53879022.169695
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 151795765.290496
system.switch_cpus.executeStats0.numIntRegWrites 73166208.663028
system.switch_cpus.executeStats0.numMemRefs 29678584.021373995
system.switch_cpus.executeStats0.numMiscRegReads 10548169.416981002
system.switch_cpus.executeStats0.numMiscRegWrites 1.0
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 24864.654462000002
system.switch_cpus.executeStats0.numVecPredRegWrites 9686.239140000001
system.switch_cpus.executeStats0.numVecRegReads 619346.804479
system.switch_cpus.executeStats0.numVecRegWrites 320926.695098
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11045943.349056002
system.switch_cpus.fetch.cycles 77777989.856728
system.switch_cpus.fetch.squashCycles 2913022.315666
system.switch_cpus.fetch.cacheLines 38825351.754957005
system.switch_cpus.fetch.icacheSquashes 504709.295091
system.switch_cpus.fetch.nisnDist::samples 118941293.461315
system.switch_cpus.fetch.nisnDist::mean 1.1081320045560004
system.switch_cpus.fetch.nisnDist::stdev 1.256803908893
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 56910538.155504
system.switch_cpus.fetch.nisnDist::1 26600271.125305
system.switch_cpus.fetch.nisnDist::2 3308531.7347130002
system.switch_cpus.fetch.nisnDist::3 32121952.445793003
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999999999999996
system.switch_cpus.fetch.nisnDist::total 118941293.461315
system.switch_cpus.fetchStats0.numInsts 126964411.021375
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.0858007451810001
system.switch_cpus.fetchStats0.numBranches 20951795.334029004
system.switch_cpus.fetchStats0.branchRate 0.17485222548800003
system.switch_cpus.fetchStats0.icacheStallCycles 39706792.446754
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1456354.229898
system.switch_cpus.iew.blockCycles 7670625.281933
system.switch_cpus.iew.unblockCycles 876734.595219
system.switch_cpus.iew.dispatchedInsts 119380643.691489
system.switch_cpus.iew.dispSquashedInsts 247031.76911300005
system.switch_cpus.iew.dispLoadInsts 24475316.011701003
system.switch_cpus.iew.dispStoreInsts 6493254.532984
system.switch_cpus.iew.dispNonSpecInsts 0.0
system.switch_cpus.iew.iqFullEvents 17428.599702999996
system.switch_cpus.iew.lsqFullEvents 841280.5963269998
system.switch_cpus.iew.predictedTakenIncorrect 856494.0610539999
system.switch_cpus.iew.predictedNotTakenIncorrect 742594.517962
system.switch_cpus.iew.branchMispredicts 1599088.5790159998
system.switch_cpus.iew.instsToCommit 112849057.02038601
system.switch_cpus.iew.writebackCount 112547538.20626199
system.switch_cpus.iew.producerInst 61345044.30726001
system.switch_cpus.iew.consumerInst 100129026.10912299
system.switch_cpus.iew.wbRate 0.9695385963769999
system.switch_cpus.iew.wbFanout 0.624539103551
system.switch_cpus.lsq0.forwLoads 229803.84903099996
system.switch_cpus.lsq0.squashedLoads 3521420.0041269995
system.switch_cpus.lsq0.ignoredResponses 712.0849539999999
system.switch_cpus.lsq0.memOrderViolation 0.001316
system.switch_cpus.lsq0.squashedStores 938038.5450979999
system.switch_cpus.lsq0.rescheduledLoads 18066.224043
system.switch_cpus.lsq0.blockedByCache 4221.707594
system.switch_cpus.lsq0.loadToUse::samples 20953895.410750996
system.switch_cpus.lsq0.loadToUse::mean 5.706554758378999
system.switch_cpus.lsq0.loadToUse::stdev 19.02273777548
system.switch_cpus.lsq0.loadToUse::0-9 19905813.977900002
system.switch_cpus.lsq0.loadToUse::10-19 76696.53144699999
system.switch_cpus.lsq0.loadToUse::20-29 679257.9133870001
system.switch_cpus.lsq0.loadToUse::30-39 79739.69709399999
system.switch_cpus.lsq0.loadToUse::40-49 1145.382178
system.switch_cpus.lsq0.loadToUse::50-59 1602.643486
system.switch_cpus.lsq0.loadToUse::60-69 1630.2686039999999
system.switch_cpus.lsq0.loadToUse::70-79 1573.5255100000002
system.switch_cpus.lsq0.loadToUse::80-89 1655.4256700000003
system.switch_cpus.lsq0.loadToUse::90-99 2308.8347540000004
system.switch_cpus.lsq0.loadToUse::100-109 2530.0108050000003
system.switch_cpus.lsq0.loadToUse::110-119 3767.460885
system.switch_cpus.lsq0.loadToUse::120-129 3905.2459919999997
system.switch_cpus.lsq0.loadToUse::130-139 15131.106584999998
system.switch_cpus.lsq0.loadToUse::140-149 44461.946128
system.switch_cpus.lsq0.loadToUse::150-159 4572.502229
system.switch_cpus.lsq0.loadToUse::160-169 5476.583265
system.switch_cpus.lsq0.loadToUse::170-179 47631.135199000004
system.switch_cpus.lsq0.loadToUse::180-189 4361.856633
system.switch_cpus.lsq0.loadToUse::190-199 4543.856841999999
system.switch_cpus.lsq0.loadToUse::200-209 50329.362284
system.switch_cpus.lsq0.loadToUse::210-219 2157.794007
system.switch_cpus.lsq0.loadToUse::220-229 181.12530399999997
system.switch_cpus.lsq0.loadToUse::230-239 236.874077
system.switch_cpus.lsq0.loadToUse::240-249 224.56210599999997
system.switch_cpus.lsq0.loadToUse::250-259 262.923573
system.switch_cpus.lsq0.loadToUse::260-269 404.350421
system.switch_cpus.lsq0.loadToUse::270-279 316.42763699999995
system.switch_cpus.lsq0.loadToUse::280-289 294.652651
system.switch_cpus.lsq0.loadToUse::290-299 510.74715199999997
system.switch_cpus.lsq0.loadToUse::overflows 11172.000562
system.switch_cpus.lsq0.loadToUse::min_value 1.1968580000000002
system.switch_cpus.lsq0.loadToUse::max_value 1739.7566040000002
system.switch_cpus.lsq0.loadToUse::total 20953895.410750996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 59473954909.0615
system.switch_cpus.rename.squashCycles 1456354.229898
system.switch_cpus.rename.idleCycles 36358434.100432
system.switch_cpus.rename.blockCycles 20306702.577848
system.switch_cpus.rename.serializeStallCycles 67.882458
system.switch_cpus.rename.runCycles 57307493.601716004
system.switch_cpus.rename.unblockCycles 3512241.0689629996
system.switch_cpus.rename.renamedInsts 123694664.41311403
system.switch_cpus.rename.ROBFullEvents 436829.508357
system.switch_cpus.rename.IQFullEvents 89064.16912600001
system.switch_cpus.rename.LQFullEvents 371866.40055099997
system.switch_cpus.rename.SQFullEvents 2495051.6072899997
system.switch_cpus.rename.fullRegistersEvents 65613.726094
system.switch_cpus.rename.renamedOperands 158739354.683275
system.switch_cpus.rename.lookups 235617670.760403
system.switch_cpus.rename.intLookups 164820095.69808698
system.switch_cpus.rename.vecLookups 631969.9674489999
system.switch_cpus.rename.vecPredLookups 19391.428252
system.switch_cpus.rename.committedMaps 130105176.76221697
system.switch_cpus.rename.undoneMaps 28634171.575832993
system.switch_cpus.rename.serializing 4.337726
system.switch_cpus.rename.tempSerializing 0.0
system.switch_cpus.rename.skidInsts 1060871.787886
system.switch_cpus.rob.reads 212866540.78717598
system.switch_cpus.rob.writes 245116814.22432098
system.switch_cpus.rob.squashedLoads 3627444.5468659997
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 958045.041234
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.78101999
system.switch_cpus.thread_0.numOps 102280197.47206001
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 772771.348953
system.tol2bus.transDist::WritebackDirty 883176.123853
system.tol2bus.transDist::WritebackClean 851.5844240000001
system.tol2bus.transDist::CleanEvict 241420.31546999997
system.tol2bus.transDist::ReadExReq 169281.686334
system.tol2bus.transDist::ReadExResp 169281.653678
system.tol2bus.transDist::ReadCleanReq 863.817687
system.tol2bus.transDist::ReadSharedReq 771909.5774559999
system.tol2bus.pktCount::total 2826148.694053
system.tol2bus.pktSize::total 108321330.436928
system.tol2bus.snoops 183405.54818
system.tol2bus.snoopTraffic 8547829.869888
system.tol2bus.snoopFanout::samples 1125458.845149
system.tol2bus.snoopFanout::mean 0.000282015054
system.tol2bus.snoopFanout::stdev 0.016478425815
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1125183.964508
system.tol2bus.snoopFanout::1 274.88064099999997
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9993420000000001
system.tol2bus.snoopFanout::total 1125458.845149
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 59473954909.0615
system.tol2bus.reqLayer0.occupancy 1692515752.8279996
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 1312180.66662
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1411786368.3593223
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1884095.7725360005
system.tol2bus.snoop_filter.hitSingleRequests 942042.3872339999
system.tol2bus.snoop_filter.hitMultiRequests 23.563159999999996
system.tol2bus.snoop_filter.totSnoops 251.40581399999996
system.tol2bus.snoop_filter.hitSingleSnoops 251.40581399999996
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::4 12428.672333999997
system.mem_ctrls.rdPerTurnAround::12-15 3.4900260000000003
system.mem_ctrls.rdPerTurnAround::16-19 462.24759299999994
system.mem_ctrls.rdPerTurnAround::20-23 1271.660355
system.mem_ctrls.rdPerTurnAround::24-27 768.541098
system.mem_ctrls.rdPerTurnAround::28-31 206.202675
system.mem_ctrls.rdPerTurnAround::32-35 57.433542
system.mem_ctrls.rdPerTurnAround::36-39 31.104174000000004
system.mem_ctrls.rdPerTurnAround::40-43 15.963192000000001
system.mem_ctrls.rdPerTurnAround::44-47 11.348868
system.mem_ctrls.rdPerTurnAround::48-51 6.994095
system.mem_ctrls.rdPerTurnAround::52-55 5.111598
system.mem_ctrls.rdPerTurnAround::56-59 3.070602
system.mem_ctrls.rdPerTurnAround::60-63 2.899179
system.mem_ctrls.rdPerTurnAround::64-67 2.352549
system.mem_ctrls.rdPerTurnAround::68-71 1.748829
system.mem_ctrls.rdPerTurnAround::72-75 0.375207
system.mem_ctrls.rdPerTurnAround::76-79 0.9412739999999999
system.mem_ctrls.rdPerTurnAround::104-107 0.120744
system.mem_ctrls.wrPerTurnAround::20 25.039510999999997
system.mem_ctrls.wrPerTurnAround::21 2.384793
system.mem_ctrls.rdPerTurnAround::15872-16383 0.346284
system.mem_ctrls.rdPerTurnAround::92-95 0.254463
system.mem_ctrls.rdPerTurnAround::108-111 0.254463
system.mem_ctrls.dram.bytesPerActivate::64-127 13.870494
system.mem_ctrls.dram.bytesPerActivate::192-255 13.870494
system.mem_ctrls.dram.bytesPerActivate::320-383 13.789380000000001
system.mem_ctrls.dram.bytesPerActivate::448-511 13.789380000000001
system.mem_ctrls.dram.bytesPerActivate::576-639 13.870494
system.mem_ctrls.dram.bytesPerActivate::704-767 13.870494
system.mem_ctrls.dram.bytesPerActivate::768-831 401.027616
system.mem_ctrls.rdPerTurnAround::1024-1535 0.257585
system.mem_ctrls.rdPerTurnAround::14-15 6.011316
system.mem_ctrls.rdPerTurnAround::16-17 128.260493
system.mem_ctrls.rdPerTurnAround::18-19 452.721479
system.mem_ctrls.rdPerTurnAround::20-21 692.568613
system.mem_ctrls.rdPerTurnAround::22-23 634.945189
system.mem_ctrls.rdPerTurnAround::24-25 440.756938
system.mem_ctrls.rdPerTurnAround::26-27 249.29394
system.mem_ctrls.rdPerTurnAround::28-29 129.307266
system.mem_ctrls.rdPerTurnAround::30-31 55.61016500000001
system.mem_ctrls.rdPerTurnAround::32-33 19.978541999999997
system.mem_ctrls.rdPerTurnAround::34-35 6.417564
system.mem_ctrls.rdPerTurnAround::36-37 2.876376
system.mem_ctrls.rdPerTurnAround::38-39 1.1882519999999999
system.mem_ctrls.rdPerTurnAround::40-41 0.502293
system.l2.ReadExReq.misses::cpu.data 0.272021
system.l2.ReadExReq.accesses::cpu.data 0.272021
system.l2.ReadExReq.missRate::cpu.data 0.260389
system.mem_ctrls.rdPerTurnAround::0-2047 50.731142
system.mem_ctrls.rdPerTurnAround::32768-34815 0.000658
system.mem_ctrls.rdPerTurnAround::0-127 450.02264999999994
system.mem_ctrls.rdPerTurnAround::128-255 0.000658
system.mem_ctrls.rdPerTurnAround::1408-1535 0.000658
system.mem_ctrls.rdPerTurnAround::2304-2431 0.000658
system.mem_ctrls.rdPerTurnAround::14848-15359 0.066359
system.mem_ctrls.rdPerTurnAround::0-15 0.44308
system.mem_ctrls.rdPerTurnAround::16-31 279.195785
system.mem_ctrls.rdPerTurnAround::32-47 10.800075
system.mem_ctrls.rdPerTurnAround::48-63 3.156945
system.mem_ctrls.rdPerTurnAround::64-79 0.99693
system.mem_ctrls.rdPerTurnAround::80-95 0.498465
system.mem_ctrls.rdPerTurnAround::96-111 0.55385
system.mem_ctrls.rdPerTurnAround::112-127 0.276925
system.mem_ctrls.rdPerTurnAround::128-143 0.276925
system.mem_ctrls.rdPerTurnAround::144-159 0.22154
system.mem_ctrls.rdPerTurnAround::160-175 0.11077
system.mem_ctrls.rdPerTurnAround::288-303 0.055385
system.mem_ctrls.rdPerTurnAround::12-13 0.081333
system.mem_ctrls.rdPerTurnAround::0-1023 1201.296572
system.mem_ctrls.rdPerTurnAround::16384-17407 0.032582
system.mem_ctrls.rdPerTurnAround::8-15 0.586476
system.mem_ctrls.rdPerTurnAround::16-23 122.084754
system.mem_ctrls.rdPerTurnAround::24-31 61.384488
system.mem_ctrls.rdPerTurnAround::32-39 5.734432
system.mem_ctrls.rdPerTurnAround::40-47 1.9223379999999999
system.mem_ctrls.rdPerTurnAround::48-55 1.368444
system.mem_ctrls.rdPerTurnAround::56-63 0.619058
system.mem_ctrls.rdPerTurnAround::64-71 0.358402
system.mem_ctrls.rdPerTurnAround::72-79 0.260656
system.mem_ctrls.rdPerTurnAround::80-87 0.195492
system.mem_ctrls.rdPerTurnAround::88-95 0.16291
system.mem_ctrls.rdPerTurnAround::96-103 0.16291
system.mem_ctrls.rdPerTurnAround::104-111 0.195492
system.mem_ctrls.rdPerTurnAround::112-119 0.032582
system.mem_ctrls.rdPerTurnAround::120-127 0.065164
system.mem_ctrls.rdPerTurnAround::128-135 0.097746
system.mem_ctrls.rdPerTurnAround::136-143 0.097746
system.mem_ctrls.rdPerTurnAround::24576-25599 0.024607
system.mem_ctrls.rdPerTurnAround::17408-18431 0.113477
system.mem_ctrls.rdPerTurnAround::12800-13311 0.070359
system.mem_ctrls.rdPerTurnAround::15360-15871 0.088333
system.mem_ctrls.rdPerTurnAround::42-43 0.088333
system.mem_ctrls.rdPerTurnAround::54-55 0.088333
system.mem_ctrls.rdPerTurnAround::2048-3071 0.026949
system.mem_ctrls.rdPerTurnAround::19456-20479 0.026949
system.mem_ctrls.wrPerTurnAround::22 0.026949
CPI 1.1894791007859518

Per-Address PND Load Violations:
