#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 16 16:55:23 2021
# Process ID: 18628
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28920
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.406 ; gain = 0.000 ; free physical = 84719 ; free virtual = 127459
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 72'b000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 72'b000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 72'b000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 72'b000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 72'b000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 72'b000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 72'b000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 72'b000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 72'b000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 72'b000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 72'b000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 72'b000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 72'b000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 72'b000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 72'b000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 72'b000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 72'b000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 72'b000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 72'b000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 72'b000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 72'b000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 72'b000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 72'b000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 72'b000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 72'b000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 72'b000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 72'b000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 72'b000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 72'b000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 72'b000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 72'b000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 72'b000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 72'b000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 72'b000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 72'b000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 72'b000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 72'b000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 72'b000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 72'b000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 72'b000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 72'b000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 72'b000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 72'b000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 72'b000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 72'b000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 72'b000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 72'b000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 72'b000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 72'b000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 72'b000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 72'b000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 72'b000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 72'b000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 72'b000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 72'b000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 72'b000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 72'b000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 72'b000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 72'b000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 72'b001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 72'b010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 72'b100000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64s_11ns_64_68_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_urem_64s_11ns_64_68_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64s_11ns_64_68_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_urem_64s_11ns_64_68_seq_1.v:82]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64s_11ns_64_68_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_urem_64s_11ns_64_68_seq_1.v:7]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
	Parameter cal_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64s_11ns_64_68_seq_1_div_u' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_urem_64s_11ns_64_68_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64s_11ns_64_68_seq_1_div' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_urem_64s_11ns_64_68_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64s_11ns_64_68_seq_1' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_urem_64s_11ns_64_68_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'fn1_mac_muladd_8s_17s_16ns_24_4_1' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_mac_muladd_8s_17s_16ns_24_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_mac_muladd_8s_17s_16ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0' (4#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_mac_muladd_8s_17s_16ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mac_muladd_8s_17s_16ns_24_4_1' (5#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1_mac_muladd_8s_17s_16ns_24_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'fn1' (6#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5d36/hdl/verilog/fn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (7#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.406 ; gain = 0.000 ; free physical = 84753 ; free virtual = 127494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.406 ; gain = 0.000 ; free physical = 85431 ; free virtual = 128172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.406 ; gain = 0.000 ; free physical = 85431 ; free virtual = 128173
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2394.406 ; gain = 0.000 ; free physical = 85485 ; free virtual = 128226
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.152 ; gain = 0.000 ; free physical = 84459 ; free virtual = 127200
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2508.090 ; gain = 5.938 ; free physical = 84457 ; free virtual = 127197
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2508.090 ; gain = 113.684 ; free physical = 85103 ; free virtual = 127845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2508.090 ; gain = 113.684 ; free physical = 85103 ; free virtual = 127845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2508.090 ; gain = 113.684 ; free physical = 85103 ; free virtual = 127845
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2508.090 ; gain = 113.684 ; free physical = 85095 ; free virtual = 127837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   65 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  73 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((A:0x3fff362b)'*B2)')'.
DSP Report: register mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2508.090 ; gain = 113.684 ; free physical = 85083 ; free virtual = 127829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0 | (C+((A:0x3fff362b)'*B2)')' | 9      | 18     | 17     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2508.090 ; gain = 113.684 ; free physical = 84888 ; free virtual = 127657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2508.090 ; gain = 113.684 ; free physical = 84886 ; free virtual = 127656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2508.090 ; gain = 113.684 ; free physical = 84885 ; free virtual = 127655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.043 ; gain = 116.637 ; free physical = 84871 ; free virtual = 127650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.043 ; gain = 116.637 ; free physical = 84871 ; free virtual = 127650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.043 ; gain = 116.637 ; free physical = 84871 ; free virtual = 127650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.043 ; gain = 116.637 ; free physical = 84871 ; free virtual = 127650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.043 ; gain = 116.637 ; free physical = 84871 ; free virtual = 127650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.043 ; gain = 116.637 ; free physical = 84871 ; free virtual = 127650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    17|
|2     |DSP48E1 |     1|
|3     |LUT1    |     2|
|4     |LUT2    |    70|
|5     |LUT3    |    67|
|6     |LUT4    |    65|
|7     |LUT5    |     1|
|8     |LUT6    |    14|
|9     |FDRE    |   408|
|10    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.043 ; gain = 116.637 ; free physical = 84871 ; free virtual = 127650
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2511.043 ; gain = 2.953 ; free physical = 84937 ; free virtual = 127715
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2511.051 ; gain = 116.637 ; free physical = 84937 ; free virtual = 127715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.051 ; gain = 0.000 ; free physical = 85020 ; free virtual = 127798
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.027 ; gain = 0.000 ; free physical = 85029 ; free virtual = 127807
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2546.027 ; gain = 151.719 ; free physical = 85273 ; free virtual = 128050
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 2ef52d08652953e9
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 16 16:55:53 2021...
