
---------- Begin Simulation Statistics ----------
final_tick                                20672317000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234982                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445700                       # Number of bytes of host memory used
host_op_rate                                   385250                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.01                       # Real time elapsed on the host
host_tick_rate                              295258863                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16452039                       # Number of instructions simulated
sim_ops                                      26972999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020672                       # Number of seconds simulated
sim_ticks                                 20672317000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6452039                       # Number of instructions committed
system.cpu0.committedOps                     10609538                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.407988                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3280428                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1023618                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2529                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     453960                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           87                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       20413240                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.156055                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3019915                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          255                       # TLB misses on write requests
system.cpu0.numCycles                        41344588                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               8459      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8985583     84.69%     84.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.06%     84.83% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1578      0.01%     84.85% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      1.32%     86.16% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     86.16% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     86.16% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     86.16% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     86.16% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     86.16% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     86.16% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     86.16% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     86.17% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     86.17% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     86.19% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     86.19% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.02%     86.20% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.17%     86.37% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     86.37% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     86.37% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     86.38% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     86.38% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     86.38% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     86.38% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.27%     86.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     86.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     86.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.33%     86.97% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     86.97% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     86.97% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.46%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.44% # Class of committed instruction
system.cpu0.op_class_0::MemRead                819106      7.72%     95.16% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               387594      3.65%     98.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.76%     99.57% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.43%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                10609538                       # Class of committed instruction
system.cpu0.tickCycles                       20931348                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.134463                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149792                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469160                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2715                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        8626361                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.241869                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4763929                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          260                       # TLB misses on write requests
system.cpu1.numCycles                        41344634                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32718273                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       151753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        304533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       596715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4103                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1193495                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4103                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             138787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62442                       # Transaction distribution
system.membus.trans_dist::CleanEvict            89311                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        138788                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       457312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       457312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 457312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13774144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13774144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13774144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            152780                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  152780    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              152780                       # Request fanout histogram
system.membus.reqLayer4.occupancy           608821500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          806191500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2951926                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2951926                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2951926                       # number of overall hits
system.cpu0.icache.overall_hits::total        2951926                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        67925                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         67925                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        67925                       # number of overall misses
system.cpu0.icache.overall_misses::total        67925                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1423733000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1423733000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1423733000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1423733000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3019851                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3019851                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3019851                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3019851                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.022493                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.022493                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.022493                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.022493                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20960.368053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20960.368053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20960.368053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20960.368053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67908                       # number of writebacks
system.cpu0.icache.writebacks::total            67908                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67925                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67925                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67925                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67925                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1355809000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1355809000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1355809000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1355809000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.022493                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.022493                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.022493                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.022493                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19960.382775                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19960.382775                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19960.382775                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19960.382775                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67908                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2951926                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2951926                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        67925                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        67925                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1423733000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1423733000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3019851                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3019851                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.022493                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.022493                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20960.368053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20960.368053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67925                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67925                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1355809000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1355809000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.022493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.022493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19960.382775                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19960.382775                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999296                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3019850                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67924                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            44.459249                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999296                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24226732                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24226732                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1263172                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1263172                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1263229                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1263229                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       187217                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187217                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       187274                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187274                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10889030500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10889030500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10889030500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10889030500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1450389                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1450389                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1450503                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1450503                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.129081                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.129081                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.129110                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.129110                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 58162.616109                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58162.616109                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 58144.913336                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58144.913336                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        98746                       # number of writebacks
system.cpu0.dcache.writebacks::total            98746                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9773                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9773                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9773                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9773                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       177444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       177444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       177501                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       177501                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10100538500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10100538500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10101812000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10101812000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.122342                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.122342                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.122372                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.122372                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 56922.400870                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56922.400870                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 56911.296274                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56911.296274                       # average overall mshr miss latency
system.cpu0.dcache.replacements                177485                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       849561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         849561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       167777                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       167777                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   9681377500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9681377500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1017338                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1017338                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.164918                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.164918                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 57703.842005                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57703.842005                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       166317                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       166317                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   9434546000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9434546000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.163483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.163483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 56726.287752                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56726.287752                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       413611                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        413611                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        19440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        19440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1207653000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1207653000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       433051                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       433051                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.044891                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044891                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62122.067901                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62122.067901                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11127                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11127                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    665992500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    665992500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025694                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025694                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59853.734160                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59853.734160                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1273500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1273500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 22342.105263                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 22342.105263                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999338                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1440730                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           177501                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.116743                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999338                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11781525                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11781525                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4692881                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4692881                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4692881                       # number of overall hits
system.cpu1.icache.overall_hits::total        4692881                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70984                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70984                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70984                       # number of overall misses
system.cpu1.icache.overall_misses::total        70984                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1272132000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1272132000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1272132000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1272132000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4763865                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4763865                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4763865                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4763865                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014901                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014901                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014901                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014901                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17921.390736                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17921.390736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17921.390736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17921.390736                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        70968                       # number of writebacks
system.cpu1.icache.writebacks::total            70968                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        70984                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        70984                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        70984                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        70984                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1201148000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1201148000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1201148000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1201148000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014901                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014901                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014901                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014901                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16921.390736                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16921.390736                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16921.390736                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16921.390736                       # average overall mshr miss latency
system.cpu1.icache.replacements                 70968                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4692881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4692881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70984                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70984                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1272132000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1272132000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4763865                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4763865                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014901                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014901                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17921.390736                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17921.390736                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        70984                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        70984                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1201148000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1201148000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014901                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014901                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16921.390736                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16921.390736                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999280                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4763865                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            70984                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.111814                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999280                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38181904                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38181904                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810441                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810441                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810498                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810498                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290384                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290384                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290441                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290441                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   5419135000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5419135000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   5419135000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5419135000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100825                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100825                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100939                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100939                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138224                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138224                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138243                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138243                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18661.961403                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18661.961403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 18658.298932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18658.298932                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       259351                       # number of writebacks
system.cpu1.dcache.writebacks::total           259351                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10071                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280313                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280313                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280370                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280370                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4648074000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4648074000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4649078500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4649078500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16581.728282                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16581.728282                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 16581.939937                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16581.939937                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280354                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   4415111000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4415111000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 16358.927711                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16358.927711                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4088480500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4088480500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 15231.199800                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15231.199800                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1004024000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1004024000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 48991.119352                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48991.119352                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8609                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8609                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11885                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11885                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    559593500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    559593500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 47084.013462                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47084.013462                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1004500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1004500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 17622.807018                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 17622.807018                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090868                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.457531                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999319                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999957                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087882                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087882                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               61099                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               55608                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               66915                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              260378                       # number of demand (read+write) hits
system.l2.demand_hits::total                   444000                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              61099                       # number of overall hits
system.l2.overall_hits::.cpu0.data              55608                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              66915                       # number of overall hits
system.l2.overall_hits::.cpu1.data             260378                       # number of overall hits
system.l2.overall_hits::total                  444000                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            121893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             19992                       # number of demand (read+write) misses
system.l2.demand_misses::total                 152780                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6826                       # number of overall misses
system.l2.overall_misses::.cpu0.data           121893                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4069                       # number of overall misses
system.l2.overall_misses::.cpu1.data            19992                       # number of overall misses
system.l2.overall_misses::total                152780                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    551566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   9243234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    338684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1484517000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11618001500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    551566000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   9243234000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    338684500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1484517000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11618001500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          177501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           70984                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596780                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         177501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          70984                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596780                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.100493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.686717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.057323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.071306                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256007                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.100493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.686717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.057323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.071306                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256007                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80803.691767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75830.720386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83235.315802                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 74255.552221                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76043.994633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80803.691767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75830.720386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83235.315802                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 74255.552221                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76043.994633                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62442                       # number of writebacks
system.l2.writebacks::total                     62442                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         6826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       121893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        19992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            152780                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       121893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        19992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           152780                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    483316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   8024304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    297994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1284597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10090211500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    483316000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   8024304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    297994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1284597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10090211500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.100493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.686717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.057323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.071306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256007                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.100493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.686717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.057323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.071306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256007                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70805.156754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65830.720386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73235.315802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 64255.552221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66044.060086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70805.156754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65830.720386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73235.315802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 64255.552221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66044.060086                       # average overall mshr miss latency
system.l2.replacements                         155804                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       358097                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           358097                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       358097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       358097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       138876                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           138876                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       138876                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       138876                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             3278                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5742                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9020                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7849                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           6143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    612844500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    479444000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1092288500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             23012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.705401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.516870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.608031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78079.309466                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 78047.208204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78065.215838                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7849                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         6143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    534354500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    418014000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    952368500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.705401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.516870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.608031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68079.309466                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 68047.208204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68065.215838                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         61099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         66915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             128014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10895                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    551566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    338684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    890250500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        70984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         138909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.100493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.057323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.078433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80803.691767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83235.315802                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81711.840294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4069                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10895                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    483316000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    297994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    781310500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.100493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.057323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.078433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70805.156754                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73235.315802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71712.758146                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        52330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       254636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            306966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       114044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        13849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          127893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   8630389500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1005073000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9635462500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        434859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.685468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.051582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.294102                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 75675.962786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 72573.687631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75340.030338                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       114044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        13849                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       127893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   7489949500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    866583000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8356532500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.685468                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.051582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.294102                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 65675.962786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 62573.687631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65340.030338                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.842575                       # Cycle average of tags in use
system.l2.tags.total_refs                     1193442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    156828                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.609878                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.048214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       38.421003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      341.121948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       69.547531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      542.703879                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.333127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.067918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.529984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998870                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9704788                       # Number of tag accesses
system.l2.tags.data_accesses                  9704788                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        436800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       7801152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        260416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1279488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9777856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       436800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       260416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        697216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3996288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3996288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         121893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          19992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              152779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62442                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21129707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        377371922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         12597330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61893788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             472992747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21129707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     12597330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33727037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193315921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193315921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193315921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21129707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       377371922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        12597330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61893788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            666308668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     61948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    119256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     16654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000872060500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3680                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3680                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              357355                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58330                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      152780                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62442                       # Number of write requests accepted
system.mem_ctrls.readBursts                    152780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5975                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   494                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            21854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2049                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1109803500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3862397250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7559.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26309.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54692                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                152780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    491.017975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.815968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.160125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6165     22.66%     22.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5155     18.95%     41.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2477      9.10%     50.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1764      6.48%     57.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1185      4.36%     61.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1045      3.84%     65.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          820      3.01%     68.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          763      2.80%     71.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7831     28.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.818207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.564398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.012550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3375     91.71%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           90      2.45%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           79      2.15%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           34      0.92%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.76%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           19      0.52%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           11      0.30%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           15      0.41%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      0.22%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.05%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.08%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3680                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.827717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.795971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2169     58.94%     58.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              166      4.51%     63.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1181     32.09%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              144      3.91%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.41%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3680                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9395520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  382400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3963264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9777920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3996288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       454.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    473.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20672287000                       # Total gap between requests
system.mem_ctrls.avgGap                      96050.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       436864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      7632384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       260416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1065856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3963264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21132802.868686661124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 369207960.578390896320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 12597330.042878115550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 51559580.863625496626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191718422.274581044912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       121893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        19992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62442                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    203664000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3032516750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    131069500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    495147000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 495536115000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29836.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     24878.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32211.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     24767.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7935942.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            102851700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             54666975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           617909880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          185915520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1631254560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7261781190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1822985760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11677365585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.879379                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4660520500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    690040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15321756500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             91413420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             48576000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           430277820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          137338200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1631254560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6686871210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2307120480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11332851690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.213908                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5919794250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    690040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14062482750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            573767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       420539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       138876                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          193104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            23012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           23012                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        138909                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       434859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       203757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       532487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       212936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1790274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8693248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17679808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9084928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     34542144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               70000128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          155804                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3996288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           752584                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.073635                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 748481     99.45%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4103      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             752584                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1093720500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420648812                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         106504443                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         266802396                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101919932                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20672317000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
