{
	"inputtext" : ["<NAME>", "<INPUT_BIT1>", "<INPUT_BIT2>", "<INPUT_CARRY_BIT>", "<CARRY_BIT>", "<SUM_BIT>"],
	"moduleName" : "1-bit Full Adder",
	"moduleCode" : "-- VHDL Configurator\n-- 1-Bit Full Adder \n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\n\tPort ( <INPUT_BIT1> : in STD_LOGIC;\n\t<INPUT_BIT2> : in STD_LOGIC;\n\t--\n\t<CARRY_BIT> : out STD_LOGIC;\n\t<SUM_BIT> : out STD_LOGIC);\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\n\nbegin\n\n\tFULL_ADDER_PROC: process(<INPUT_BIT1>, <INPUT_BIT2>, <INPUT_CARRY_BIT>)\n\tbegin\n\t\tif <INPUT_BIT1> = '0' then\n\t\t\tif <INPUT_BIT2> = '1' and <INPUT_CARRY_BIT> = '1' then\n\t\t\t\t<SUM_BIT> <= '0';\n\t\t\t\t<CARRY_BIT> <= '1';\n\t\t\telse\n\t\t\t\tif <INPUT_BIT2> = '0' and <INPUT_CARRY_BIT> = '0' then\n\t\t\t\t\t<SUM_BIT> <= '0';\n\t\t\t\telse\n\t\t\t\t\t<SUM_BIT> <= '1';\n\t\t\t\tend if;\n\t\t\t\t<CARRY_BIT> <= '0';\n\t\t\tend if;\n\t\telse\n\t\t\tif <INPUT_BIT2> = '1' or <INPUT_CARRY_BIT> = '1' then\n\t\t\t\t<CARRY_BIT> <= '1';\n\t\t\telse\n\t\t\t<CARRY_BIT> <= '0';\n\t\tend if;\n\t\tif (<INPUT_BIT2> = '1' and <INPUT_CARRY_BIT> = '1') or (<INPUT_BIT2> = '0' and <INPUT_CARRY_BIT> = '0') then\n\t\t\t<SUM_BIT> <= '1';\n\t\telse\n\t\t\t<SUM_BIT> <= '0';\n\t\tend if;\n\tend if;\n\tend process;\n\nend Behavioral;"
}
