/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  reg [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [25:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_1z ? celloutsig_1_2z[2] : celloutsig_1_3z[14];
  assign celloutsig_1_14z = celloutsig_1_3z[18] ? celloutsig_1_1z : celloutsig_1_9z;
  assign celloutsig_0_6z = celloutsig_0_0z[2] ? in_data[57] : celloutsig_0_5z[2];
  assign celloutsig_0_14z = celloutsig_0_13z[3] ? celloutsig_0_12z : celloutsig_0_11z;
  assign celloutsig_1_9z = !(celloutsig_1_1z ? celloutsig_1_5z : celloutsig_1_7z);
  assign celloutsig_1_17z = !(celloutsig_1_2z[3] ? celloutsig_1_10z : celloutsig_1_10z);
  assign celloutsig_0_15z = !(celloutsig_0_8z ? celloutsig_0_4z : celloutsig_0_12z);
  assign celloutsig_1_13z = ~(celloutsig_1_7z | in_data[163]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[4] | celloutsig_0_0z[11]);
  assign celloutsig_1_10z = ~((celloutsig_1_3z[7] | celloutsig_1_1z) & celloutsig_1_7z);
  assign celloutsig_1_16z = ~((celloutsig_1_9z | celloutsig_1_15z) & celloutsig_1_4z);
  assign celloutsig_0_9z = ~((celloutsig_0_7z | celloutsig_0_0z[9]) & celloutsig_0_3z[6]);
  assign celloutsig_0_19z = ~((celloutsig_0_4z | celloutsig_0_15z) & celloutsig_0_6z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[6] | celloutsig_1_2z[3]) & (celloutsig_1_6z | celloutsig_1_1z));
  assign celloutsig_1_19z = ~((celloutsig_1_2z[1] | celloutsig_1_3z[23]) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_0_8z = ~((celloutsig_0_4z | celloutsig_0_7z) & (celloutsig_0_1z | celloutsig_0_5z[4]));
  assign celloutsig_0_16z = ~((celloutsig_0_6z | celloutsig_0_12z) & (celloutsig_0_3z[6] | celloutsig_0_5z[2]));
  assign celloutsig_0_17z = ~((celloutsig_0_10z | celloutsig_0_5z[1]) & (celloutsig_0_8z | celloutsig_0_10z));
  assign celloutsig_1_12z = celloutsig_1_4z ^ in_data[190];
  assign celloutsig_1_15z = celloutsig_1_4z ^ celloutsig_1_14z;
  assign celloutsig_1_4z = celloutsig_1_2z[4] ^ in_data[113];
  assign celloutsig_1_18z = { celloutsig_1_3z[10:5], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z } / { 1'h1, celloutsig_1_3z[11:7], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:2], celloutsig_0_2z } == { celloutsig_0_0z[14:12], celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_0z == { celloutsig_0_0z[13:0], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_3z[8:1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z } <= { celloutsig_0_0z[3:0], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_4z = { in_data[86:81], celloutsig_0_1z } && celloutsig_0_0z[6:0];
  assign celloutsig_1_1z = celloutsig_1_0z && celloutsig_1_0z;
  assign celloutsig_0_11z = { in_data[92:90], celloutsig_0_9z } || celloutsig_0_3z[5:2];
  assign celloutsig_0_12z = { celloutsig_0_3z[7:1], celloutsig_0_1z } || { celloutsig_0_3z[7:1], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[132:122] % { 1'h1, in_data[185:176] };
  assign celloutsig_1_5z = { celloutsig_1_0z[6:1], celloutsig_1_4z } != { in_data[156:151], celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[130:128] != { celloutsig_1_3z[17], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_16z } != { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[43:29] | in_data[24:10];
  assign celloutsig_0_13z = celloutsig_0_3z[9:6] | { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_3z = in_data[132:108] | { in_data[125:123], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_21z = { in_data[37:32], celloutsig_0_11z } <<< { celloutsig_0_3z[9:4], celloutsig_0_19z };
  assign celloutsig_1_2z = in_data[153:149] <<< celloutsig_1_0z[9:5];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_3z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[87:78], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_5z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_3z[7:6], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_10z = ~((celloutsig_0_8z & celloutsig_0_6z) | (celloutsig_0_5z[2] & celloutsig_0_9z));
  assign { out_data[153:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
