{"vcs1":{"timestamp_begin":1728771661.036086220, "rt":1.75, "ut":0.72, "st":0.33}}
{"vcselab":{"timestamp_begin":1728771662.880125082, "rt":1.39, "ut":0.29, "st":0.21}}
{"link":{"timestamp_begin":1728771664.349865584, "rt":0.35, "ut":0.11, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728771660.323500881}
{"VCS_COMP_START_TIME": 1728771660.323500881}
{"VCS_COMP_END_TIME": 1728771787.873619309}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332596}}
{"stitch_vcselab": {"peak_mem": 231556}}
