<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: fam15h_nb.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_fe2167e8fa6e01833137d728e053d17a.html">amd64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fam15h_nb.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::amd64::fam15h_nb{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> fam15h_nb : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        DRAM_ACCESSES = 0xe0, <span class="comment">// DRAM Accesses</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        DRAM_ACCESSES__MASK__AMD64_FAM15H_NB_DRAM_ACCESSES__DCT0_PAGE_HIT = 0x1, <span class="comment">// DCT0 Page hit</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        DRAM_ACCESSES__MASK__AMD64_FAM15H_NB_DRAM_ACCESSES__DCT0_PAGE_MISS = 0x2, <span class="comment">// DCT0 Page Miss</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        DRAM_ACCESSES__MASK__AMD64_FAM15H_NB_DRAM_ACCESSES__DCT0_PAGE_CONFLICT = 0x4, <span class="comment">// DCT0 Page Conflict</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        DRAM_ACCESSES__MASK__AMD64_FAM15H_NB_DRAM_ACCESSES__DCT1_PAGE_HIT = 0x8, <span class="comment">// DCT1 Page hit</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        DRAM_ACCESSES__MASK__AMD64_FAM15H_NB_DRAM_ACCESSES__DCT1_PAGE_MISS = 0x10, <span class="comment">// DCT1 Page Miss</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        DRAM_ACCESSES__MASK__AMD64_FAM15H_NB_DRAM_ACCESSES__DCT1_PAGE_CONFLICT = 0x20, <span class="comment">// DCT1 Page Conflict</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        DRAM_ACCESSES__MASK__AMD64_FAM15H_NB_DRAM_ACCESSES__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        DRAM_CONTROLLER_PAGE_TABLE_OVERFLOWS = 0xe1, <span class="comment">// DRAM Controller Page Table Overflows</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        DRAM_CONTROLLER_PAGE_TABLE_OVERFLOWS__MASK__AMD64_FAM15H_NB_DRAM_CONTROLLER_PAGE_TABLE_OVERFLOWS__DCT0_PAGE_TABLE_OVERFLOW = 0x1, <span class="comment">// DCT0 Page Table Overflow</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        DRAM_CONTROLLER_PAGE_TABLE_OVERFLOWS__MASK__AMD64_FAM15H_NB_DRAM_CONTROLLER_PAGE_TABLE_OVERFLOWS__DCT1_PAGE_TABLE_OVERFLOW = 0x2, <span class="comment">// DCT1 Page Table Overflow</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        DRAM_CONTROLLER_PAGE_TABLE_OVERFLOWS__MASK__AMD64_FAM15H_NB_DRAM_CONTROLLER_PAGE_TABLE_OVERFLOWS__ALL = 0x3, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED = 0xe2, <span class="comment">// Memory Controller DRAM Command Slots Missed</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED__DCT0_COMMAND_SLOTS_MISSED = 0x1, <span class="comment">// DCT0 Command Slots Missed (in MemClks)</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED__DCT1_COMMAND_SLOTS_MISSED = 0x2, <span class="comment">// DCT1 Command Slots Missed (in MemClks)</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_DRAM_COMMAND_SLOTS_MISSED__ALL = 0x3, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS = 0xe3, <span class="comment">// Memory Controller Turnarounds</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_TURNAROUNDS__DCT0_DIMM_TURNAROUND = 0x1, <span class="comment">// DCT0 DIMM (chip select) turnaround</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_TURNAROUNDS__DCT0_READ_WRITE_TURNAROUND = 0x2, <span class="comment">// DCT0 Read to write turnaround</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_TURNAROUNDS__DCT0_WRITE_READ_TURNAROUND = 0x4, <span class="comment">// DCT0 Write to read turnaround</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_TURNAROUNDS__DCT1_DIMM_TURNAROUND = 0x8, <span class="comment">// DCT1 DIMM (chip select) turnaround</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_TURNAROUNDS__DCT1_READ_WRITE_TURNAROUND = 0x10, <span class="comment">// DCT1 Read to write turnaround</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_TURNAROUNDS__DCT1_WRITE_READ_TURNAROUND = 0x20, <span class="comment">// DCT1 Write to read turnaround</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        MEMORY_CONTROLLER_TURNAROUNDS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_TURNAROUNDS__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION = 0xe4, <span class="comment">// Memory Controller Bypass Counter Saturation</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__MEMORY_CONTROLLER_HIGH_PRIORITY_BYPASS = 0x1, <span class="comment">// Memory controller high priority bypass</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__MEMORY_CONTROLLER_MEDIUM_PRIORITY_BYPASS = 0x2, <span class="comment">// Memory controller medium priority bypass</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__DCT0_DCQ_BYPASS = 0x4, <span class="comment">// DCT0 DCQ bypass</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__DCT1_DCQ_BYPASS = 0x8, <span class="comment">// DCT1 DCQ bypass</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION__ALL = 0xf, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        THERMAL_STATUS = 0xe8, <span class="comment">// Thermal Status</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM15H_NB_THERMAL_STATUS__NUM_HTC_TRIP_POINT_CROSSED = 0x4, <span class="comment">// Number of times the HTC trip point is crossed</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM15H_NB_THERMAL_STATUS__NUM_CLOCKS_HTC_PSTATE_INACTIVE = 0x20, <span class="comment">// Number of clocks HTC P-state is inactive</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM15H_NB_THERMAL_STATUS__NUM_CLOCKS_HTC_PSTATE_ACTIVE = 0x40, <span class="comment">// Number of clocks HTC P-state is active</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        THERMAL_STATUS__MASK__AMD64_FAM15H_NB_THERMAL_STATUS__ALL = 0x64, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO = 0xe9, <span class="comment">// CPU/IO Requests to Memory/IO</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__REMOTE_IO_TO_LOCAL_IO = 0x61, <span class="comment">// Remote IO to Local IO</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__REMOTE_CPU_TO_LOCAL_IO = 0x64, <span class="comment">// Remote CPU to Local IO</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__LOCAL_IO_TO_REMOTE_IO = 0x91, <span class="comment">// Local IO to Remote IO</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__LOCAL_IO_TO_REMOTE_MEM = 0x92, <span class="comment">// Local IO to Remote Mem</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__LOCAL_CPU_TO_REMOTE_IO = 0x94, <span class="comment">// Local CPU to Remote IO</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__LOCAL_CPU_TO_REMOTE_MEM = 0x98, <span class="comment">// Local CPU to Remote Mem</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__LOCAL_IO_TO_LOCAL_IO = 0xa1, <span class="comment">// Local IO to Local IO</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__LOCAL_IO_TO_LOCAL_MEM = 0xa2, <span class="comment">// Local IO to Local Mem</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__LOCAL_CPU_TO_LOCAL_IO = 0xa4, <span class="comment">// Local CPU to Local IO</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        CPU_IO_REQUESTS_TO_MEMORY_IO__MASK__AMD64_FAM15H_NB_CPU_IO_REQUESTS_TO_MEMORY_IO__LOCAL_CPU_TO_LOCAL_MEM = 0xa8, <span class="comment">// Local CPU to Local Mem</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        CACHE_BLOCK_COMMANDS = 0xea, <span class="comment">// Cache Block Commands</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        CACHE_BLOCK_COMMANDS__MASK__AMD64_FAM15H_NB_CACHE_BLOCK_COMMANDS__VICTIM_BLOCK = 0x1, <span class="comment">// Victim Block (Writeback)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        CACHE_BLOCK_COMMANDS__MASK__AMD64_FAM15H_NB_CACHE_BLOCK_COMMANDS__READ_BLOCK = 0x4, <span class="comment">// Read Block (Dcache load miss refill)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        CACHE_BLOCK_COMMANDS__MASK__AMD64_FAM15H_NB_CACHE_BLOCK_COMMANDS__READ_BLOCK_SHARED = 0x8, <span class="comment">// Read Block Shared (Icache refill)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        CACHE_BLOCK_COMMANDS__MASK__AMD64_FAM15H_NB_CACHE_BLOCK_COMMANDS__READ_BLOCK_MODIFIED = 0x10, <span class="comment">// Read Block Modified (Dcache store miss refill)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        CACHE_BLOCK_COMMANDS__MASK__AMD64_FAM15H_NB_CACHE_BLOCK_COMMANDS__CHANGE_TO_DIRTY = 0x20, <span class="comment">// Change-to-Dirty (first store to clean block already in cache)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        CACHE_BLOCK_COMMANDS__MASK__AMD64_FAM15H_NB_CACHE_BLOCK_COMMANDS__ALL = 0x3d, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        SIZED_COMMANDS = 0xeb, <span class="comment">// Sized Commands</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM15H_NB_SIZED_COMMANDS__NON-POSTED_SZWR_BYTE = 0x1, <span class="comment">// Non-Posted SzWr Byte (1-32 bytes). Typical Usage: Legacy or mapped IO</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM15H_NB_SIZED_COMMANDS__NON-POSTED_SZWR_DW = 0x2, <span class="comment">// Non-Posted SzWr DW (1-16 dwords). Typical Usage: Legacy or mapped IO</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM15H_NB_SIZED_COMMANDS__POSTED_SZWR_BYTE = 0x4, <span class="comment">// Posted SzWr Byte (1-32 bytes). Typical Usage: Subcache-line DMA writes</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM15H_NB_SIZED_COMMANDS__POSTED_SZWR_DW = 0x8, <span class="comment">// Posted SzWr DW (1-16 dwords). Typical Usage: Block-oriented DMA writes</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM15H_NB_SIZED_COMMANDS__SZRD_BYTE = 0x10, <span class="comment">// SzRd Byte (4 bytes). Typical Usage: Legacy or mapped IO.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM15H_NB_SIZED_COMMANDS__SZRD_DW = 0x20, <span class="comment">// SzRd DW (1-16 dwords). Typical Usage: Block-oriented DMA reads</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        SIZED_COMMANDS__MASK__AMD64_FAM15H_NB_SIZED_COMMANDS__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS = 0xec, <span class="comment">// Probe Responses and Upstream Requests</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__MASK__AMD64_FAM15H_NB_PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__PROBE_MISS = 0x1, <span class="comment">// Probe miss</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__MASK__AMD64_FAM15H_NB_PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__PROBE_HIT_CLEAN = 0x2, <span class="comment">// Probe hit clean</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__MASK__AMD64_FAM15H_NB_PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__PROBE_HIT_DIRTY_WITHOUT_MEMORY_CANCEL = 0x4, <span class="comment">// Probe hit dirty without memory cancel (probed by Sized Write or Change2Dirty)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__MASK__AMD64_FAM15H_NB_PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__PROBE_HIT_DIRTY_WITH_MEMORY_CANCEL = 0x8, <span class="comment">// Probe hit dirty with memory cancel (probed by DMA read or cache refill request)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__MASK__AMD64_FAM15H_NB_PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__UPSTREAM_DISPLAY_REFRESH_ISOC_READS = 0x10, <span class="comment">// Upstream display refresh/ISOC reads</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__MASK__AMD64_FAM15H_NB_PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__UPSTREAM_NON-DISPLAY_REFRESH_READS = 0x20, <span class="comment">// Upstream non-display refresh reads</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__MASK__AMD64_FAM15H_NB_PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__UPSTREAM_ISOC_WRITES = 0x40, <span class="comment">// Upstream ISOC writes</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__MASK__AMD64_FAM15H_NB_PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__UPSTREAM_NON-ISOC_WRITES = 0x80, <span class="comment">// Upstream non-ISOC writes</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__MASK__AMD64_FAM15H_NB_PROBE_RESPONSES_AND_UPSTREAM_REQUESTS__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        GART_EVENTS = 0xee, <span class="comment">// GART Events</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        GART_EVENTS__MASK__AMD64_FAM15H_NB_GART_EVENTS__GART_APERTURE_HIT_ON_ACCESS_FROM_CPU = 0x1, <span class="comment">// GART aperture hit on access from CPU</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        GART_EVENTS__MASK__AMD64_FAM15H_NB_GART_EVENTS__GART_APERTURE_HIT_ON_ACCESS_FROM_IO = 0x2, <span class="comment">// GART aperture hit on access from IO</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        GART_EVENTS__MASK__AMD64_FAM15H_NB_GART_EVENTS__GART_MISS = 0x4, <span class="comment">// GART miss</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        GART_EVENTS__MASK__AMD64_FAM15H_NB_GART_EVENTS__GART_REQUEST_HIT_TABLE_WALK_IN_PROGRESS = 0x8, <span class="comment">// GART Request hit table walk in progress</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        GART_EVENTS__MASK__AMD64_FAM15H_NB_GART_EVENTS__GART_MULTIPLE_TABLE_WALK_IN_PROGRESS = 0x80, <span class="comment">// GART multiple table walk in progress</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        GART_EVENTS__MASK__AMD64_FAM15H_NB_GART_EVENTS__ALL = 0x8f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0 = 0xf6, <span class="comment">// Link Transmit Bandwidth Link 0</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__COMMAND_DW_SENT = 0x1, <span class="comment">// Command DW sent</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__DATA_DW_SENT = 0x2, <span class="comment">// Data DW sent</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__BUFFER_RELEASE_DW_SENT = 0x4, <span class="comment">// Buffer release DW sent</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__NOP_DW_SENT = 0x8, <span class="comment">// NOP DW sent (idle)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__ADDRESS_DW_SENT = 0x10, <span class="comment">// Address (including extensions) DW sent</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__PER_PACKET_CRC_SENT = 0x20, <span class="comment">// Per packet CRC sent</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__SUBLINK_1 = 0x80, <span class="comment">// When links are unganged</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_0__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__SUBLINK_0 = 0x00, <span class="comment">// When links are unganged</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1 = 0xf7, <span class="comment">// Link Transmit Bandwidth Link 1</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__COMMAND_DW_SENT = 0x1, <span class="comment">// Command DW sent</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__DATA_DW_SENT = 0x2, <span class="comment">// Data DW sent</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__BUFFER_RELEASE_DW_SENT = 0x4, <span class="comment">// Buffer release DW sent</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__NOP_DW_SENT = 0x8, <span class="comment">// NOP DW sent (idle)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__ADDRESS_DW_SENT = 0x10, <span class="comment">// Address (including extensions) DW sent</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__PER_PACKET_CRC_SENT = 0x20, <span class="comment">// Per packet CRC sent</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__SUBLINK_1 = 0x80, <span class="comment">// When links are unganged</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_1__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__SUBLINK_0 = 0x00, <span class="comment">// When links are unganged</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2 = 0xf8, <span class="comment">// Link Transmit Bandwidth Link 2</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__COMMAND_DW_SENT = 0x1, <span class="comment">// Command DW sent</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__DATA_DW_SENT = 0x2, <span class="comment">// Data DW sent</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__BUFFER_RELEASE_DW_SENT = 0x4, <span class="comment">// Buffer release DW sent</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__NOP_DW_SENT = 0x8, <span class="comment">// NOP DW sent (idle)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__ADDRESS_DW_SENT = 0x10, <span class="comment">// Address (including extensions) DW sent</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__PER_PACKET_CRC_SENT = 0x20, <span class="comment">// Per packet CRC sent</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__SUBLINK_1 = 0x80, <span class="comment">// When links are unganged</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_2__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__SUBLINK_0 = 0x00, <span class="comment">// When links are unganged</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3 = 0x1f9, <span class="comment">// Link Transmit Bandwidth Link 3</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__COMMAND_DW_SENT = 0x1, <span class="comment">// Command DW sent</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__DATA_DW_SENT = 0x2, <span class="comment">// Data DW sent</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__BUFFER_RELEASE_DW_SENT = 0x4, <span class="comment">// Buffer release DW sent</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__NOP_DW_SENT = 0x8, <span class="comment">// NOP DW sent (idle)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__ADDRESS_DW_SENT = 0x10, <span class="comment">// Address (including extensions) DW sent</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__PER_PACKET_CRC_SENT = 0x20, <span class="comment">// Per packet CRC sent</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__ALL = 0x3f, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__SUBLINK_1 = 0x80, <span class="comment">// When links are unganged</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        LINK_TRANSMIT_BANDWIDTH_LINK_3__MASK__AMD64_FAM15H_NB_LINK_TRANSMIT_BANDWIDTH__SUBLINK_0 = 0x00, <span class="comment">// When links are unganged</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE = 0x1e0, <span class="comment">// CPU to DRAM Requests to Target Node</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_0 = 0x1, <span class="comment">// From Local node to Node 0</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_1 = 0x2, <span class="comment">// From Local node to Node 1</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_2 = 0x4, <span class="comment">// From Local node to Node 2</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_3 = 0x8, <span class="comment">// From Local node to Node 3</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_4 = 0x10, <span class="comment">// From Local node to Node 4</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_5 = 0x20, <span class="comment">// From Local node to Node 5</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_6 = 0x40, <span class="comment">// From Local node to Node 6</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_7 = 0x80, <span class="comment">// From Local node to Node 7</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_TO_DRAM_REQUESTS_TO_TARGET_NODE__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE = 0x1e1, <span class="comment">// IO to DRAM Requests to Target Node</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_0 = 0x1, <span class="comment">// From Local node to Node 0</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_1 = 0x2, <span class="comment">// From Local node to Node 1</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_2 = 0x4, <span class="comment">// From Local node to Node 2</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_3 = 0x8, <span class="comment">// From Local node to Node 3</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_4 = 0x10, <span class="comment">// From Local node to Node 4</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_5 = 0x20, <span class="comment">// From Local node to Node 5</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_6 = 0x40, <span class="comment">// From Local node to Node 6</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__LOCAL_TO_NODE_7 = 0x80, <span class="comment">// From Local node to Node 7</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_IO_TO_DRAM_REQUESTS_TO_TARGET_NODE__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3 = 0x1e2, <span class="comment">// CPU Read Command Latency to Target Node 0-3</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_LOCAL_TO_NODE_0 = 0x11, <span class="comment">// Read block From Local node to Node 0</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_SHARED_LOCAL_TO_NODE_0 = 0x12, <span class="comment">// Read block shared From Local node to Node 0</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_0 = 0x14, <span class="comment">// Read block modified From Local node to Node 0</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__CHANGE_TO_DIRTY_LOCAL_TO_NODE_0 = 0x18, <span class="comment">// Change-to-Dirty From Local node to Node 0</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_LOCAL_TO_NODE_1 = 0x21, <span class="comment">// Read block From Local node to Node 1</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_SHARED_LOCAL_TO_NODE_1 = 0x22, <span class="comment">// Read block shared From Local node to Node 1</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_1 = 0x24, <span class="comment">// Read block modified From Local node to Node 1</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__CHANGE_TO_DIRTY_LOCAL_TO_NODE_1 = 0x28, <span class="comment">// Change-to-Dirty From Local node to Node 1</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_LOCAL_TO_NODE_2 = 0x41, <span class="comment">// Read block From Local node to Node 2</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_SHARED_LOCAL_TO_NODE_2 = 0x42, <span class="comment">// Read block shared From Local node to Node 2</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_2 = 0x44, <span class="comment">// Read block modified From Local node to Node 2</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__CHANGE_TO_DIRTY_LOCAL_TO_NODE_2 = 0x48, <span class="comment">// Change-to-Dirty From Local node to Node 2</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_LOCAL_TO_NODE_3 = 0x81, <span class="comment">// Read block From Local node to Node 3</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_SHARED_LOCAL_TO_NODE_3 = 0x82, <span class="comment">// Read block shared From Local node to Node 3</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_3 = 0x84, <span class="comment">// Read block modified From Local node to Node 3</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__CHANGE_TO_DIRTY_LOCAL_TO_NODE_3 = 0x88, <span class="comment">// Change-to-Dirty From Local node to Node 3</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3 = 0x1e3, <span class="comment">// CPU Read Command Requests to Target Node 0-3</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_LOCAL_TO_NODE_0 = 0x11, <span class="comment">// Read block From Local node to Node 0</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_SHARED_LOCAL_TO_NODE_0 = 0x12, <span class="comment">// Read block shared From Local node to Node 0</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_0 = 0x14, <span class="comment">// Read block modified From Local node to Node 0</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__CHANGE_TO_DIRTY_LOCAL_TO_NODE_0 = 0x18, <span class="comment">// Change-to-Dirty From Local node to Node 0</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_LOCAL_TO_NODE_1 = 0x21, <span class="comment">// Read block From Local node to Node 1</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_SHARED_LOCAL_TO_NODE_1 = 0x22, <span class="comment">// Read block shared From Local node to Node 1</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_1 = 0x24, <span class="comment">// Read block modified From Local node to Node 1</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__CHANGE_TO_DIRTY_LOCAL_TO_NODE_1 = 0x28, <span class="comment">// Change-to-Dirty From Local node to Node 1</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_LOCAL_TO_NODE_2 = 0x41, <span class="comment">// Read block From Local node to Node 2</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_SHARED_LOCAL_TO_NODE_2 = 0x42, <span class="comment">// Read block shared From Local node to Node 2</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_2 = 0x44, <span class="comment">// Read block modified From Local node to Node 2</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__CHANGE_TO_DIRTY_LOCAL_TO_NODE_2 = 0x48, <span class="comment">// Change-to-Dirty From Local node to Node 2</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_LOCAL_TO_NODE_3 = 0x81, <span class="comment">// Read block From Local node to Node 3</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_SHARED_LOCAL_TO_NODE_3 = 0x82, <span class="comment">// Read block shared From Local node to Node 3</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_3 = 0x84, <span class="comment">// Read block modified From Local node to Node 3</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__CHANGE_TO_DIRTY_LOCAL_TO_NODE_3 = 0x88, <span class="comment">// Change-to-Dirty From Local node to Node 3</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_0_3__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7 = 0x1e4, <span class="comment">// CPU Read Command Latency to Target Node 4-7</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_LOCAL_TO_NODE_4 = 0x11, <span class="comment">// Read block From Local node to Node 4</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_SHARED_LOCAL_TO_NODE_4 = 0x12, <span class="comment">// Read block shared From Local node to Node 4</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_4 = 0x14, <span class="comment">// Read block modified From Local node to Node 4</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__CHANGE_TO_DIRTY_LOCAL_TO_NODE_4 = 0x18, <span class="comment">// Change-to-Dirty From Local node to Node 4</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_LOCAL_TO_NODE_5 = 0x21, <span class="comment">// Read block From Local node to Node 5</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_SHARED_LOCAL_TO_NODE_5 = 0x22, <span class="comment">// Read block shared From Local node to Node 5</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_5 = 0x24, <span class="comment">// Read block modified From Local node to Node 5</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__CHANGE_TO_DIRTY_LOCAL_TO_NODE_5 = 0x28, <span class="comment">// Change-to-Dirty From Local node to Node 5</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_LOCAL_TO_NODE_6 = 0x41, <span class="comment">// Read block From Local node to Node 6</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_SHARED_LOCAL_TO_NODE_6 = 0x42, <span class="comment">// Read block shared From Local node to Node 6</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_6 = 0x44, <span class="comment">// Read block modified From Local node to Node 6</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__CHANGE_TO_DIRTY_LOCAL_TO_NODE_6 = 0x48, <span class="comment">// Change-to-Dirty From Local node to Node 6</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_LOCAL_TO_NODE_7 = 0x81, <span class="comment">// Read block From Local node to Node 7</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_SHARED_LOCAL_TO_NODE_7 = 0x82, <span class="comment">// Read block shared From Local node to Node 7</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_7 = 0x84, <span class="comment">// Read block modified From Local node to Node 7</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__CHANGE_TO_DIRTY_LOCAL_TO_NODE_7 = 0x88, <span class="comment">// Change-to-Dirty From Local node to Node 7</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        CPU_READ_COMMAND_LATENCY_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7 = 0x1e5, <span class="comment">// CPU Read Command Requests to Target Node 4-7</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_LOCAL_TO_NODE_4 = 0x11, <span class="comment">// Read block From Local node to Node 4</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_SHARED_LOCAL_TO_NODE_4 = 0x12, <span class="comment">// Read block shared From Local node to Node 4</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_4 = 0x14, <span class="comment">// Read block modified From Local node to Node 4</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__CHANGE_TO_DIRTY_LOCAL_TO_NODE_4 = 0x18, <span class="comment">// Change-to-Dirty From Local node to Node 4</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_LOCAL_TO_NODE_5 = 0x21, <span class="comment">// Read block From Local node to Node 5</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_SHARED_LOCAL_TO_NODE_5 = 0x22, <span class="comment">// Read block shared From Local node to Node 5</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_5 = 0x24, <span class="comment">// Read block modified From Local node to Node 5</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__CHANGE_TO_DIRTY_LOCAL_TO_NODE_5 = 0x28, <span class="comment">// Change-to-Dirty From Local node to Node 5</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_LOCAL_TO_NODE_6 = 0x41, <span class="comment">// Read block From Local node to Node 6</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_SHARED_LOCAL_TO_NODE_6 = 0x42, <span class="comment">// Read block shared From Local node to Node 6</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_6 = 0x44, <span class="comment">// Read block modified From Local node to Node 6</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__CHANGE_TO_DIRTY_LOCAL_TO_NODE_6 = 0x48, <span class="comment">// Change-to-Dirty From Local node to Node 6</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_LOCAL_TO_NODE_7 = 0x81, <span class="comment">// Read block From Local node to Node 7</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_SHARED_LOCAL_TO_NODE_7 = 0x82, <span class="comment">// Read block shared From Local node to Node 7</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__READ_BLOCK_MODIFIED_LOCAL_TO_NODE_7 = 0x84, <span class="comment">// Read block modified From Local node to Node 7</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__CHANGE_TO_DIRTY_LOCAL_TO_NODE_7 = 0x88, <span class="comment">// Change-to-Dirty From Local node to Node 7</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__MASK__AMD64_FAM15H_NB_CPU_READ_COMMAND_REQUESTS_TO_TARGET_NODE_4_7__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE = 0x1e6, <span class="comment">// CPU Command Latency to Target Node</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_0 = 0x11, <span class="comment">// Read Sized From Local node to Node 0</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_0 = 0x12, <span class="comment">// Write Sized From Local node to Node 0</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_0 = 0x14, <span class="comment">// Victim Block From Local node to Node 0</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_1 = 0x21, <span class="comment">// Read Sized From Local node to Node 1</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_1 = 0x22, <span class="comment">// Write Sized From Local node to Node 1</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_1 = 0x24, <span class="comment">// Victim Block From Local node to Node 1</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_2 = 0x41, <span class="comment">// Read Sized From Local node to Node 2</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_2 = 0x42, <span class="comment">// Write Sized From Local node to Node 2</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_2 = 0x44, <span class="comment">// Victim Block From Local node to Node 2</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_3 = 0x81, <span class="comment">// Read Sized From Local node to Node 3</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_3 = 0x82, <span class="comment">// Write Sized From Local node to Node 3</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_3 = 0x84, <span class="comment">// Victim Block From Local node to Node 3</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_4 = 0x19, <span class="comment">// Read Sized From Local node to Node 4</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_4 = 0x1a, <span class="comment">// Write Sized From Local node to Node 4</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_4 = 0x1c, <span class="comment">// Victim Block From Local node to Node 4</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_5 = 0x29, <span class="comment">// Read Sized From Local node to Node 5</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_5 = 0x2a, <span class="comment">// Write Sized From Local node to Node 5</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_5 = 0x2c, <span class="comment">// Victim Block From Local node to Node 5</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_6 = 0x49, <span class="comment">// Read Sized From Local node to Node 6</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_6 = 0x4a, <span class="comment">// Write Sized From Local node to Node 6</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_6 = 0x4c, <span class="comment">// Victim Block From Local node to Node 6</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_7 = 0x89, <span class="comment">// Read Sized From Local node to Node 7</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_7 = 0x8a, <span class="comment">// Write Sized From Local node to Node 7</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_7 = 0x8c, <span class="comment">// Victim Block From Local node to Node 7</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__ALL_LOCAL_TO_NODE_0_3 = 0xf7, <span class="comment">// All From Local node to Node 0-3</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        CPU_COMMAND_LATENCY_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__ALL_LOCAL_TO_NODE_4_7 = 0xff, <span class="comment">// All From Local node to Node 4-7</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE = 0x1e7, <span class="comment">// CPU Requests to Target Node</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_0 = 0x11, <span class="comment">// Read Sized From Local node to Node 0</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_0 = 0x12, <span class="comment">// Write Sized From Local node to Node 0</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_0 = 0x14, <span class="comment">// Victim Block From Local node to Node 0</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_1 = 0x21, <span class="comment">// Read Sized From Local node to Node 1</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_1 = 0x22, <span class="comment">// Write Sized From Local node to Node 1</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_1 = 0x24, <span class="comment">// Victim Block From Local node to Node 1</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_2 = 0x41, <span class="comment">// Read Sized From Local node to Node 2</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_2 = 0x42, <span class="comment">// Write Sized From Local node to Node 2</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_2 = 0x44, <span class="comment">// Victim Block From Local node to Node 2</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_3 = 0x81, <span class="comment">// Read Sized From Local node to Node 3</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_3 = 0x82, <span class="comment">// Write Sized From Local node to Node 3</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_3 = 0x84, <span class="comment">// Victim Block From Local node to Node 3</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_4 = 0x19, <span class="comment">// Read Sized From Local node to Node 4</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_4 = 0x1a, <span class="comment">// Write Sized From Local node to Node 4</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_4 = 0x1c, <span class="comment">// Victim Block From Local node to Node 4</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_5 = 0x29, <span class="comment">// Read Sized From Local node to Node 5</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_5 = 0x2a, <span class="comment">// Write Sized From Local node to Node 5</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_5 = 0x2c, <span class="comment">// Victim Block From Local node to Node 5</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_6 = 0x49, <span class="comment">// Read Sized From Local node to Node 6</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_6 = 0x4a, <span class="comment">// Write Sized From Local node to Node 6</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_6 = 0x4c, <span class="comment">// Victim Block From Local node to Node 6</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__READ_SIZED_LOCAL_TO_NODE_7 = 0x89, <span class="comment">// Read Sized From Local node to Node 7</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__WRITE_SIZED_LOCAL_TO_NODE_7 = 0x8a, <span class="comment">// Write Sized From Local node to Node 7</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__VICTIM_BLOCK_LOCAL_TO_NODE_7 = 0x8c, <span class="comment">// Victim Block From Local node to Node 7</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__ALL_LOCAL_TO_NODE_0_3 = 0xf7, <span class="comment">// All From Local node to Node 0-3</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        CPU_REQUESTS_TO_TARGET_NODE__MASK__AMD64_FAM15H_NB_CPU_COMMAND_REQUESTS_TO_TARGET_NODE__ALL_LOCAL_TO_NODE_4_7 = 0xff, <span class="comment">// All From Local node to Node 4-7</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        REQUEST_CACHE_STATUS_0 = 0x1ea, <span class="comment">// Request Cache Status 0</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        REQUEST_CACHE_STATUS_0__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_0__PROBE_HIT_S = 0x1, <span class="comment">// Probe Hit S</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        REQUEST_CACHE_STATUS_0__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_0__PROBE_HIT_E = 0x2, <span class="comment">// Probe Hit E</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        REQUEST_CACHE_STATUS_0__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_0__PROBE_HIT_MUW_OR_O = 0x4, <span class="comment">// Probe Hit MuW or O</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        REQUEST_CACHE_STATUS_0__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_0__PROBE_HIT_M = 0x8, <span class="comment">// Probe Hit M</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        REQUEST_CACHE_STATUS_0__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_0__PROBE_MISS = 0x10, <span class="comment">// Probe Miss</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        REQUEST_CACHE_STATUS_0__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_0__DIRECTED_PROBE = 0x20, <span class="comment">// Directed Probe</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        REQUEST_CACHE_STATUS_0__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_0__TRACK_CACHE_STAT_FOR_RDBLK = 0x40, <span class="comment">// Track Cache Stat for RdBlk</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        REQUEST_CACHE_STATUS_0__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_0__TRACK_CACHE_STAT_FOR_RDBLKS = 0x80, <span class="comment">// Track Cache Stat for RdBlkS</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        REQUEST_CACHE_STATUS_0__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_0__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        REQUEST_CACHE_STATUS_1 = 0x1eb, <span class="comment">// Request Cache Status 1</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        REQUEST_CACHE_STATUS_1__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_1__PROBE_HIT_S = 0x1, <span class="comment">// Probe Hit S</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        REQUEST_CACHE_STATUS_1__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_1__PROBE_HIT_E = 0x2, <span class="comment">// Probe Hit E</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        REQUEST_CACHE_STATUS_1__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_1__PROBE_HIT_MUW_OR_O = 0x4, <span class="comment">// Probe Hit MuW or O</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        REQUEST_CACHE_STATUS_1__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_1__PROBE_HIT_M = 0x8, <span class="comment">// Probe Hit M</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        REQUEST_CACHE_STATUS_1__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_1__PROBE_MISS = 0x10, <span class="comment">// Probe Miss</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        REQUEST_CACHE_STATUS_1__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_1__DIRECTED_PROBE = 0x20, <span class="comment">// Directed Probe</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        REQUEST_CACHE_STATUS_1__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_1__TRACK_CACHE_STAT_FOR_CHGTODIRTY = 0x40, <span class="comment">// Track Cache Stat for ChgToDirty</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        REQUEST_CACHE_STATUS_1__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_1__TRACK_CACHE_STAT_FOR_RDBLKM = 0x80, <span class="comment">// Track Cache Stat for RdBlkM</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        REQUEST_CACHE_STATUS_1__MASK__AMD64_FAM15H_NB_REQUEST_CACHE_STATUS_1__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        MEMORY_CONTROLLER_REQUESTS = 0x1f0, <span class="comment">// Memory Controller Requests</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_REQUESTS__WRITE_REQUESTS_TO_DCT = 0x1, <span class="comment">// Write requests sent to the DCT</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_REQUESTS__READ_REQUESTS_TO_DCT = 0x2, <span class="comment">// Read requests (including prefetch requests) sent to the DCT</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_REQUESTS__PREFETCH_REQUESTS_TO_DCT = 0x4, <span class="comment">// Prefetch requests sent to the DCT</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_REQUESTS__32_BYTES_SIZED_WRITES = 0x8, <span class="comment">// 32 Bytes Sized Writes</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_REQUESTS__64_BYTES_SIZED_WRITES = 0x10, <span class="comment">// 64 Bytes Sized Writes</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_REQUESTS__32_BYTES_SIZED_READS = 0x20, <span class="comment">// 32 Bytes Sized Reads</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_REQUESTS__64_BYTE_SIZED_READS = 0x40, <span class="comment">// 64 Byte Sized Reads</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_REQUESTS__READ_REQUESTS_TO_DCT_WHILE_WRITES_PENDING = 0x80, <span class="comment">// Read requests sent to the DCT while writes requests are pending in the DCT</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        MEMORY_CONTROLLER_REQUESTS__MASK__AMD64_FAM15H_NB_MEMORY_CONTROLLER_REQUESTS__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        READ_REQUEST_TO_L3_CACHE = 0x4e0, <span class="comment">// Read Request to L3 Cache</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        READ_REQUEST_TO_L3_CACHE__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_EXCLUSIVE = 0x1, <span class="comment">// Read Block Exclusive (Data cache read)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        READ_REQUEST_TO_L3_CACHE__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_SHARED = 0x2, <span class="comment">// Read Block Shared (Instruction cache read)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        READ_REQUEST_TO_L3_CACHE__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_MODIFY = 0x4, <span class="comment">// Read Block Modify</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        READ_REQUEST_TO_L3_CACHE__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__PREFETCH = 0x8, <span class="comment">// Count prefetches only</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        READ_REQUEST_TO_L3_CACHE__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_ANY = 0x7, <span class="comment">// Count any read request</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        L3_CACHE_MISSES = 0x4e1, <span class="comment">// L3 Cache Misses</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        L3_CACHE_MISSES__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_EXCLUSIVE = 0x1, <span class="comment">// Read Block Exclusive (Data cache read)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        L3_CACHE_MISSES__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_SHARED = 0x2, <span class="comment">// Read Block Shared (Instruction cache read)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        L3_CACHE_MISSES__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_MODIFY = 0x4, <span class="comment">// Read Block Modify</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        L3_CACHE_MISSES__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__PREFETCH = 0x8, <span class="comment">// Count prefetches only</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        L3_CACHE_MISSES__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_ANY = 0x7, <span class="comment">// Count any read request</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        L3_FILLS_CAUSED_BY_L2_EVICTIONS = 0x4e2, <span class="comment">// L3 Fills caused by L2 Evictions</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        L3_FILLS_CAUSED_BY_L2_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_FILLS_CAUSED_BY_L2_EVICTIONS__SHARED = 0x1, <span class="comment">// Shared</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        L3_FILLS_CAUSED_BY_L2_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_FILLS_CAUSED_BY_L2_EVICTIONS__EXCLUSIVE = 0x2, <span class="comment">// Exclusive</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        L3_FILLS_CAUSED_BY_L2_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_FILLS_CAUSED_BY_L2_EVICTIONS__OWNED = 0x4, <span class="comment">// Owned</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        L3_FILLS_CAUSED_BY_L2_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_FILLS_CAUSED_BY_L2_EVICTIONS__MODIFIED = 0x8, <span class="comment">// Modified</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        L3_FILLS_CAUSED_BY_L2_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_FILLS_CAUSED_BY_L2_EVICTIONS__ALL = 0xff, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        L3_EVICTIONS = 0x4e3, <span class="comment">// L3 Evictions</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        L3_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_EVICTIONS__SHARED = 0x1, <span class="comment">// Shared</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        L3_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_EVICTIONS__EXCLUSIVE = 0x2, <span class="comment">// Exclusive</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        L3_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_EVICTIONS__OWNED = 0x4, <span class="comment">// Owned</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        L3_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_EVICTIONS__MODIFIED = 0x8, <span class="comment">// Modified</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        L3_EVICTIONS__MASK__AMD64_FAM15H_NB_L3_EVICTIONS__ALL = 0xf, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        NON_CANCELED_L3_READ_REQUESTS = 0x4ed, <span class="comment">// Non-canceled L3 Read Requests</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        NON_CANCELED_L3_READ_REQUESTS__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_EXCLUSIVE = 0x1, <span class="comment">// Read Block Exclusive (Data cache read)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        NON_CANCELED_L3_READ_REQUESTS__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_SHARED = 0x2, <span class="comment">// Read Block Shared (Instruction cache read)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        NON_CANCELED_L3_READ_REQUESTS__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_MODIFY = 0x4, <span class="comment">// Read Block Modify</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        NON_CANCELED_L3_READ_REQUESTS__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__PREFETCH = 0x8, <span class="comment">// Count prefetches only</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        NON_CANCELED_L3_READ_REQUESTS__MASK__AMD64_FAM15H_NB_READ_REQUEST_TO_L3_CACHE__READ_BLOCK_ANY = 0x7, <span class="comment">// Count any read request</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        L3_LATENCY = 0x4ef, <span class="comment">// L3 Latency</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        L3_LATENCY__MASK__AMD64_FAM15H_NB_L3_LATENCY__L3_REQUEST_CYCLE = 0x1, <span class="comment">// L3 Request cycle count.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        L3_LATENCY__MASK__AMD64_FAM15H_NB_L3_LATENCY__L3_REQUEST = 0x2, <span class="comment">// L3 request count.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        L3_LATENCY__MASK__AMD64_FAM15H_NB_L3_LATENCY__ALL = 0x3, <span class="comment">// All sub-events selected</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    };</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;};</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">namespace </span>fam15h_nb = optkit::amd64::fam15h_nb;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
