
1_TI_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009eb4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f0  08009fc8  08009fc8  0000afc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7b8  0800a7b8  0000c118  2**0
                  CONTENTS
  4 .ARM          00000000  0800a7b8  0800a7b8  0000c118  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a7b8  0800a7b8  0000c118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7b8  0800a7b8  0000b7b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a7bc  0800a7bc  0000b7bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000118  20000000  0800a7c0  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009b0  20000118  0800a8d8  0000c118  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ac8  0800a8d8  0000cac8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c118  2**0
                  CONTENTS, READONLY
 12 .debug_info   000157e0  00000000  00000000  0000c141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003840  00000000  00000000  00021921  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  00025168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f27  00000000  00000000  000264d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a6d6  00000000  00000000  000273f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a17d  00000000  00000000  00041acd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009331c  00000000  00000000  0005bc4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eef66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bfc  00000000  00000000  000eefac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000f4ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000118 	.word	0x20000118
 800012c:	00000000 	.word	0x00000000
 8000130:	08009fac 	.word	0x08009fac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000011c 	.word	0x2000011c
 800014c:	08009fac 	.word	0x08009fac

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_frsub>:
 8000a78:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a7c:	e002      	b.n	8000a84 <__addsf3>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_fsub>:
 8000a80:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a84 <__addsf3>:
 8000a84:	0042      	lsls	r2, r0, #1
 8000a86:	bf1f      	itttt	ne
 8000a88:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a8c:	ea92 0f03 	teqne	r2, r3
 8000a90:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a94:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a98:	d06a      	beq.n	8000b70 <__addsf3+0xec>
 8000a9a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a9e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aa2:	bfc1      	itttt	gt
 8000aa4:	18d2      	addgt	r2, r2, r3
 8000aa6:	4041      	eorgt	r1, r0
 8000aa8:	4048      	eorgt	r0, r1
 8000aaa:	4041      	eorgt	r1, r0
 8000aac:	bfb8      	it	lt
 8000aae:	425b      	neglt	r3, r3
 8000ab0:	2b19      	cmp	r3, #25
 8000ab2:	bf88      	it	hi
 8000ab4:	4770      	bxhi	lr
 8000ab6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000abe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ac2:	bf18      	it	ne
 8000ac4:	4240      	negne	r0, r0
 8000ac6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aca:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ace:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4249      	negne	r1, r1
 8000ad6:	ea92 0f03 	teq	r2, r3
 8000ada:	d03f      	beq.n	8000b5c <__addsf3+0xd8>
 8000adc:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae0:	fa41 fc03 	asr.w	ip, r1, r3
 8000ae4:	eb10 000c 	adds.w	r0, r0, ip
 8000ae8:	f1c3 0320 	rsb	r3, r3, #32
 8000aec:	fa01 f103 	lsl.w	r1, r1, r3
 8000af0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000af4:	d502      	bpl.n	8000afc <__addsf3+0x78>
 8000af6:	4249      	negs	r1, r1
 8000af8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000afc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b00:	d313      	bcc.n	8000b2a <__addsf3+0xa6>
 8000b02:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b06:	d306      	bcc.n	8000b16 <__addsf3+0x92>
 8000b08:	0840      	lsrs	r0, r0, #1
 8000b0a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b0e:	f102 0201 	add.w	r2, r2, #1
 8000b12:	2afe      	cmp	r2, #254	@ 0xfe
 8000b14:	d251      	bcs.n	8000bba <__addsf3+0x136>
 8000b16:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b1a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b1e:	bf08      	it	eq
 8000b20:	f020 0001 	biceq.w	r0, r0, #1
 8000b24:	ea40 0003 	orr.w	r0, r0, r3
 8000b28:	4770      	bx	lr
 8000b2a:	0049      	lsls	r1, r1, #1
 8000b2c:	eb40 0000 	adc.w	r0, r0, r0
 8000b30:	3a01      	subs	r2, #1
 8000b32:	bf28      	it	cs
 8000b34:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b38:	d2ed      	bcs.n	8000b16 <__addsf3+0x92>
 8000b3a:	fab0 fc80 	clz	ip, r0
 8000b3e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b42:	ebb2 020c 	subs.w	r2, r2, ip
 8000b46:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b4a:	bfaa      	itet	ge
 8000b4c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b50:	4252      	neglt	r2, r2
 8000b52:	4318      	orrge	r0, r3
 8000b54:	bfbc      	itt	lt
 8000b56:	40d0      	lsrlt	r0, r2
 8000b58:	4318      	orrlt	r0, r3
 8000b5a:	4770      	bx	lr
 8000b5c:	f092 0f00 	teq	r2, #0
 8000b60:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b64:	bf06      	itte	eq
 8000b66:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b6a:	3201      	addeq	r2, #1
 8000b6c:	3b01      	subne	r3, #1
 8000b6e:	e7b5      	b.n	8000adc <__addsf3+0x58>
 8000b70:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b74:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b78:	bf18      	it	ne
 8000b7a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b7e:	d021      	beq.n	8000bc4 <__addsf3+0x140>
 8000b80:	ea92 0f03 	teq	r2, r3
 8000b84:	d004      	beq.n	8000b90 <__addsf3+0x10c>
 8000b86:	f092 0f00 	teq	r2, #0
 8000b8a:	bf08      	it	eq
 8000b8c:	4608      	moveq	r0, r1
 8000b8e:	4770      	bx	lr
 8000b90:	ea90 0f01 	teq	r0, r1
 8000b94:	bf1c      	itt	ne
 8000b96:	2000      	movne	r0, #0
 8000b98:	4770      	bxne	lr
 8000b9a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b9e:	d104      	bne.n	8000baa <__addsf3+0x126>
 8000ba0:	0040      	lsls	r0, r0, #1
 8000ba2:	bf28      	it	cs
 8000ba4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ba8:	4770      	bx	lr
 8000baa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bae:	bf3c      	itt	cc
 8000bb0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bb4:	4770      	bxcc	lr
 8000bb6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bba:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc2:	4770      	bx	lr
 8000bc4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bc8:	bf16      	itet	ne
 8000bca:	4608      	movne	r0, r1
 8000bcc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bd0:	4601      	movne	r1, r0
 8000bd2:	0242      	lsls	r2, r0, #9
 8000bd4:	bf06      	itte	eq
 8000bd6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bda:	ea90 0f01 	teqeq	r0, r1
 8000bde:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000be2:	4770      	bx	lr

08000be4 <__aeabi_ui2f>:
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	e004      	b.n	8000bf4 <__aeabi_i2f+0x8>
 8000bea:	bf00      	nop

08000bec <__aeabi_i2f>:
 8000bec:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bf0:	bf48      	it	mi
 8000bf2:	4240      	negmi	r0, r0
 8000bf4:	ea5f 0c00 	movs.w	ip, r0
 8000bf8:	bf08      	it	eq
 8000bfa:	4770      	bxeq	lr
 8000bfc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c00:	4601      	mov	r1, r0
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	e01c      	b.n	8000c42 <__aeabi_l2f+0x2a>

08000c08 <__aeabi_ul2f>:
 8000c08:	ea50 0201 	orrs.w	r2, r0, r1
 8000c0c:	bf08      	it	eq
 8000c0e:	4770      	bxeq	lr
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	e00a      	b.n	8000c2c <__aeabi_l2f+0x14>
 8000c16:	bf00      	nop

08000c18 <__aeabi_l2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c24:	d502      	bpl.n	8000c2c <__aeabi_l2f+0x14>
 8000c26:	4240      	negs	r0, r0
 8000c28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2c:	ea5f 0c01 	movs.w	ip, r1
 8000c30:	bf02      	ittt	eq
 8000c32:	4684      	moveq	ip, r0
 8000c34:	4601      	moveq	r1, r0
 8000c36:	2000      	moveq	r0, #0
 8000c38:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c3c:	bf08      	it	eq
 8000c3e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c42:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c46:	fabc f28c 	clz	r2, ip
 8000c4a:	3a08      	subs	r2, #8
 8000c4c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c50:	db10      	blt.n	8000c74 <__aeabi_l2f+0x5c>
 8000c52:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c56:	4463      	add	r3, ip
 8000c58:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5c:	f1c2 0220 	rsb	r2, r2, #32
 8000c60:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c64:	fa20 f202 	lsr.w	r2, r0, r2
 8000c68:	eb43 0002 	adc.w	r0, r3, r2
 8000c6c:	bf08      	it	eq
 8000c6e:	f020 0001 	biceq.w	r0, r0, #1
 8000c72:	4770      	bx	lr
 8000c74:	f102 0220 	add.w	r2, r2, #32
 8000c78:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7c:	f1c2 0220 	rsb	r2, r2, #32
 8000c80:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c84:	fa21 f202 	lsr.w	r2, r1, r2
 8000c88:	eb43 0002 	adc.w	r0, r3, r2
 8000c8c:	bf08      	it	eq
 8000c8e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_fmul>:
 8000c94:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c98:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ca2:	ea92 0f0c 	teqne	r2, ip
 8000ca6:	ea93 0f0c 	teqne	r3, ip
 8000caa:	d06f      	beq.n	8000d8c <__aeabi_fmul+0xf8>
 8000cac:	441a      	add	r2, r3
 8000cae:	ea80 0c01 	eor.w	ip, r0, r1
 8000cb2:	0240      	lsls	r0, r0, #9
 8000cb4:	bf18      	it	ne
 8000cb6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cba:	d01e      	beq.n	8000cfa <__aeabi_fmul+0x66>
 8000cbc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cc0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cc4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cc8:	fba0 3101 	umull	r3, r1, r0, r1
 8000ccc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cd0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cd4:	bf3e      	ittt	cc
 8000cd6:	0049      	lslcc	r1, r1, #1
 8000cd8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cdc:	005b      	lslcc	r3, r3, #1
 8000cde:	ea40 0001 	orr.w	r0, r0, r1
 8000ce2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000ce6:	2afd      	cmp	r2, #253	@ 0xfd
 8000ce8:	d81d      	bhi.n	8000d26 <__aeabi_fmul+0x92>
 8000cea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cf2:	bf08      	it	eq
 8000cf4:	f020 0001 	biceq.w	r0, r0, #1
 8000cf8:	4770      	bx	lr
 8000cfa:	f090 0f00 	teq	r0, #0
 8000cfe:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d02:	bf08      	it	eq
 8000d04:	0249      	lsleq	r1, r1, #9
 8000d06:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d0a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d0e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d10:	bfc2      	ittt	gt
 8000d12:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d16:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d1a:	4770      	bxgt	lr
 8000d1c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d20:	f04f 0300 	mov.w	r3, #0
 8000d24:	3a01      	subs	r2, #1
 8000d26:	dc5d      	bgt.n	8000de4 <__aeabi_fmul+0x150>
 8000d28:	f112 0f19 	cmn.w	r2, #25
 8000d2c:	bfdc      	itt	le
 8000d2e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d32:	4770      	bxle	lr
 8000d34:	f1c2 0200 	rsb	r2, r2, #0
 8000d38:	0041      	lsls	r1, r0, #1
 8000d3a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d3e:	f1c2 0220 	rsb	r2, r2, #32
 8000d42:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d46:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d4a:	f140 0000 	adc.w	r0, r0, #0
 8000d4e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d52:	bf08      	it	eq
 8000d54:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d58:	4770      	bx	lr
 8000d5a:	f092 0f00 	teq	r2, #0
 8000d5e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d62:	bf02      	ittt	eq
 8000d64:	0040      	lsleq	r0, r0, #1
 8000d66:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d6a:	3a01      	subeq	r2, #1
 8000d6c:	d0f9      	beq.n	8000d62 <__aeabi_fmul+0xce>
 8000d6e:	ea40 000c 	orr.w	r0, r0, ip
 8000d72:	f093 0f00 	teq	r3, #0
 8000d76:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d7a:	bf02      	ittt	eq
 8000d7c:	0049      	lsleq	r1, r1, #1
 8000d7e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d82:	3b01      	subeq	r3, #1
 8000d84:	d0f9      	beq.n	8000d7a <__aeabi_fmul+0xe6>
 8000d86:	ea41 010c 	orr.w	r1, r1, ip
 8000d8a:	e78f      	b.n	8000cac <__aeabi_fmul+0x18>
 8000d8c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d90:	ea92 0f0c 	teq	r2, ip
 8000d94:	bf18      	it	ne
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d00a      	beq.n	8000db2 <__aeabi_fmul+0x11e>
 8000d9c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000da0:	bf18      	it	ne
 8000da2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000da6:	d1d8      	bne.n	8000d5a <__aeabi_fmul+0xc6>
 8000da8:	ea80 0001 	eor.w	r0, r0, r1
 8000dac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000db0:	4770      	bx	lr
 8000db2:	f090 0f00 	teq	r0, #0
 8000db6:	bf17      	itett	ne
 8000db8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dbc:	4608      	moveq	r0, r1
 8000dbe:	f091 0f00 	teqne	r1, #0
 8000dc2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dc6:	d014      	beq.n	8000df2 <__aeabi_fmul+0x15e>
 8000dc8:	ea92 0f0c 	teq	r2, ip
 8000dcc:	d101      	bne.n	8000dd2 <__aeabi_fmul+0x13e>
 8000dce:	0242      	lsls	r2, r0, #9
 8000dd0:	d10f      	bne.n	8000df2 <__aeabi_fmul+0x15e>
 8000dd2:	ea93 0f0c 	teq	r3, ip
 8000dd6:	d103      	bne.n	8000de0 <__aeabi_fmul+0x14c>
 8000dd8:	024b      	lsls	r3, r1, #9
 8000dda:	bf18      	it	ne
 8000ddc:	4608      	movne	r0, r1
 8000dde:	d108      	bne.n	8000df2 <__aeabi_fmul+0x15e>
 8000de0:	ea80 0001 	eor.w	r0, r0, r1
 8000de4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000de8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000df0:	4770      	bx	lr
 8000df2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000df6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000dfa:	4770      	bx	lr

08000dfc <__aeabi_fdiv>:
 8000dfc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e00:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e04:	bf1e      	ittt	ne
 8000e06:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e0a:	ea92 0f0c 	teqne	r2, ip
 8000e0e:	ea93 0f0c 	teqne	r3, ip
 8000e12:	d069      	beq.n	8000ee8 <__aeabi_fdiv+0xec>
 8000e14:	eba2 0203 	sub.w	r2, r2, r3
 8000e18:	ea80 0c01 	eor.w	ip, r0, r1
 8000e1c:	0249      	lsls	r1, r1, #9
 8000e1e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e22:	d037      	beq.n	8000e94 <__aeabi_fdiv+0x98>
 8000e24:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e28:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e2c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e30:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e34:	428b      	cmp	r3, r1
 8000e36:	bf38      	it	cc
 8000e38:	005b      	lslcc	r3, r3, #1
 8000e3a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e3e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e42:	428b      	cmp	r3, r1
 8000e44:	bf24      	itt	cs
 8000e46:	1a5b      	subcs	r3, r3, r1
 8000e48:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e4c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e50:	bf24      	itt	cs
 8000e52:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e56:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e5a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e5e:	bf24      	itt	cs
 8000e60:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e64:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e68:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e6c:	bf24      	itt	cs
 8000e6e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e72:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e76:	011b      	lsls	r3, r3, #4
 8000e78:	bf18      	it	ne
 8000e7a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e7e:	d1e0      	bne.n	8000e42 <__aeabi_fdiv+0x46>
 8000e80:	2afd      	cmp	r2, #253	@ 0xfd
 8000e82:	f63f af50 	bhi.w	8000d26 <__aeabi_fmul+0x92>
 8000e86:	428b      	cmp	r3, r1
 8000e88:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e8c:	bf08      	it	eq
 8000e8e:	f020 0001 	biceq.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e98:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e9c:	327f      	adds	r2, #127	@ 0x7f
 8000e9e:	bfc2      	ittt	gt
 8000ea0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ea4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ea8:	4770      	bxgt	lr
 8000eaa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eae:	f04f 0300 	mov.w	r3, #0
 8000eb2:	3a01      	subs	r2, #1
 8000eb4:	e737      	b.n	8000d26 <__aeabi_fmul+0x92>
 8000eb6:	f092 0f00 	teq	r2, #0
 8000eba:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ebe:	bf02      	ittt	eq
 8000ec0:	0040      	lsleq	r0, r0, #1
 8000ec2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ec6:	3a01      	subeq	r2, #1
 8000ec8:	d0f9      	beq.n	8000ebe <__aeabi_fdiv+0xc2>
 8000eca:	ea40 000c 	orr.w	r0, r0, ip
 8000ece:	f093 0f00 	teq	r3, #0
 8000ed2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ed6:	bf02      	ittt	eq
 8000ed8:	0049      	lsleq	r1, r1, #1
 8000eda:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ede:	3b01      	subeq	r3, #1
 8000ee0:	d0f9      	beq.n	8000ed6 <__aeabi_fdiv+0xda>
 8000ee2:	ea41 010c 	orr.w	r1, r1, ip
 8000ee6:	e795      	b.n	8000e14 <__aeabi_fdiv+0x18>
 8000ee8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eec:	ea92 0f0c 	teq	r2, ip
 8000ef0:	d108      	bne.n	8000f04 <__aeabi_fdiv+0x108>
 8000ef2:	0242      	lsls	r2, r0, #9
 8000ef4:	f47f af7d 	bne.w	8000df2 <__aeabi_fmul+0x15e>
 8000ef8:	ea93 0f0c 	teq	r3, ip
 8000efc:	f47f af70 	bne.w	8000de0 <__aeabi_fmul+0x14c>
 8000f00:	4608      	mov	r0, r1
 8000f02:	e776      	b.n	8000df2 <__aeabi_fmul+0x15e>
 8000f04:	ea93 0f0c 	teq	r3, ip
 8000f08:	d104      	bne.n	8000f14 <__aeabi_fdiv+0x118>
 8000f0a:	024b      	lsls	r3, r1, #9
 8000f0c:	f43f af4c 	beq.w	8000da8 <__aeabi_fmul+0x114>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e76e      	b.n	8000df2 <__aeabi_fmul+0x15e>
 8000f14:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f18:	bf18      	it	ne
 8000f1a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f1e:	d1ca      	bne.n	8000eb6 <__aeabi_fdiv+0xba>
 8000f20:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f24:	f47f af5c 	bne.w	8000de0 <__aeabi_fmul+0x14c>
 8000f28:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f2c:	f47f af3c 	bne.w	8000da8 <__aeabi_fmul+0x114>
 8000f30:	e75f      	b.n	8000df2 <__aeabi_fmul+0x15e>
 8000f32:	bf00      	nop

08000f34 <__gesf2>:
 8000f34:	f04f 3cff 	mov.w	ip, #4294967295
 8000f38:	e006      	b.n	8000f48 <__cmpsf2+0x4>
 8000f3a:	bf00      	nop

08000f3c <__lesf2>:
 8000f3c:	f04f 0c01 	mov.w	ip, #1
 8000f40:	e002      	b.n	8000f48 <__cmpsf2+0x4>
 8000f42:	bf00      	nop

08000f44 <__cmpsf2>:
 8000f44:	f04f 0c01 	mov.w	ip, #1
 8000f48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f4c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f58:	bf18      	it	ne
 8000f5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f5e:	d011      	beq.n	8000f84 <__cmpsf2+0x40>
 8000f60:	b001      	add	sp, #4
 8000f62:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f66:	bf18      	it	ne
 8000f68:	ea90 0f01 	teqne	r0, r1
 8000f6c:	bf58      	it	pl
 8000f6e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f72:	bf88      	it	hi
 8000f74:	17c8      	asrhi	r0, r1, #31
 8000f76:	bf38      	it	cc
 8000f78:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f7c:	bf18      	it	ne
 8000f7e:	f040 0001 	orrne.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f88:	d102      	bne.n	8000f90 <__cmpsf2+0x4c>
 8000f8a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f8e:	d105      	bne.n	8000f9c <__cmpsf2+0x58>
 8000f90:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f94:	d1e4      	bne.n	8000f60 <__cmpsf2+0x1c>
 8000f96:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f9a:	d0e1      	beq.n	8000f60 <__cmpsf2+0x1c>
 8000f9c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_cfrcmple>:
 8000fa4:	4684      	mov	ip, r0
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	4661      	mov	r1, ip
 8000faa:	e7ff      	b.n	8000fac <__aeabi_cfcmpeq>

08000fac <__aeabi_cfcmpeq>:
 8000fac:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fae:	f7ff ffc9 	bl	8000f44 <__cmpsf2>
 8000fb2:	2800      	cmp	r0, #0
 8000fb4:	bf48      	it	mi
 8000fb6:	f110 0f00 	cmnmi.w	r0, #0
 8000fba:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fbc <__aeabi_fcmpeq>:
 8000fbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc0:	f7ff fff4 	bl	8000fac <__aeabi_cfcmpeq>
 8000fc4:	bf0c      	ite	eq
 8000fc6:	2001      	moveq	r0, #1
 8000fc8:	2000      	movne	r0, #0
 8000fca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fce:	bf00      	nop

08000fd0 <__aeabi_fcmplt>:
 8000fd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd4:	f7ff ffea 	bl	8000fac <__aeabi_cfcmpeq>
 8000fd8:	bf34      	ite	cc
 8000fda:	2001      	movcc	r0, #1
 8000fdc:	2000      	movcs	r0, #0
 8000fde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_fcmple>:
 8000fe4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe8:	f7ff ffe0 	bl	8000fac <__aeabi_cfcmpeq>
 8000fec:	bf94      	ite	ls
 8000fee:	2001      	movls	r0, #1
 8000ff0:	2000      	movhi	r0, #0
 8000ff2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_fcmpge>:
 8000ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ffc:	f7ff ffd2 	bl	8000fa4 <__aeabi_cfrcmple>
 8001000:	bf94      	ite	ls
 8001002:	2001      	movls	r0, #1
 8001004:	2000      	movhi	r0, #0
 8001006:	f85d fb08 	ldr.w	pc, [sp], #8
 800100a:	bf00      	nop

0800100c <__aeabi_fcmpgt>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff ffc8 	bl	8000fa4 <__aeabi_cfrcmple>
 8001014:	bf34      	ite	cc
 8001016:	2001      	movcc	r0, #1
 8001018:	2000      	movcs	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_f2iz>:
 8001020:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001024:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001028:	d30f      	bcc.n	800104a <__aeabi_f2iz+0x2a>
 800102a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800102e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001032:	d90d      	bls.n	8001050 <__aeabi_f2iz+0x30>
 8001034:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001038:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800103c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001040:	fa23 f002 	lsr.w	r0, r3, r2
 8001044:	bf18      	it	ne
 8001046:	4240      	negne	r0, r0
 8001048:	4770      	bx	lr
 800104a:	f04f 0000 	mov.w	r0, #0
 800104e:	4770      	bx	lr
 8001050:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001054:	d101      	bne.n	800105a <__aeabi_f2iz+0x3a>
 8001056:	0242      	lsls	r2, r0, #9
 8001058:	d105      	bne.n	8001066 <__aeabi_f2iz+0x46>
 800105a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800105e:	bf08      	it	eq
 8001060:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001064:	4770      	bx	lr
 8001066:	f04f 0000 	mov.w	r0, #0
 800106a:	4770      	bx	lr

0800106c <Num2Abs>:

#define LOWPASS_FILTER	0.7

//***********************************************************PID************************************************************//
float Num2Abs(float x)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
    if(x < 0)
 8001074:	f04f 0100 	mov.w	r1, #0
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff ffa9 	bl	8000fd0 <__aeabi_fcmplt>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d003      	beq.n	800108c <Num2Abs+0x20>
        return -x;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800108a:	e000      	b.n	800108e <Num2Abs+0x22>
    return x;
 800108c:	687b      	ldr	r3, [r7, #4]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <PID_Init>:
}

PID_InitTypeDef Turn_PID;

void PID_Init(PID_InitTypeDef *PID_Struct, float Kpa,float Kpb,float Kd,float gkd,float Out_Limit)		//PID
{
 8001096:	b480      	push	{r7}
 8001098:	b085      	sub	sp, #20
 800109a:	af00      	add	r7, sp, #0
 800109c:	60f8      	str	r0, [r7, #12]
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
 80010a2:	603b      	str	r3, [r7, #0]
	PID_Struct->Kpa = Kpa;  
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	68ba      	ldr	r2, [r7, #8]
 80010a8:	609a      	str	r2, [r3, #8]
    PID_Struct->Kpb = Kpb;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	60da      	str	r2, [r3, #12]
	PID_Struct->Kd = Kd;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	683a      	ldr	r2, [r7, #0]
 80010b4:	615a      	str	r2, [r3, #20]
    PID_Struct->gkd = gkd;
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	619a      	str	r2, [r3, #24]
	
	PID_Struct->Err = 0;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
	PID_Struct->Err_last = 0;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	605a      	str	r2, [r3, #4]
	
	PID_Struct->PID_Out = 0;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	625a      	str	r2, [r3, #36]	@ 0x24
	PID_Struct->Out_Limit = Out_Limit;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	69fa      	ldr	r2, [r7, #28]
 80010d8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010da:	bf00      	nop
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr

080010e4 <PID_Calculate>:


void PID_Calculate(PID_InitTypeDef *PID_Struct, float Exp_Val, float Act_Val)		//PID
{ 
 80010e4:	b5b0      	push	{r4, r5, r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
	PID_Struct->Err = Exp_Val-Act_Val;		//err		
 80010f0:	6879      	ldr	r1, [r7, #4]
 80010f2:	68b8      	ldr	r0, [r7, #8]
 80010f4:	f7ff fcc4 	bl	8000a80 <__aeabi_fsub>
 80010f8:	4603      	mov	r3, r0
 80010fa:	461a      	mov	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	601a      	str	r2, [r3, #0]
    //
//	PID_Struct->PID_Out = (PID_Struct->Err*PID_Struct->Err*PID_Struct->Err)*PID_Struct->Kpa +
//                              PID_Struct->Err *  PID_Struct->Kpb +
//									(PID_Struct->Err - PID_Struct->Err_last)*(PID_Struct->Kd);

    PID_Struct->PID_Out = PID_Struct->Err * PID_Struct->Kpa + PID_Struct->Err * Num2Abs(PID_Struct->Err)
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	4619      	mov	r1, r3
 800110a:	4610      	mov	r0, r2
 800110c:	f7ff fdc2 	bl	8000c94 <__aeabi_fmul>
 8001110:	4603      	mov	r3, r0
 8001112:	461d      	mov	r5, r3
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681c      	ldr	r4, [r3, #0]
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ffa5 	bl	800106c <Num2Abs>
 8001122:	4603      	mov	r3, r0
 8001124:	4619      	mov	r1, r3
 8001126:	4620      	mov	r0, r4
 8001128:	f7ff fdb4 	bl	8000c94 <__aeabi_fmul>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
            * PID_Struct->Kpb + (PID_Struct->Err - PID_Struct->Err_last) * (PID_Struct->Kd);// + gz * PID_Struct->gkd
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	4619      	mov	r1, r3
 8001136:	4610      	mov	r0, r2
 8001138:	f7ff fdac 	bl	8000c94 <__aeabi_fmul>
 800113c:	4603      	mov	r3, r0
    PID_Struct->PID_Out = PID_Struct->Err * PID_Struct->Kpa + PID_Struct->Err * Num2Abs(PID_Struct->Err)
 800113e:	4619      	mov	r1, r3
 8001140:	4628      	mov	r0, r5
 8001142:	f7ff fc9f 	bl	8000a84 <__addsf3>
 8001146:	4603      	mov	r3, r0
 8001148:	461c      	mov	r4, r3
            * PID_Struct->Kpb + (PID_Struct->Err - PID_Struct->Err_last) * (PID_Struct->Kd);// + gz * PID_Struct->gkd
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	4619      	mov	r1, r3
 8001154:	4610      	mov	r0, r2
 8001156:	f7ff fc93 	bl	8000a80 <__aeabi_fsub>
 800115a:	4603      	mov	r3, r0
 800115c:	461a      	mov	r2, r3
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	4619      	mov	r1, r3
 8001164:	4610      	mov	r0, r2
 8001166:	f7ff fd95 	bl	8000c94 <__aeabi_fmul>
 800116a:	4603      	mov	r3, r0
 800116c:	4619      	mov	r1, r3
 800116e:	4620      	mov	r0, r4
 8001170:	f7ff fc88 	bl	8000a84 <__addsf3>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
    PID_Struct->PID_Out = PID_Struct->Err * PID_Struct->Kpa + PID_Struct->Err * Num2Abs(PID_Struct->Err)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	625a      	str	r2, [r3, #36]	@ 0x24
    
    PID_Struct->Err_last = PID_Struct->Err;	//err
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	605a      	str	r2, [r3, #4]
    
	//
	if(PID_Struct->PID_Out > PID_Struct->Out_Limit)
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800118c:	4619      	mov	r1, r3
 800118e:	4610      	mov	r0, r2
 8001190:	f7ff ff3c 	bl	800100c <__aeabi_fcmpgt>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d004      	beq.n	80011a4 <PID_Calculate+0xc0>
		PID_Struct->PID_Out = PID_Struct->Out_Limit; 
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	625a      	str	r2, [r3, #36]	@ 0x24
	else if(PID_Struct->PID_Out < -PID_Struct->Out_Limit)
		PID_Struct->PID_Out = -PID_Struct->Out_Limit;
}
 80011a2:	e013      	b.n	80011cc <PID_Calculate+0xe8>
	else if(PID_Struct->PID_Out < -PID_Struct->Out_Limit)
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80011b0:	4619      	mov	r1, r3
 80011b2:	4610      	mov	r0, r2
 80011b4:	f7ff ff0c 	bl	8000fd0 <__aeabi_fcmplt>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d100      	bne.n	80011c0 <PID_Calculate+0xdc>
}
 80011be:	e005      	b.n	80011cc <PID_Calculate+0xe8>
		PID_Struct->PID_Out = -PID_Struct->Out_Limit;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011c4:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bdb0      	pop	{r4, r5, r7, pc}

080011d4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011da:	1d3b      	adds	r3, r7, #4
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011e4:	4b18      	ldr	r3, [pc, #96]	@ (8001248 <MX_ADC1_Init+0x74>)
 80011e6:	4a19      	ldr	r2, [pc, #100]	@ (800124c <MX_ADC1_Init+0x78>)
 80011e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011ea:	4b17      	ldr	r3, [pc, #92]	@ (8001248 <MX_ADC1_Init+0x74>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011f0:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <MX_ADC1_Init+0x74>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011f6:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <MX_ADC1_Init+0x74>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011fc:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <MX_ADC1_Init+0x74>)
 80011fe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001202:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001204:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <MX_ADC1_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <MX_ADC1_Init+0x74>)
 800120c:	2201      	movs	r2, #1
 800120e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001210:	480d      	ldr	r0, [pc, #52]	@ (8001248 <MX_ADC1_Init+0x74>)
 8001212:	f002 f877 	bl	8003304 <HAL_ADC_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800121c:	f000 fc29 	bl	8001a72 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001220:	2304      	movs	r3, #4
 8001222:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001224:	2301      	movs	r3, #1
 8001226:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001228:	2300      	movs	r3, #0
 800122a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	4619      	mov	r1, r3
 8001230:	4805      	ldr	r0, [pc, #20]	@ (8001248 <MX_ADC1_Init+0x74>)
 8001232:	f002 faff 	bl	8003834 <HAL_ADC_ConfigChannel>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800123c:	f000 fc19 	bl	8001a72 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001240:	bf00      	nop
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000134 	.word	0x20000134
 800124c:	40012400 	.word	0x40012400

08001250 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0310 	add.w	r3, r7, #16
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a14      	ldr	r2, [pc, #80]	@ (80012bc <HAL_ADC_MspInit+0x6c>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d121      	bne.n	80012b4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001270:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <HAL_ADC_MspInit+0x70>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	4a12      	ldr	r2, [pc, #72]	@ (80012c0 <HAL_ADC_MspInit+0x70>)
 8001276:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800127a:	6193      	str	r3, [r2, #24]
 800127c:	4b10      	ldr	r3, [pc, #64]	@ (80012c0 <HAL_ADC_MspInit+0x70>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001288:	4b0d      	ldr	r3, [pc, #52]	@ (80012c0 <HAL_ADC_MspInit+0x70>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	4a0c      	ldr	r2, [pc, #48]	@ (80012c0 <HAL_ADC_MspInit+0x70>)
 800128e:	f043 0304 	orr.w	r3, r3, #4
 8001292:	6193      	str	r3, [r2, #24]
 8001294:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <HAL_ADC_MspInit+0x70>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	f003 0304 	and.w	r3, r3, #4
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012a0:	2310      	movs	r3, #16
 80012a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a4:	2303      	movs	r3, #3
 80012a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a8:	f107 0310 	add.w	r3, r7, #16
 80012ac:	4619      	mov	r1, r3
 80012ae:	4805      	ldr	r0, [pc, #20]	@ (80012c4 <HAL_ADC_MspInit+0x74>)
 80012b0:	f003 f824 	bl	80042fc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80012b4:	bf00      	nop
 80012b6:	3720      	adds	r7, #32
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40012400 	.word	0x40012400
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40010800 	.word	0x40010800

080012c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012ce:	4b10      	ldr	r3, [pc, #64]	@ (8001310 <MX_DMA_Init+0x48>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001310 <MX_DMA_Init+0x48>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6153      	str	r3, [r2, #20]
 80012da:	4b0d      	ldr	r3, [pc, #52]	@ (8001310 <MX_DMA_Init+0x48>)
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2100      	movs	r1, #0
 80012ea:	2010      	movs	r0, #16
 80012ec:	f002 fdbb 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80012f0:	2010      	movs	r0, #16
 80012f2:	f002 fdd4 	bl	8003e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2100      	movs	r1, #0
 80012fa:	2011      	movs	r0, #17
 80012fc:	f002 fdb3 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001300:	2011      	movs	r0, #17
 8001302:	f002 fdcc 	bl	8003e9e <HAL_NVIC_EnableIRQ>

}
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40021000 	.word	0x40021000

08001314 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b088      	sub	sp, #32
 8001318:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131a:	f107 0310 	add.w	r3, r7, #16
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001328:	4b3a      	ldr	r3, [pc, #232]	@ (8001414 <MX_GPIO_Init+0x100>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	4a39      	ldr	r2, [pc, #228]	@ (8001414 <MX_GPIO_Init+0x100>)
 800132e:	f043 0320 	orr.w	r3, r3, #32
 8001332:	6193      	str	r3, [r2, #24]
 8001334:	4b37      	ldr	r3, [pc, #220]	@ (8001414 <MX_GPIO_Init+0x100>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	f003 0320 	and.w	r3, r3, #32
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001340:	4b34      	ldr	r3, [pc, #208]	@ (8001414 <MX_GPIO_Init+0x100>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	4a33      	ldr	r2, [pc, #204]	@ (8001414 <MX_GPIO_Init+0x100>)
 8001346:	f043 0304 	orr.w	r3, r3, #4
 800134a:	6193      	str	r3, [r2, #24]
 800134c:	4b31      	ldr	r3, [pc, #196]	@ (8001414 <MX_GPIO_Init+0x100>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	f003 0304 	and.w	r3, r3, #4
 8001354:	60bb      	str	r3, [r7, #8]
 8001356:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001358:	4b2e      	ldr	r3, [pc, #184]	@ (8001414 <MX_GPIO_Init+0x100>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	4a2d      	ldr	r2, [pc, #180]	@ (8001414 <MX_GPIO_Init+0x100>)
 800135e:	f043 0308 	orr.w	r3, r3, #8
 8001362:	6193      	str	r3, [r2, #24]
 8001364:	4b2b      	ldr	r3, [pc, #172]	@ (8001414 <MX_GPIO_Init+0x100>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	f003 0308 	and.w	r3, r3, #8
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001376:	4828      	ldr	r0, [pc, #160]	@ (8001418 <MX_GPIO_Init+0x104>)
 8001378:	f003 f944 	bl	8004604 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800137c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001380:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001382:	2301      	movs	r3, #1
 8001384:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138a:	2302      	movs	r3, #2
 800138c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138e:	f107 0310 	add.w	r3, r7, #16
 8001392:	4619      	mov	r1, r3
 8001394:	4820      	ldr	r0, [pc, #128]	@ (8001418 <MX_GPIO_Init+0x104>)
 8001396:	f002 ffb1 	bl	80042fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY2_Pin;
 800139a:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 800139e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013a0:	4b1e      	ldr	r3, [pc, #120]	@ (800141c <MX_GPIO_Init+0x108>)
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a8:	f107 0310 	add.w	r3, r7, #16
 80013ac:	4619      	mov	r1, r3
 80013ae:	481c      	ldr	r0, [pc, #112]	@ (8001420 <MX_GPIO_Init+0x10c>)
 80013b0:	f002 ffa4 	bl	80042fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = KEY3_Pin|KEY4_Pin|KEY5_Pin;
 80013b4:	2338      	movs	r3, #56	@ 0x38
 80013b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013b8:	4b18      	ldr	r3, [pc, #96]	@ (800141c <MX_GPIO_Init+0x108>)
 80013ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013bc:	2301      	movs	r3, #1
 80013be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c0:	f107 0310 	add.w	r3, r7, #16
 80013c4:	4619      	mov	r1, r3
 80013c6:	4814      	ldr	r0, [pc, #80]	@ (8001418 <MX_GPIO_Init+0x104>)
 80013c8:	f002 ff98 	bl	80042fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80013cc:	2200      	movs	r2, #0
 80013ce:	2100      	movs	r1, #0
 80013d0:	2009      	movs	r0, #9
 80013d2:	f002 fd48 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80013d6:	2009      	movs	r0, #9
 80013d8:	f002 fd61 	bl	8003e9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80013dc:	2200      	movs	r2, #0
 80013de:	2100      	movs	r1, #0
 80013e0:	200a      	movs	r0, #10
 80013e2:	f002 fd40 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80013e6:	200a      	movs	r0, #10
 80013e8:	f002 fd59 	bl	8003e9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80013ec:	2200      	movs	r2, #0
 80013ee:	2100      	movs	r1, #0
 80013f0:	2017      	movs	r0, #23
 80013f2:	f002 fd38 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80013f6:	2017      	movs	r0, #23
 80013f8:	f002 fd51 	bl	8003e9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013fc:	2200      	movs	r2, #0
 80013fe:	2100      	movs	r1, #0
 8001400:	2028      	movs	r0, #40	@ 0x28
 8001402:	f002 fd30 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001406:	2028      	movs	r0, #40	@ 0x28
 8001408:	f002 fd49 	bl	8003e9e <HAL_NVIC_EnableIRQ>

}
 800140c:	bf00      	nop
 800140e:	3720      	adds	r7, #32
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	40021000 	.word	0x40021000
 8001418:	40010c00 	.word	0x40010c00
 800141c:	10210000 	.word	0x10210000
 8001420:	40010800 	.word	0x40010800

08001424 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001428:	4b12      	ldr	r3, [pc, #72]	@ (8001474 <MX_I2C1_Init+0x50>)
 800142a:	4a13      	ldr	r2, [pc, #76]	@ (8001478 <MX_I2C1_Init+0x54>)
 800142c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800142e:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <MX_I2C1_Init+0x50>)
 8001430:	4a12      	ldr	r2, [pc, #72]	@ (800147c <MX_I2C1_Init+0x58>)
 8001432:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001434:	4b0f      	ldr	r3, [pc, #60]	@ (8001474 <MX_I2C1_Init+0x50>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800143a:	4b0e      	ldr	r3, [pc, #56]	@ (8001474 <MX_I2C1_Init+0x50>)
 800143c:	2200      	movs	r2, #0
 800143e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001440:	4b0c      	ldr	r3, [pc, #48]	@ (8001474 <MX_I2C1_Init+0x50>)
 8001442:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001446:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001448:	4b0a      	ldr	r3, [pc, #40]	@ (8001474 <MX_I2C1_Init+0x50>)
 800144a:	2200      	movs	r2, #0
 800144c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800144e:	4b09      	ldr	r3, [pc, #36]	@ (8001474 <MX_I2C1_Init+0x50>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001454:	4b07      	ldr	r3, [pc, #28]	@ (8001474 <MX_I2C1_Init+0x50>)
 8001456:	2200      	movs	r2, #0
 8001458:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800145a:	4b06      	ldr	r3, [pc, #24]	@ (8001474 <MX_I2C1_Init+0x50>)
 800145c:	2200      	movs	r2, #0
 800145e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001460:	4804      	ldr	r0, [pc, #16]	@ (8001474 <MX_I2C1_Init+0x50>)
 8001462:	f003 f8ff 	bl	8004664 <HAL_I2C_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800146c:	f000 fb01 	bl	8001a72 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000164 	.word	0x20000164
 8001478:	40005400 	.word	0x40005400
 800147c:	00061a80 	.word	0x00061a80

08001480 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001484:	4b12      	ldr	r3, [pc, #72]	@ (80014d0 <MX_I2C2_Init+0x50>)
 8001486:	4a13      	ldr	r2, [pc, #76]	@ (80014d4 <MX_I2C2_Init+0x54>)
 8001488:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800148a:	4b11      	ldr	r3, [pc, #68]	@ (80014d0 <MX_I2C2_Init+0x50>)
 800148c:	4a12      	ldr	r2, [pc, #72]	@ (80014d8 <MX_I2C2_Init+0x58>)
 800148e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001490:	4b0f      	ldr	r3, [pc, #60]	@ (80014d0 <MX_I2C2_Init+0x50>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001496:	4b0e      	ldr	r3, [pc, #56]	@ (80014d0 <MX_I2C2_Init+0x50>)
 8001498:	2200      	movs	r2, #0
 800149a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800149c:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <MX_I2C2_Init+0x50>)
 800149e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014a2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014a4:	4b0a      	ldr	r3, [pc, #40]	@ (80014d0 <MX_I2C2_Init+0x50>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80014aa:	4b09      	ldr	r3, [pc, #36]	@ (80014d0 <MX_I2C2_Init+0x50>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014b0:	4b07      	ldr	r3, [pc, #28]	@ (80014d0 <MX_I2C2_Init+0x50>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014b6:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <MX_I2C2_Init+0x50>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80014bc:	4804      	ldr	r0, [pc, #16]	@ (80014d0 <MX_I2C2_Init+0x50>)
 80014be:	f003 f8d1 	bl	8004664 <HAL_I2C_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80014c8:	f000 fad3 	bl	8001a72 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	200001b8 	.word	0x200001b8
 80014d4:	40005800 	.word	0x40005800
 80014d8:	00061a80 	.word	0x00061a80

080014dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08c      	sub	sp, #48	@ 0x30
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 031c 	add.w	r3, r7, #28
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a32      	ldr	r2, [pc, #200]	@ (80015c0 <HAL_I2C_MspInit+0xe4>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d133      	bne.n	8001564 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fc:	4b31      	ldr	r3, [pc, #196]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	4a30      	ldr	r2, [pc, #192]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 8001502:	f043 0308 	orr.w	r3, r3, #8
 8001506:	6193      	str	r3, [r2, #24]
 8001508:	4b2e      	ldr	r3, [pc, #184]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	f003 0308 	and.w	r3, r3, #8
 8001510:	61bb      	str	r3, [r7, #24]
 8001512:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001514:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001518:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800151a:	2312      	movs	r3, #18
 800151c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800151e:	2303      	movs	r3, #3
 8001520:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001522:	f107 031c 	add.w	r3, r7, #28
 8001526:	4619      	mov	r1, r3
 8001528:	4827      	ldr	r0, [pc, #156]	@ (80015c8 <HAL_I2C_MspInit+0xec>)
 800152a:	f002 fee7 	bl	80042fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800152e:	4b27      	ldr	r3, [pc, #156]	@ (80015cc <HAL_I2C_MspInit+0xf0>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001536:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800153a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800153c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800153e:	f043 0302 	orr.w	r3, r3, #2
 8001542:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001544:	4a21      	ldr	r2, [pc, #132]	@ (80015cc <HAL_I2C_MspInit+0xf0>)
 8001546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001548:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800154a:	4b1e      	ldr	r3, [pc, #120]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	4a1d      	ldr	r2, [pc, #116]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 8001550:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001554:	61d3      	str	r3, [r2, #28]
 8001556:	4b1b      	ldr	r3, [pc, #108]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800155e:	617b      	str	r3, [r7, #20]
 8001560:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001562:	e029      	b.n	80015b8 <HAL_I2C_MspInit+0xdc>
  else if(i2cHandle->Instance==I2C2)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a19      	ldr	r2, [pc, #100]	@ (80015d0 <HAL_I2C_MspInit+0xf4>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d124      	bne.n	80015b8 <HAL_I2C_MspInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800156e:	4b15      	ldr	r3, [pc, #84]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 8001570:	699b      	ldr	r3, [r3, #24]
 8001572:	4a14      	ldr	r2, [pc, #80]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 8001574:	f043 0308 	orr.w	r3, r3, #8
 8001578:	6193      	str	r3, [r2, #24]
 800157a:	4b12      	ldr	r3, [pc, #72]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	613b      	str	r3, [r7, #16]
 8001584:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001586:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800158a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800158c:	2312      	movs	r3, #18
 800158e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001590:	2303      	movs	r3, #3
 8001592:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001594:	f107 031c 	add.w	r3, r7, #28
 8001598:	4619      	mov	r1, r3
 800159a:	480b      	ldr	r0, [pc, #44]	@ (80015c8 <HAL_I2C_MspInit+0xec>)
 800159c:	f002 feae 	bl	80042fc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015a0:	4b08      	ldr	r3, [pc, #32]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 80015a2:	69db      	ldr	r3, [r3, #28]
 80015a4:	4a07      	ldr	r2, [pc, #28]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 80015a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015aa:	61d3      	str	r3, [r2, #28]
 80015ac:	4b05      	ldr	r3, [pc, #20]	@ (80015c4 <HAL_I2C_MspInit+0xe8>)
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	68fb      	ldr	r3, [r7, #12]
}
 80015b8:	bf00      	nop
 80015ba:	3730      	adds	r7, #48	@ 0x30
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40005400 	.word	0x40005400
 80015c4:	40021000 	.word	0x40021000
 80015c8:	40010c00 	.word	0x40010c00
 80015cc:	40010000 	.word	0x40010000
 80015d0:	40005800 	.word	0x40005800

080015d4 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin)
 80015de:	88fb      	ldrh	r3, [r7, #6]
 80015e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80015e4:	d017      	beq.n	8001616 <HAL_GPIO_EXTI_Callback+0x42>
 80015e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80015ea:	dc2c      	bgt.n	8001646 <HAL_GPIO_EXTI_Callback+0x72>
 80015ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80015f0:	d00b      	beq.n	800160a <HAL_GPIO_EXTI_Callback+0x36>
 80015f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80015f6:	dc26      	bgt.n	8001646 <HAL_GPIO_EXTI_Callback+0x72>
 80015f8:	2b20      	cmp	r3, #32
 80015fa:	d01e      	beq.n	800163a <HAL_GPIO_EXTI_Callback+0x66>
 80015fc:	2b20      	cmp	r3, #32
 80015fe:	dc22      	bgt.n	8001646 <HAL_GPIO_EXTI_Callback+0x72>
 8001600:	2b08      	cmp	r3, #8
 8001602:	d00e      	beq.n	8001622 <HAL_GPIO_EXTI_Callback+0x4e>
 8001604:	2b10      	cmp	r3, #16
 8001606:	d012      	beq.n	800162e <HAL_GPIO_EXTI_Callback+0x5a>
        case KEY5_Pin:
            sprintf(message,"%d",5);

            break;
        default:
            break;
 8001608:	e01d      	b.n	8001646 <HAL_GPIO_EXTI_Callback+0x72>
            sprintf(message,"%d",abs(-1));
 800160a:	2201      	movs	r2, #1
 800160c:	4910      	ldr	r1, [pc, #64]	@ (8001650 <HAL_GPIO_EXTI_Callback+0x7c>)
 800160e:	4811      	ldr	r0, [pc, #68]	@ (8001654 <HAL_GPIO_EXTI_Callback+0x80>)
 8001610:	f006 fd46 	bl	80080a0 <siprintf>
            break;
 8001614:	e018      	b.n	8001648 <HAL_GPIO_EXTI_Callback+0x74>
            sprintf(message,"%d",2);
 8001616:	2202      	movs	r2, #2
 8001618:	490d      	ldr	r1, [pc, #52]	@ (8001650 <HAL_GPIO_EXTI_Callback+0x7c>)
 800161a:	480e      	ldr	r0, [pc, #56]	@ (8001654 <HAL_GPIO_EXTI_Callback+0x80>)
 800161c:	f006 fd40 	bl	80080a0 <siprintf>
            break;
 8001620:	e012      	b.n	8001648 <HAL_GPIO_EXTI_Callback+0x74>
            sprintf(message,"%d",3);
 8001622:	2203      	movs	r2, #3
 8001624:	490a      	ldr	r1, [pc, #40]	@ (8001650 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001626:	480b      	ldr	r0, [pc, #44]	@ (8001654 <HAL_GPIO_EXTI_Callback+0x80>)
 8001628:	f006 fd3a 	bl	80080a0 <siprintf>
            break;
 800162c:	e00c      	b.n	8001648 <HAL_GPIO_EXTI_Callback+0x74>
            sprintf(message,"%d",4);
 800162e:	2204      	movs	r2, #4
 8001630:	4907      	ldr	r1, [pc, #28]	@ (8001650 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001632:	4808      	ldr	r0, [pc, #32]	@ (8001654 <HAL_GPIO_EXTI_Callback+0x80>)
 8001634:	f006 fd34 	bl	80080a0 <siprintf>
            break;
 8001638:	e006      	b.n	8001648 <HAL_GPIO_EXTI_Callback+0x74>
            sprintf(message,"%d",5);
 800163a:	2205      	movs	r2, #5
 800163c:	4904      	ldr	r1, [pc, #16]	@ (8001650 <HAL_GPIO_EXTI_Callback+0x7c>)
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <HAL_GPIO_EXTI_Callback+0x80>)
 8001640:	f006 fd2e 	bl	80080a0 <siprintf>
            break;
 8001644:	e000      	b.n	8001648 <HAL_GPIO_EXTI_Callback+0x74>
            break;
 8001646:	bf00      	nop
    }
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	08009fc8 	.word	0x08009fc8
 8001654:	20000000 	.word	0x20000000

08001658 <encoder_to_angle>:
float encoder_to_angle(int32_t encoder_count, int32_t cpr) {
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
    // 1. 
    int32_t single_turns = (encoder_count % cpr + cpr) % cpr;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	fb93 f2f2 	sdiv	r2, r3, r2
 800166a:	6839      	ldr	r1, [r7, #0]
 800166c:	fb01 f202 	mul.w	r2, r1, r2
 8001670:	1a9a      	subs	r2, r3, r2
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	4413      	add	r3, r2
 8001676:	683a      	ldr	r2, [r7, #0]
 8001678:	fb93 f2f2 	sdiv	r2, r3, r2
 800167c:	6839      	ldr	r1, [r7, #0]
 800167e:	fb01 f202 	mul.w	r2, r1, r2
 8001682:	1a9b      	subs	r3, r3, r2
 8001684:	60fb      	str	r3, [r7, #12]

    // 2. 0~360
    float angle_raw = (single_turns * 360.0f) / cpr;
 8001686:	68f8      	ldr	r0, [r7, #12]
 8001688:	f7ff fab0 	bl	8000bec <__aeabi_i2f>
 800168c:	4603      	mov	r3, r0
 800168e:	4911      	ldr	r1, [pc, #68]	@ (80016d4 <encoder_to_angle+0x7c>)
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff faff 	bl	8000c94 <__aeabi_fmul>
 8001696:	4603      	mov	r3, r0
 8001698:	461c      	mov	r4, r3
 800169a:	6838      	ldr	r0, [r7, #0]
 800169c:	f7ff faa6 	bl	8000bec <__aeabi_i2f>
 80016a0:	4603      	mov	r3, r0
 80016a2:	4619      	mov	r1, r3
 80016a4:	4620      	mov	r0, r4
 80016a6:	f7ff fba9 	bl	8000dfc <__aeabi_fdiv>
 80016aa:	4603      	mov	r3, r0
 80016ac:	60bb      	str	r3, [r7, #8]

    // 3. -180~+180
    return (angle_raw >= 180) ? (angle_raw - 360) : angle_raw;
 80016ae:	490a      	ldr	r1, [pc, #40]	@ (80016d8 <encoder_to_angle+0x80>)
 80016b0:	68b8      	ldr	r0, [r7, #8]
 80016b2:	f7ff fca1 	bl	8000ff8 <__aeabi_fcmpge>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d005      	beq.n	80016c8 <encoder_to_angle+0x70>
 80016bc:	4905      	ldr	r1, [pc, #20]	@ (80016d4 <encoder_to_angle+0x7c>)
 80016be:	68b8      	ldr	r0, [r7, #8]
 80016c0:	f7ff f9de 	bl	8000a80 <__aeabi_fsub>
 80016c4:	4603      	mov	r3, r0
 80016c6:	e000      	b.n	80016ca <encoder_to_angle+0x72>
 80016c8:	68bb      	ldr	r3, [r7, #8]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd90      	pop	{r4, r7, pc}
 80016d2:	bf00      	nop
 80016d4:	43b40000 	.word	0x43b40000
 80016d8:	43340000 	.word	0x43340000
 80016dc:	00000000 	.word	0x00000000

080016e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e6:	f001 fdab 	bl	8003240 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ea:	f000 f967 	bl	80019bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ee:	f7ff fe11 	bl	8001314 <MX_GPIO_Init>
  MX_DMA_Init();
 80016f2:	f7ff fde9 	bl	80012c8 <MX_DMA_Init>
  MX_I2C1_Init();
 80016f6:	f7ff fe95 	bl	8001424 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80016fa:	f001 fca9 	bl	8003050 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80016fe:	f001 fb89 	bl	8002e14 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001702:	f001 fb33 	bl	8002d6c <MX_TIM3_Init>
  MX_TIM2_Init();
 8001706:	f001 fae5 	bl	8002cd4 <MX_TIM2_Init>
  MX_ADC1_Init();
 800170a:	f7ff fd63 	bl	80011d4 <MX_ADC1_Init>
  MX_I2C2_Init();
 800170e:	f7ff feb7 	bl	8001480 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8001712:	f000 fec5 	bl	80024a0 <OLED_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001716:	4890      	ldr	r0, [pc, #576]	@ (8001958 <main+0x278>)
 8001718:	f004 ff56 	bl	80065c8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800171c:	213c      	movs	r1, #60	@ 0x3c
 800171e:	488f      	ldr	r0, [pc, #572]	@ (800195c <main+0x27c>)
 8001720:	f005 f940 	bl	80069a4 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8001724:	2100      	movs	r1, #0
 8001726:	488e      	ldr	r0, [pc, #568]	@ (8001960 <main+0x280>)
 8001728:	f004 fff8 	bl	800671c <HAL_TIM_PWM_Start>
  HAL_ADCEx_Calibration_Start(&hadc1);
 800172c:	488d      	ldr	r0, [pc, #564]	@ (8001964 <main+0x284>)
 800172e:	f002 fa15 	bl	8003b5c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 8001732:	488c      	ldr	r0, [pc, #560]	@ (8001964 <main+0x284>)
 8001734:	f001 febe 	bl	80034b4 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1,HAL_MAX_DELAY);
 8001738:	f04f 31ff 	mov.w	r1, #4294967295
 800173c:	4889      	ldr	r0, [pc, #548]	@ (8001964 <main+0x284>)
 800173e:	f001 ff67 	bl	8003610 <HAL_ADC_PollForConversion>
  while (MPU6050_Init(&hi2c2) == 1);
 8001742:	bf00      	nop
 8001744:	4888      	ldr	r0, [pc, #544]	@ (8001968 <main+0x288>)
 8001746:	f000 f99a 	bl	8001a7e <MPU6050_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b01      	cmp	r3, #1
 800174e:	d0f9      	beq.n	8001744 <main+0x64>

// ADC
    PID_Init(&Turn_PID_1,
 8001750:	4b86      	ldr	r3, [pc, #536]	@ (800196c <main+0x28c>)
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	9300      	str	r3, [sp, #0]
 800175a:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 800175e:	f04f 0200 	mov.w	r2, #0
 8001762:	4983      	ldr	r1, [pc, #524]	@ (8001970 <main+0x290>)
 8001764:	4883      	ldr	r0, [pc, #524]	@ (8001974 <main+0x294>)
 8001766:	f7ff fc96 	bl	8001096 <PID_Init>
             0,    // gkd
             15
    );

// 
    PID_Init(&Turn_PID_2,
 800176a:	4b83      	ldr	r3, [pc, #524]	@ (8001978 <main+0x298>)
 800176c:	9301      	str	r3, [sp, #4]
 800176e:	f04f 0300 	mov.w	r3, #0
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	f04f 0300 	mov.w	r3, #0
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	497f      	ldr	r1, [pc, #508]	@ (800197c <main+0x29c>)
 800177e:	4880      	ldr	r0, [pc, #512]	@ (8001980 <main+0x2a0>)
 8001780:	f7ff fc89 	bl	8001096 <PID_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      angle1 = (Encoder_Integral * 360.0 / 1074.0);  // 
 8001784:	4b7f      	ldr	r3, [pc, #508]	@ (8001984 <main+0x2a4>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fe45 	bl	8000418 <__aeabi_f2d>
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	4b7d      	ldr	r3, [pc, #500]	@ (8001988 <main+0x2a8>)
 8001794:	f7fe fe98 	bl	80004c8 <__aeabi_dmul>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	a36b      	add	r3, pc, #428	@ (adr r3, 8001950 <main+0x270>)
 80017a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a6:	f7fe ffb9 	bl	800071c <__aeabi_ddiv>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	4610      	mov	r0, r2
 80017b0:	4619      	mov	r1, r3
 80017b2:	f7ff f939 	bl	8000a28 <__aeabi_d2iz>
 80017b6:	4603      	mov	r3, r0
 80017b8:	4a74      	ldr	r2, [pc, #464]	@ (800198c <main+0x2ac>)
 80017ba:	6013      	str	r3, [r2, #0]
      angle1 = fmod(angle1, 360.0);  //  0  360 
 80017bc:	4b73      	ldr	r3, [pc, #460]	@ (800198c <main+0x2ac>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fe17 	bl	80003f4 <__aeabi_i2d>
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	4b6f      	ldr	r3, [pc, #444]	@ (8001988 <main+0x2a8>)
 80017cc:	f007 f92a 	bl	8008a24 <fmod>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff f926 	bl	8000a28 <__aeabi_d2iz>
 80017dc:	4603      	mov	r3, r0
 80017de:	4a6b      	ldr	r2, [pc, #428]	@ (800198c <main+0x2ac>)
 80017e0:	6013      	str	r3, [r2, #0]
      if (angle1 > 180)
 80017e2:	4b6a      	ldr	r3, [pc, #424]	@ (800198c <main+0x2ac>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2bb4      	cmp	r3, #180	@ 0xb4
 80017e8:	dd05      	ble.n	80017f6 <main+0x116>
      {
          angle1 -= 360;  //  180 360
 80017ea:	4b68      	ldr	r3, [pc, #416]	@ (800198c <main+0x2ac>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017f2:	4a66      	ldr	r2, [pc, #408]	@ (800198c <main+0x2ac>)
 80017f4:	6013      	str	r3, [r2, #0]
      }

      if(adc_value<130&&adc_value>0)
 80017f6:	4b66      	ldr	r3, [pc, #408]	@ (8001990 <main+0x2b0>)
 80017f8:	881b      	ldrh	r3, [r3, #0]
 80017fa:	2b81      	cmp	r3, #129	@ 0x81
 80017fc:	d814      	bhi.n	8001828 <main+0x148>
 80017fe:	4b64      	ldr	r3, [pc, #400]	@ (8001990 <main+0x2b0>)
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d010      	beq.n	8001828 <main+0x148>
      {
          angle2=-(adc_value-150)*360/4096;
 8001806:	4b62      	ldr	r3, [pc, #392]	@ (8001990 <main+0x2b0>)
 8001808:	881b      	ldrh	r3, [r3, #0]
 800180a:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800180e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8001812:	fb02 f303 	mul.w	r3, r2, r3
 8001816:	2b00      	cmp	r3, #0
 8001818:	da01      	bge.n	800181e <main+0x13e>
 800181a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800181e:	131b      	asrs	r3, r3, #12
 8001820:	461a      	mov	r2, r3
 8001822:	4b5c      	ldr	r3, [pc, #368]	@ (8001994 <main+0x2b4>)
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	e02c      	b.n	8001882 <main+0x1a2>
      }
      else if(adc_value>2260&&adc_value<4096)
 8001828:	4b59      	ldr	r3, [pc, #356]	@ (8001990 <main+0x2b0>)
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	f640 02d4 	movw	r2, #2260	@ 0x8d4
 8001830:	4293      	cmp	r3, r2
 8001832:	d916      	bls.n	8001862 <main+0x182>
 8001834:	4b56      	ldr	r3, [pc, #344]	@ (8001990 <main+0x2b0>)
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800183c:	d211      	bcs.n	8001862 <main+0x182>
      {
          angle2=17-(adc_value-4096)*360/4096;
 800183e:	4b54      	ldr	r3, [pc, #336]	@ (8001990 <main+0x2b0>)
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8001846:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800184a:	fb02 f303 	mul.w	r3, r2, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	da01      	bge.n	8001856 <main+0x176>
 8001852:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001856:	131b      	asrs	r3, r3, #12
 8001858:	425b      	negs	r3, r3
 800185a:	3311      	adds	r3, #17
 800185c:	4a4d      	ldr	r2, [pc, #308]	@ (8001994 <main+0x2b4>)
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	e00f      	b.n	8001882 <main+0x1a2>
      }
      else
      {
          angle2=-(adc_value-130)*360/4096+4;
 8001862:	4b4b      	ldr	r3, [pc, #300]	@ (8001990 <main+0x2b0>)
 8001864:	881b      	ldrh	r3, [r3, #0]
 8001866:	f1c3 0382 	rsb	r3, r3, #130	@ 0x82
 800186a:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800186e:	fb02 f303 	mul.w	r3, r2, r3
 8001872:	2b00      	cmp	r3, #0
 8001874:	da01      	bge.n	800187a <main+0x19a>
 8001876:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800187a:	131b      	asrs	r3, r3, #12
 800187c:	3304      	adds	r3, #4
 800187e:	4a45      	ldr	r2, [pc, #276]	@ (8001994 <main+0x2b4>)
 8001880:	6013      	str	r3, [r2, #0]
      }
      int angle = encoder_to_angle(Encoder_Integral, 1074);
 8001882:	4b40      	ldr	r3, [pc, #256]	@ (8001984 <main+0x2a4>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff fbca 	bl	8001020 <__aeabi_f2iz>
 800188c:	4603      	mov	r3, r0
 800188e:	f240 4132 	movw	r1, #1074	@ 0x432
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff fee0 	bl	8001658 <encoder_to_angle>
 8001898:	4603      	mov	r3, r0
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fbc0 	bl	8001020 <__aeabi_f2iz>
 80018a0:	4603      	mov	r3, r0
 80018a2:	607b      	str	r3, [r7, #4]
      sprintf(angle_m,"angle1 %f",Turn_PID_1.PID_Out);
 80018a4:	4b33      	ldr	r3, [pc, #204]	@ (8001974 <main+0x294>)
 80018a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fdb5 	bl	8000418 <__aeabi_f2d>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4939      	ldr	r1, [pc, #228]	@ (8001998 <main+0x2b8>)
 80018b4:	4839      	ldr	r0, [pc, #228]	@ (800199c <main+0x2bc>)
 80018b6:	f006 fbf3 	bl	80080a0 <siprintf>
      sprintf(angle_n,"angle2 %f",Turn_PID_2.PID_Out);
 80018ba:	4b31      	ldr	r3, [pc, #196]	@ (8001980 <main+0x2a0>)
 80018bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fdaa 	bl	8000418 <__aeabi_f2d>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4935      	ldr	r1, [pc, #212]	@ (80019a0 <main+0x2c0>)
 80018ca:	4836      	ldr	r0, [pc, #216]	@ (80019a4 <main+0x2c4>)
 80018cc:	f006 fbe8 	bl	80080a0 <siprintf>
      sprintf(en_place,"en_place %.1f",Encoder_Integral);
 80018d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001984 <main+0x2a4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fd9f 	bl	8000418 <__aeabi_f2d>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4932      	ldr	r1, [pc, #200]	@ (80019a8 <main+0x2c8>)
 80018e0:	4832      	ldr	r0, [pc, #200]	@ (80019ac <main+0x2cc>)
 80018e2:	f006 fbdd 	bl	80080a0 <siprintf>
      sprintf(adc_xx,"adc %d",adc_value);
 80018e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001990 <main+0x2b0>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	461a      	mov	r2, r3
 80018ec:	4930      	ldr	r1, [pc, #192]	@ (80019b0 <main+0x2d0>)
 80018ee:	4831      	ldr	r0, [pc, #196]	@ (80019b4 <main+0x2d4>)
 80018f0:	f006 fbd6 	bl	80080a0 <siprintf>
      OLED_DisPlay_On();
 80018f4:	f000 fe30 	bl	8002558 <OLED_DisPlay_On>
      OLED_SendCmd(0xA1);
 80018f8:	20a1      	movs	r0, #161	@ 0xa1
 80018fa:	f000 fdbf 	bl	800247c <OLED_SendCmd>
      OLED_SendCmd(0xC8);
 80018fe:	20c8      	movs	r0, #200	@ 0xc8
 8001900:	f000 fdbc 	bl	800247c <OLED_SendCmd>
      OLED_NewFrame();
 8001904:	f000 fe36 	bl	8002574 <OLED_NewFrame>
//    int sensor_y = angle1; // 
//    update_curve(sensor_y);
//    draw_curve();
//    HAL_Delay(50); // 
      OLED_PrintString(0, 0, angle_m, &font16x16, OLED_COLOR_NORMAL);
 8001908:	2300      	movs	r3, #0
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	4b2a      	ldr	r3, [pc, #168]	@ (80019b8 <main+0x2d8>)
 800190e:	4a23      	ldr	r2, [pc, #140]	@ (800199c <main+0x2bc>)
 8001910:	2100      	movs	r1, #0
 8001912:	2000      	movs	r0, #0
 8001914:	f001 f853 	bl	80029be <OLED_PrintString>
      OLED_PrintString(0, 16, angle_n, &font16x16, OLED_COLOR_NORMAL);
 8001918:	2300      	movs	r3, #0
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <main+0x2d8>)
 800191e:	4a21      	ldr	r2, [pc, #132]	@ (80019a4 <main+0x2c4>)
 8001920:	2110      	movs	r1, #16
 8001922:	2000      	movs	r0, #0
 8001924:	f001 f84b 	bl	80029be <OLED_PrintString>
      OLED_PrintString(0, 32, en_place, &font16x16, OLED_COLOR_NORMAL);
 8001928:	2300      	movs	r3, #0
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	4b22      	ldr	r3, [pc, #136]	@ (80019b8 <main+0x2d8>)
 800192e:	4a1f      	ldr	r2, [pc, #124]	@ (80019ac <main+0x2cc>)
 8001930:	2120      	movs	r1, #32
 8001932:	2000      	movs	r0, #0
 8001934:	f001 f843 	bl	80029be <OLED_PrintString>
      OLED_PrintString(0, 48, adc_xx, &font16x16, OLED_COLOR_NORMAL);
 8001938:	2300      	movs	r3, #0
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	4b1e      	ldr	r3, [pc, #120]	@ (80019b8 <main+0x2d8>)
 800193e:	4a1d      	ldr	r2, [pc, #116]	@ (80019b4 <main+0x2d4>)
 8001940:	2130      	movs	r1, #48	@ 0x30
 8001942:	2000      	movs	r0, #0
 8001944:	f001 f83b 	bl	80029be <OLED_PrintString>
      OLED_ShowFrame();
 8001948:	f000 fe20 	bl	800258c <OLED_ShowFrame>
  {
 800194c:	e71a      	b.n	8001784 <main+0xa4>
 800194e:	bf00      	nop
 8001950:	00000000 	.word	0x00000000
 8001954:	4090c800 	.word	0x4090c800
 8001958:	200007d4 	.word	0x200007d4
 800195c:	2000081c 	.word	0x2000081c
 8001960:	20000864 	.word	0x20000864
 8001964:	20000134 	.word	0x20000134
 8001968:	200001b8 	.word	0x200001b8
 800196c:	41700000 	.word	0x41700000
 8001970:	bd4ccccd 	.word	0xbd4ccccd
 8001974:	200002d8 	.word	0x200002d8
 8001978:	45e10000 	.word	0x45e10000
 800197c:	c4098000 	.word	0xc4098000
 8001980:	20000304 	.word	0x20000304
 8001984:	20000334 	.word	0x20000334
 8001988:	40768000 	.word	0x40768000
 800198c:	2000025c 	.word	0x2000025c
 8001990:	20000338 	.word	0x20000338
 8001994:	20000260 	.word	0x20000260
 8001998:	08009fcc 	.word	0x08009fcc
 800199c:	20000234 	.word	0x20000234
 80019a0:	08009fd8 	.word	0x08009fd8
 80019a4:	20000248 	.word	0x20000248
 80019a8:	08009fe4 	.word	0x08009fe4
 80019ac:	2000020c 	.word	0x2000020c
 80019b0:	08009ff4 	.word	0x08009ff4
 80019b4:	20000220 	.word	0x20000220
 80019b8:	0800a684 	.word	0x0800a684

080019bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b094      	sub	sp, #80	@ 0x50
 80019c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019c6:	2228      	movs	r2, #40	@ 0x28
 80019c8:	2100      	movs	r1, #0
 80019ca:	4618      	mov	r0, r3
 80019cc:	f006 fb98 	bl	8008100 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019e0:	1d3b      	adds	r3, r7, #4
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	605a      	str	r2, [r3, #4]
 80019e8:	609a      	str	r2, [r3, #8]
 80019ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019ec:	2301      	movs	r3, #1
 80019ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80019f6:	2300      	movs	r3, #0
 80019f8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019fa:	2301      	movs	r3, #1
 80019fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019fe:	2302      	movs	r3, #2
 8001a00:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a02:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a06:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a08:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a12:	4618      	mov	r0, r3
 8001a14:	f004 f80c 	bl	8005a30 <HAL_RCC_OscConfig>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001a1e:	f000 f828 	bl	8001a72 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a22:	230f      	movs	r3, #15
 8001a24:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a26:	2302      	movs	r3, #2
 8001a28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a32:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a34:	2300      	movs	r3, #0
 8001a36:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	2102      	movs	r1, #2
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f004 fa78 	bl	8005f34 <HAL_RCC_ClockConfig>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001a4a:	f000 f812 	bl	8001a72 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001a52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a56:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a58:	1d3b      	adds	r3, r7, #4
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f004 fbf8 	bl	8006250 <HAL_RCCEx_PeriphCLKConfig>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001a66:	f000 f804 	bl	8001a72 <Error_Handler>
  }
}
 8001a6a:	bf00      	nop
 8001a6c:	3750      	adds	r7, #80	@ 0x50
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a76:	b672      	cpsid	i
}
 8001a78:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a7a:	bf00      	nop
 8001a7c:	e7fd      	b.n	8001a7a <Error_Handler+0x8>

08001a7e <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b088      	sub	sp, #32
 8001a82:	af04      	add	r7, sp, #16
 8001a84:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001a86:	2364      	movs	r3, #100	@ 0x64
 8001a88:	9302      	str	r3, [sp, #8]
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	9301      	str	r3, [sp, #4]
 8001a8e:	f107 030f 	add.w	r3, r7, #15
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	2301      	movs	r3, #1
 8001a96:	2275      	movs	r2, #117	@ 0x75
 8001a98:	21d0      	movs	r1, #208	@ 0xd0
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f003 f91e 	bl	8004cdc <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
 8001aa2:	2b68      	cmp	r3, #104	@ 0x68
 8001aa4:	d14c      	bne.n	8001b40 <MPU6050_Init+0xc2>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001aaa:	2364      	movs	r3, #100	@ 0x64
 8001aac:	9302      	str	r3, [sp, #8]
 8001aae:	2301      	movs	r3, #1
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	f107 030e 	add.w	r3, r7, #14
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	2301      	movs	r3, #1
 8001aba:	226b      	movs	r2, #107	@ 0x6b
 8001abc:	21d0      	movs	r1, #208	@ 0xd0
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f003 f812 	bl	8004ae8 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001ac4:	2307      	movs	r3, #7
 8001ac6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001ac8:	2364      	movs	r3, #100	@ 0x64
 8001aca:	9302      	str	r3, [sp, #8]
 8001acc:	2301      	movs	r3, #1
 8001ace:	9301      	str	r3, [sp, #4]
 8001ad0:	f107 030e 	add.w	r3, r7, #14
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	2219      	movs	r2, #25
 8001ada:	21d0      	movs	r1, #208	@ 0xd0
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f003 f803 	bl	8004ae8 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001ae6:	2364      	movs	r3, #100	@ 0x64
 8001ae8:	9302      	str	r3, [sp, #8]
 8001aea:	2301      	movs	r3, #1
 8001aec:	9301      	str	r3, [sp, #4]
 8001aee:	f107 030e 	add.w	r3, r7, #14
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	2301      	movs	r3, #1
 8001af6:	221c      	movs	r2, #28
 8001af8:	21d0      	movs	r1, #208	@ 0xd0
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f002 fff4 	bl	8004ae8 <HAL_I2C_Mem_Write>

        // Set interrupt enable in DATA_RDY_EN_REG Register
        // Enable interrupt when data ready
        Data = 0x01;
 8001b00:	2301      	movs	r3, #1
 8001b02:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, DATA_RDY_EN_REG, 1, &Data, 1, i2c_timeout);
 8001b04:	2364      	movs	r3, #100	@ 0x64
 8001b06:	9302      	str	r3, [sp, #8]
 8001b08:	2301      	movs	r3, #1
 8001b0a:	9301      	str	r3, [sp, #4]
 8001b0c:	f107 030e 	add.w	r3, r7, #14
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	2301      	movs	r3, #1
 8001b14:	2238      	movs	r2, #56	@ 0x38
 8001b16:	21d0      	movs	r1, #208	@ 0xd0
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f002 ffe5 	bl	8004ae8 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001b22:	2364      	movs	r3, #100	@ 0x64
 8001b24:	9302      	str	r3, [sp, #8]
 8001b26:	2301      	movs	r3, #1
 8001b28:	9301      	str	r3, [sp, #4]
 8001b2a:	f107 030e 	add.w	r3, r7, #14
 8001b2e:	9300      	str	r3, [sp, #0]
 8001b30:	2301      	movs	r3, #1
 8001b32:	221b      	movs	r2, #27
 8001b34:	21d0      	movs	r1, #208	@ 0xd0
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f002 ffd6 	bl	8004ae8 <HAL_I2C_Mem_Write>
        return 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	e000      	b.n	8001b42 <MPU6050_Init+0xc4>
    }
    return 1;
 8001b40:	2301      	movs	r3, #1
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	0000      	movs	r0, r0
 8001b4c:	0000      	movs	r0, r0
	...

08001b50 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001b50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b54:	b096      	sub	sp, #88	@ 0x58
 8001b56:	af04      	add	r7, sp, #16
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001b5c:	2364      	movs	r3, #100	@ 0x64
 8001b5e:	9302      	str	r3, [sp, #8]
 8001b60:	230e      	movs	r3, #14
 8001b62:	9301      	str	r3, [sp, #4]
 8001b64:	f107 0308 	add.w	r3, r7, #8
 8001b68:	9300      	str	r3, [sp, #0]
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	223b      	movs	r2, #59	@ 0x3b
 8001b6e:	21d0      	movs	r1, #208	@ 0xd0
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f003 f8b3 	bl	8004cdc <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001b76:	7a3b      	ldrb	r3, [r7, #8]
 8001b78:	021b      	lsls	r3, r3, #8
 8001b7a:	b21a      	sxth	r2, r3
 8001b7c:	7a7b      	ldrb	r3, [r7, #9]
 8001b7e:	b21b      	sxth	r3, r3
 8001b80:	4313      	orrs	r3, r2
 8001b82:	b21a      	sxth	r2, r3
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001b88:	7abb      	ldrb	r3, [r7, #10]
 8001b8a:	021b      	lsls	r3, r3, #8
 8001b8c:	b21a      	sxth	r2, r3
 8001b8e:	7afb      	ldrb	r3, [r7, #11]
 8001b90:	b21b      	sxth	r3, r3
 8001b92:	4313      	orrs	r3, r2
 8001b94:	b21a      	sxth	r2, r3
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001b9a:	7b3b      	ldrb	r3, [r7, #12]
 8001b9c:	021b      	lsls	r3, r3, #8
 8001b9e:	b21a      	sxth	r2, r3
 8001ba0:	7b7b      	ldrb	r3, [r7, #13]
 8001ba2:	b21b      	sxth	r3, r3
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	b21a      	sxth	r2, r3
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001bac:	7bbb      	ldrb	r3, [r7, #14]
 8001bae:	021b      	lsls	r3, r3, #8
 8001bb0:	b21a      	sxth	r2, r3
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
 8001bb4:	b21b      	sxth	r3, r3
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001bba:	7c3b      	ldrb	r3, [r7, #16]
 8001bbc:	021b      	lsls	r3, r3, #8
 8001bbe:	b21a      	sxth	r2, r3
 8001bc0:	7c7b      	ldrb	r3, [r7, #17]
 8001bc2:	b21b      	sxth	r3, r3
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	b21a      	sxth	r2, r3
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001bcc:	7cbb      	ldrb	r3, [r7, #18]
 8001bce:	021b      	lsls	r3, r3, #8
 8001bd0:	b21a      	sxth	r2, r3
 8001bd2:	7cfb      	ldrb	r3, [r7, #19]
 8001bd4:	b21b      	sxth	r3, r3
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	b21a      	sxth	r2, r3
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001bde:	7d3b      	ldrb	r3, [r7, #20]
 8001be0:	021b      	lsls	r3, r3, #8
 8001be2:	b21a      	sxth	r2, r3
 8001be4:	7d7b      	ldrb	r3, [r7, #21]
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	4313      	orrs	r3, r2
 8001bea:	b21a      	sxth	r2, r3
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7fe fbfc 	bl	80003f4 <__aeabi_i2d>
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	4b9f      	ldr	r3, [pc, #636]	@ (8001e80 <MPU6050_Read_All+0x330>)
 8001c02:	f7fe fd8b 	bl	800071c <__aeabi_ddiv>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	6839      	ldr	r1, [r7, #0]
 8001c0c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fbec 	bl	80003f4 <__aeabi_i2d>
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	4b97      	ldr	r3, [pc, #604]	@ (8001e80 <MPU6050_Read_All+0x330>)
 8001c22:	f7fe fd7b 	bl	800071c <__aeabi_ddiv>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	6839      	ldr	r1, [r7, #0]
 8001c2c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7fe fbdc 	bl	80003f4 <__aeabi_i2d>
 8001c3c:	a38a      	add	r3, pc, #552	@ (adr r3, 8001e68 <MPU6050_Read_All+0x318>)
 8001c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c42:	f7fe fd6b 	bl	800071c <__aeabi_ddiv>
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	6839      	ldr	r1, [r7, #0]
 8001c4c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001c50:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe ffc9 	bl	8000bec <__aeabi_i2f>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	4989      	ldr	r1, [pc, #548]	@ (8001e84 <MPU6050_Read_All+0x334>)
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff f8cc 	bl	8000dfc <__aeabi_fdiv>
 8001c64:	4603      	mov	r3, r0
 8001c66:	4988      	ldr	r1, [pc, #544]	@ (8001e88 <MPU6050_Read_All+0x338>)
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe ff0b 	bl	8000a84 <__addsf3>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	461a      	mov	r2, r3
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	641a      	str	r2, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7fe fbb9 	bl	80003f4 <__aeabi_i2d>
 8001c82:	a37b      	add	r3, pc, #492	@ (adr r3, 8001e70 <MPU6050_Read_All+0x320>)
 8001c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c88:	f7fe fd48 	bl	800071c <__aeabi_ddiv>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	6839      	ldr	r1, [r7, #0]
 8001c92:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7fe fba9 	bl	80003f4 <__aeabi_i2d>
 8001ca2:	a373      	add	r3, pc, #460	@ (adr r3, 8001e70 <MPU6050_Read_All+0x320>)
 8001ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca8:	f7fe fd38 	bl	800071c <__aeabi_ddiv>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	6839      	ldr	r1, [r7, #0]
 8001cb2:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0 - Gyro_Z_corrector;
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7fe fb99 	bl	80003f4 <__aeabi_i2d>
 8001cc2:	a36b      	add	r3, pc, #428	@ (adr r3, 8001e70 <MPU6050_Read_All+0x320>)
 8001cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc8:	f7fe fd28 	bl	800071c <__aeabi_ddiv>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	4610      	mov	r0, r2
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4b6d      	ldr	r3, [pc, #436]	@ (8001e8c <MPU6050_Read_All+0x33c>)
 8001cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cda:	f7fe fa3d 	bl	8000158 <__aeabi_dsub>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	6839      	ldr	r1, [r7, #0]
 8001ce4:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001ce8:	f001 fb02 	bl	80032f0 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	4b68      	ldr	r3, [pc, #416]	@ (8001e90 <MPU6050_Read_All+0x340>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7fe fb6d 	bl	80003d4 <__aeabi_ui2d>
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	4b65      	ldr	r3, [pc, #404]	@ (8001e94 <MPU6050_Read_All+0x344>)
 8001d00:	f7fe fd0c 	bl	800071c <__aeabi_ddiv>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 8001d0c:	f001 faf0 	bl	80032f0 <HAL_GetTick>
 8001d10:	4603      	mov	r3, r0
 8001d12:	4a5f      	ldr	r2, [pc, #380]	@ (8001e90 <MPU6050_Read_All+0x340>)
 8001d14:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(pow(DataStruct->Accel_X_RAW, 2) + pow(DataStruct->Accel_Z_RAW, 2));
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7fe fb69 	bl	80003f4 <__aeabi_i2d>
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d2a:	f006 fea3 	bl	8008a74 <pow>
 8001d2e:	4682      	mov	sl, r0
 8001d30:	468b      	mov	fp, r1
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7fe fb5b 	bl	80003f4 <__aeabi_i2d>
 8001d3e:	f04f 0200 	mov.w	r2, #0
 8001d42:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d46:	f006 fe95 	bl	8008a74 <pow>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	4650      	mov	r0, sl
 8001d50:	4659      	mov	r1, fp
 8001d52:	f7fe fa03 	bl	800015c <__adddf3>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f006 fef1 	bl	8008b44 <sqrt>
 8001d62:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0)
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d72:	f7fe fe11 	bl	8000998 <__aeabi_dcmpeq>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d119      	bne.n	8001db0 <MPU6050_Read_All+0x260>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7fe fb36 	bl	80003f4 <__aeabi_i2d>
 8001d88:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d8c:	f7fe fcc6 	bl	800071c <__aeabi_ddiv>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	4610      	mov	r0, r2
 8001d96:	4619      	mov	r1, r3
 8001d98:	f006 fefa 	bl	8008b90 <atan>
 8001d9c:	a336      	add	r3, pc, #216	@ (adr r3, 8001e78 <MPU6050_Read_All+0x328>)
 8001d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da2:	f7fe fb91 	bl	80004c8 <__aeabi_dmul>
 8001da6:	4602      	mov	r2, r0
 8001da8:	460b      	mov	r3, r1
 8001daa:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8001dae:	e005      	b.n	8001dbc <MPU6050_Read_All+0x26c>
    }
    else
    {
        roll = 0.0;
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	f04f 0300 	mov.w	r3, #0
 8001db8:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dc2:	425b      	negs	r3, r3
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7fe fb15 	bl	80003f4 <__aeabi_i2d>
 8001dca:	4682      	mov	sl, r0
 8001dcc:	468b      	mov	fp, r1
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fb0d 	bl	80003f4 <__aeabi_i2d>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4650      	mov	r0, sl
 8001de0:	4659      	mov	r1, fp
 8001de2:	f006 fe1d 	bl	8008a20 <atan2>
 8001de6:	a324      	add	r3, pc, #144	@ (adr r3, 8001e78 <MPU6050_Read_All+0x328>)
 8001de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dec:	f7fe fb6c 	bl	80004c8 <__aeabi_dmul>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8001df8:	f04f 0200 	mov.w	r2, #0
 8001dfc:	4b26      	ldr	r3, [pc, #152]	@ (8001e98 <MPU6050_Read_All+0x348>)
 8001dfe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e02:	f7fe fdd3 	bl	80009ac <__aeabi_dcmplt>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d00a      	beq.n	8001e22 <MPU6050_Read_All+0x2d2>
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001e12:	f04f 0200 	mov.w	r2, #0
 8001e16:	4b21      	ldr	r3, [pc, #132]	@ (8001e9c <MPU6050_Read_All+0x34c>)
 8001e18:	f7fe fde6 	bl	80009e8 <__aeabi_dcmpgt>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d114      	bne.n	8001e4c <MPU6050_Read_All+0x2fc>
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	4b1d      	ldr	r3, [pc, #116]	@ (8001e9c <MPU6050_Read_All+0x34c>)
 8001e28:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e2c:	f7fe fddc 	bl	80009e8 <__aeabi_dcmpgt>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d036      	beq.n	8001ea4 <MPU6050_Read_All+0x354>
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001e3c:	f04f 0200 	mov.w	r2, #0
 8001e40:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <MPU6050_Read_All+0x348>)
 8001e42:	f7fe fdb3 	bl	80009ac <__aeabi_dcmplt>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d02b      	beq.n	8001ea4 <MPU6050_Read_All+0x354>
    {
        KalmanY.angle = pitch;
 8001e4c:	4914      	ldr	r1, [pc, #80]	@ (8001ea0 <MPU6050_Read_All+0x350>)
 8001e4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e52:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e5c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8001e60:	e033      	b.n	8001eca <MPU6050_Read_All+0x37a>
 8001e62:	bf00      	nop
 8001e64:	f3af 8000 	nop.w
 8001e68:	00000000 	.word	0x00000000
 8001e6c:	40cc2900 	.word	0x40cc2900
 8001e70:	00000000 	.word	0x00000000
 8001e74:	40606000 	.word	0x40606000
 8001e78:	1a63c1f8 	.word	0x1a63c1f8
 8001e7c:	404ca5dc 	.word	0x404ca5dc
 8001e80:	40d00000 	.word	0x40d00000
 8001e84:	43aa0000 	.word	0x43aa0000
 8001e88:	42121eb8 	.word	0x42121eb8
 8001e8c:	20000268 	.word	0x20000268
 8001e90:	20000270 	.word	0x20000270
 8001e94:	408f4000 	.word	0x408f4000
 8001e98:	c0568000 	.word	0xc0568000
 8001e9c:	40568000 	.word	0x40568000
 8001ea0:	20000060 	.word	0x20000060
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001eaa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001eae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001eb2:	e9cd 2300 	strd	r2, r3, [sp]
 8001eb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001eba:	4830      	ldr	r0, [pc, #192]	@ (8001f7c <MPU6050_Read_All+0x42c>)
 8001ebc:	f000 f864 	bl	8001f88 <Kalman_getAngle>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	6839      	ldr	r1, [r7, #0]
 8001ec6:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001ed0:	4690      	mov	r8, r2
 8001ed2:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	4b29      	ldr	r3, [pc, #164]	@ (8001f80 <MPU6050_Read_All+0x430>)
 8001edc:	4640      	mov	r0, r8
 8001ede:	4649      	mov	r1, r9
 8001ee0:	f7fe fd82 	bl	80009e8 <__aeabi_dcmpgt>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d008      	beq.n	8001efc <MPU6050_Read_All+0x3ac>
        DataStruct->Gx = -DataStruct->Gx;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001ef0:	4614      	mov	r4, r2
 8001ef2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001f02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001f06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001f0a:	e9cd 2300 	strd	r2, r3, [sp]
 8001f0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001f12:	481c      	ldr	r0, [pc, #112]	@ (8001f84 <MPU6050_Read_All+0x434>)
 8001f14:	f000 f838 	bl	8001f88 <Kalman_getAngle>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	6839      	ldr	r1, [r7, #0]
 8001f1e:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

    double AngleZ = DataStruct->Gz * dt;
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001f28:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001f2c:	f7fe facc 	bl	80004c8 <__aeabi_dmul>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    if(abs((int)AngleZ) > 1000) AngleZ = 0;
 8001f38:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001f3c:	f7fe fd74 	bl	8000a28 <__aeabi_d2iz>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	bfb8      	it	lt
 8001f46:	425b      	neglt	r3, r3
 8001f48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f4c:	dd05      	ble.n	8001f5a <MPU6050_Read_All+0x40a>
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	f04f 0300 	mov.w	r3, #0
 8001f56:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    DataStruct->AngleZ += AngleZ;
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8001f60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001f64:	f7fe f8fa 	bl	800015c <__adddf3>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	6839      	ldr	r1, [r7, #0]
 8001f6e:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
}
 8001f72:	bf00      	nop
 8001f74:	3748      	adds	r7, #72	@ 0x48
 8001f76:	46bd      	mov	sp, r7
 8001f78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f7c:	20000060 	.word	0x20000060
 8001f80:	40568000 	.word	0x40568000
 8001f84:	20000018 	.word	0x20000018

08001f88 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8001f88:	b5b0      	push	{r4, r5, r7, lr}
 8001f8a:	b092      	sub	sp, #72	@ 0x48
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001f9a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001f9e:	f7fe f8db 	bl	8000158 <__aeabi_dsub>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += dt * rate;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001fb0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001fb4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8001fb8:	f7fe fa86 	bl	80004c8 <__aeabi_dmul>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4620      	mov	r0, r4
 8001fc2:	4629      	mov	r1, r5
 8001fc4:	f7fe f8ca 	bl	800015c <__adddf3>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	68f9      	ldr	r1, [r7, #12]
 8001fce:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001fde:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001fe2:	f7fe fa71 	bl	80004c8 <__aeabi_dmul>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	4610      	mov	r0, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001ff4:	f7fe f8b0 	bl	8000158 <__aeabi_dsub>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	4619      	mov	r1, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002006:	f7fe f8a7 	bl	8000158 <__aeabi_dsub>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	4610      	mov	r0, r2
 8002010:	4619      	mov	r1, r3
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002018:	f7fe f8a0 	bl	800015c <__adddf3>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4610      	mov	r0, r2
 8002022:	4619      	mov	r1, r3
 8002024:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002028:	f7fe fa4e 	bl	80004c8 <__aeabi_dmul>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4620      	mov	r0, r4
 8002032:	4629      	mov	r1, r5
 8002034:	f7fe f892 	bl	800015c <__adddf3>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	68f9      	ldr	r1, [r7, #12]
 800203e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800204e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002052:	f7fe fa39 	bl	80004c8 <__aeabi_dmul>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	4620      	mov	r0, r4
 800205c:	4629      	mov	r1, r5
 800205e:	f7fe f87b 	bl	8000158 <__aeabi_dsub>
 8002062:	4602      	mov	r2, r0
 8002064:	460b      	mov	r3, r1
 8002066:	68f9      	ldr	r1, [r7, #12]
 8002068:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002078:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800207c:	f7fe fa24 	bl	80004c8 <__aeabi_dmul>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	4620      	mov	r0, r4
 8002086:	4629      	mov	r1, r5
 8002088:	f7fe f866 	bl	8000158 <__aeabi_dsub>
 800208c:	4602      	mov	r2, r0
 800208e:	460b      	mov	r3, r1
 8002090:	68f9      	ldr	r1, [r7, #12]
 8002092:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80020a2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80020a6:	f7fe fa0f 	bl	80004c8 <__aeabi_dmul>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4620      	mov	r0, r4
 80020b0:	4629      	mov	r1, r5
 80020b2:	f7fe f853 	bl	800015c <__adddf3>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	68f9      	ldr	r1, [r7, #12]
 80020bc:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80020cc:	f7fe f846 	bl	800015c <__adddf3>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80020de:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80020e2:	f7fe fb1b 	bl	800071c <__aeabi_ddiv>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80020f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80020f8:	f7fe fb10 	bl	800071c <__aeabi_ddiv>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800210a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800210e:	f7fe f823 	bl	8000158 <__aeabi_dsub>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    Kalman->angle += K[0] * y;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002120:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002124:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002128:	f7fe f9ce 	bl	80004c8 <__aeabi_dmul>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4620      	mov	r0, r4
 8002132:	4629      	mov	r1, r5
 8002134:	f7fe f812 	bl	800015c <__adddf3>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	68f9      	ldr	r1, [r7, #12]
 800213e:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002148:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800214c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002150:	f7fe f9ba 	bl	80004c8 <__aeabi_dmul>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4620      	mov	r0, r4
 800215a:	4629      	mov	r1, r5
 800215c:	f7fd fffe 	bl	800015c <__adddf3>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	68f9      	ldr	r1, [r7, #12]
 8002166:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002170:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double P01_temp = Kalman->P[0][1];
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800217a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002184:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002188:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800218c:	f7fe f99c 	bl	80004c8 <__aeabi_dmul>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	4620      	mov	r0, r4
 8002196:	4629      	mov	r1, r5
 8002198:	f7fd ffde 	bl	8000158 <__aeabi_dsub>
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	68f9      	ldr	r1, [r7, #12]
 80021a2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80021ac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80021b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021b4:	f7fe f988 	bl	80004c8 <__aeabi_dmul>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4620      	mov	r0, r4
 80021be:	4629      	mov	r1, r5
 80021c0:	f7fd ffca 	bl	8000158 <__aeabi_dsub>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	68f9      	ldr	r1, [r7, #12]
 80021ca:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80021d4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80021d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80021dc:	f7fe f974 	bl	80004c8 <__aeabi_dmul>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	4620      	mov	r0, r4
 80021e6:	4629      	mov	r1, r5
 80021e8:	f7fd ffb6 	bl	8000158 <__aeabi_dsub>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	68f9      	ldr	r1, [r7, #12]
 80021f2:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80021fc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002200:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002204:	f7fe f960 	bl	80004c8 <__aeabi_dmul>
 8002208:	4602      	mov	r2, r0
 800220a:	460b      	mov	r3, r1
 800220c:	4620      	mov	r0, r4
 800220e:	4629      	mov	r1, r5
 8002210:	f7fd ffa2 	bl	8000158 <__aeabi_dsub>
 8002214:	4602      	mov	r2, r0
 8002216:	460b      	mov	r3, r1
 8002218:	68f9      	ldr	r1, [r7, #12]
 800221a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 8002224:	4610      	mov	r0, r2
 8002226:	4619      	mov	r1, r3
 8002228:	3748      	adds	r7, #72	@ 0x48
 800222a:	46bd      	mov	sp, r7
 800222c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002230 <HAL_TIM_PeriodElapsedCallback>:
ADC
TIM
  ADC
**************************************************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002230:	b590      	push	{r4, r7, lr}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
    if(htim==&htim2)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a25      	ldr	r2, [pc, #148]	@ (80022d0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d142      	bne.n	80022c6 <HAL_TIM_PeriodElapsedCallback+0x96>
    {
        MPU6050_Read_All(&hi2c2, &MPU6050);
 8002240:	4924      	ldr	r1, [pc, #144]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002242:	4825      	ldr	r0, [pc, #148]	@ (80022d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002244:	f7ff fc84 	bl	8001b50 <MPU6050_Read_All>
        adc_value=ADC_Read();
 8002248:	f000 f854 	bl	80022f4 <ADC_Read>
 800224c:	4603      	mov	r3, r0
 800224e:	461a      	mov	r2, r3
 8002250:	4b22      	ldr	r3, [pc, #136]	@ (80022dc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002252:	801a      	strh	r2, [r3, #0]
//		Encoder_Cnt+=Read_Encoder(3);
        Encoder_Cnt = encoder_speed();
 8002254:	f000 f8b8 	bl	80023c8 <encoder_speed>
 8002258:	4603      	mov	r3, r0
 800225a:	461a      	mov	r2, r3
 800225c:	4b20      	ldr	r3, [pc, #128]	@ (80022e0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800225e:	601a      	str	r2, [r3, #0]
        Encoder_Integral+=Encoder_Cnt;
 8002260:	4b1f      	ldr	r3, [pc, #124]	@ (80022e0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe fcc1 	bl	8000bec <__aeabi_i2f>
 800226a:	4602      	mov	r2, r0
 800226c:	4b1d      	ldr	r3, [pc, #116]	@ (80022e4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4619      	mov	r1, r3
 8002272:	4610      	mov	r0, r2
 8002274:	f7fe fc06 	bl	8000a84 <__addsf3>
 8002278:	4603      	mov	r3, r0
 800227a:	461a      	mov	r2, r3
 800227c:	4b19      	ldr	r3, [pc, #100]	@ (80022e4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800227e:	601a      	str	r2, [r3, #0]
        PID_Calculate(&Turn_PID_1,2260,adc_value); //0~4000
 8002280:	4b16      	ldr	r3, [pc, #88]	@ (80022dc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002282:	881b      	ldrh	r3, [r3, #0]
 8002284:	4618      	mov	r0, r3
 8002286:	f7fe fcad 	bl	8000be4 <__aeabi_ui2f>
 800228a:	4603      	mov	r3, r0
 800228c:	461a      	mov	r2, r3
 800228e:	4916      	ldr	r1, [pc, #88]	@ (80022e8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002290:	4816      	ldr	r0, [pc, #88]	@ (80022ec <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002292:	f7fe ff27 	bl	80010e4 <PID_Calculate>
        PID_Calculate(&Turn_PID_2,0+Turn_PID_1.PID_Out,Encoder_Cnt); //-15~15
 8002296:	4b15      	ldr	r3, [pc, #84]	@ (80022ec <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229a:	f04f 0100 	mov.w	r1, #0
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe fbf0 	bl	8000a84 <__addsf3>
 80022a4:	4603      	mov	r3, r0
 80022a6:	461c      	mov	r4, r3
 80022a8:	4b0d      	ldr	r3, [pc, #52]	@ (80022e0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7fe fc9d 	bl	8000bec <__aeabi_i2f>
 80022b2:	4603      	mov	r3, r0
 80022b4:	461a      	mov	r2, r3
 80022b6:	4621      	mov	r1, r4
 80022b8:	480d      	ldr	r0, [pc, #52]	@ (80022f0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80022ba:	f7fe ff13 	bl	80010e4 <PID_Calculate>
        Load(7200);
 80022be:	f44f 50e1 	mov.w	r0, #7200	@ 0x1c20
 80022c2:	f000 f895 	bl	80023f0 <Load>
//            Moto1 = Vertical_out; //+ Velocity_out;// + 1.2*speed
//        }
//        Limit(&Moto1,max_rpm);
//        Set_Pwm(Moto1);
    }
}
 80022c6:	bf00      	nop
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd90      	pop	{r4, r7, pc}
 80022ce:	bf00      	nop
 80022d0:	200007d4 	.word	0x200007d4
 80022d4:	20000278 	.word	0x20000278
 80022d8:	200001b8 	.word	0x200001b8
 80022dc:	20000338 	.word	0x20000338
 80022e0:	20000330 	.word	0x20000330
 80022e4:	20000334 	.word	0x20000334
 80022e8:	450d4000 	.word	0x450d4000
 80022ec:	200002d8 	.word	0x200002d8
 80022f0:	20000304 	.word	0x20000304

080022f4 <ADC_Read>:
uint16_t ADC_Read(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
    int sum = 0, max = 0, min = 4095,adc_result = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	617b      	str	r3, [r7, #20]
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	2300      	movs	r3, #0
 800230a:	607b      	str	r3, [r7, #4]
    uint8_t i=0;
 800230c:	2300      	movs	r3, #0
 800230e:	72fb      	strb	r3, [r7, #11]
    HAL_ADC_Start(&hadc1);     //ADC
 8002310:	482a      	ldr	r0, [pc, #168]	@ (80023bc <ADC_Read+0xc8>)
 8002312:	f001 f8cf 	bl	80034b4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 12);   //50ms
 8002316:	210c      	movs	r1, #12
 8002318:	4828      	ldr	r0, [pc, #160]	@ (80023bc <ADC_Read+0xc8>)
 800231a:	f001 f979 	bl	8003610 <HAL_ADC_PollForConversion>
    //
    for(i=1;i<=5;i++)
 800231e:	2301      	movs	r3, #1
 8002320:	72fb      	strb	r3, [r7, #11]
 8002322:	e02d      	b.n	8002380 <ADC_Read+0x8c>
    {
        adc[i] = HAL_ADC_GetValue(&hadc1);
 8002324:	4825      	ldr	r0, [pc, #148]	@ (80023bc <ADC_Read+0xc8>)
 8002326:	f001 fa79 	bl	800381c <HAL_ADC_GetValue>
 800232a:	4602      	mov	r2, r0
 800232c:	7afb      	ldrb	r3, [r7, #11]
 800232e:	b291      	uxth	r1, r2
 8002330:	4a23      	ldr	r2, [pc, #140]	@ (80023c0 <ADC_Read+0xcc>)
 8002332:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        sum += adc[i];
 8002336:	7afb      	ldrb	r3, [r7, #11]
 8002338:	4a21      	ldr	r2, [pc, #132]	@ (80023c0 <ADC_Read+0xcc>)
 800233a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800233e:	461a      	mov	r2, r3
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	4413      	add	r3, r2
 8002344:	617b      	str	r3, [r7, #20]
        if(adc[i] > max) max = adc[i];
 8002346:	7afb      	ldrb	r3, [r7, #11]
 8002348:	4a1d      	ldr	r2, [pc, #116]	@ (80023c0 <ADC_Read+0xcc>)
 800234a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800234e:	461a      	mov	r2, r3
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	4293      	cmp	r3, r2
 8002354:	da04      	bge.n	8002360 <ADC_Read+0x6c>
 8002356:	7afb      	ldrb	r3, [r7, #11]
 8002358:	4a19      	ldr	r2, [pc, #100]	@ (80023c0 <ADC_Read+0xcc>)
 800235a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800235e:	613b      	str	r3, [r7, #16]
        if(adc[i] < min) min = adc[i];
 8002360:	7afb      	ldrb	r3, [r7, #11]
 8002362:	4a17      	ldr	r2, [pc, #92]	@ (80023c0 <ADC_Read+0xcc>)
 8002364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002368:	461a      	mov	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	4293      	cmp	r3, r2
 800236e:	dd04      	ble.n	800237a <ADC_Read+0x86>
 8002370:	7afb      	ldrb	r3, [r7, #11]
 8002372:	4a13      	ldr	r2, [pc, #76]	@ (80023c0 <ADC_Read+0xcc>)
 8002374:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002378:	60fb      	str	r3, [r7, #12]
    for(i=1;i<=5;i++)
 800237a:	7afb      	ldrb	r3, [r7, #11]
 800237c:	3301      	adds	r3, #1
 800237e:	72fb      	strb	r3, [r7, #11]
 8002380:	7afb      	ldrb	r3, [r7, #11]
 8002382:	2b05      	cmp	r3, #5
 8002384:	d9ce      	bls.n	8002324 <ADC_Read+0x30>
    }
    adc_result = (sum - max - min) / 3.0;
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	1ad2      	subs	r2, r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe f82f 	bl	80003f4 <__aeabi_i2d>
 8002396:	f04f 0200 	mov.w	r2, #0
 800239a:	4b0a      	ldr	r3, [pc, #40]	@ (80023c4 <ADC_Read+0xd0>)
 800239c:	f7fe f9be 	bl	800071c <__aeabi_ddiv>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	4610      	mov	r0, r2
 80023a6:	4619      	mov	r1, r3
 80023a8:	f7fe fb3e 	bl	8000a28 <__aeabi_d2iz>
 80023ac:	4603      	mov	r3, r0
 80023ae:	607b      	str	r3, [r7, #4]
//	sum = KalmanFilter(adc);
    return adc_result;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	b29b      	uxth	r3, r3
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20000134 	.word	0x20000134
 80023c0:	2000033c 	.word	0x2000033c
 80023c4:	40080000 	.word	0x40080000

080023c8 <encoder_speed>:


**************************************************************************/

uint32_t encoder_speed(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
    uint32_t speed;

    speed=(short)__HAL_TIM_GET_COUNTER(&htim3);//
 80023ce:	4b07      	ldr	r3, [pc, #28]	@ (80023ec <encoder_speed+0x24>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d4:	b21b      	sxth	r3, r3
 80023d6:	607b      	str	r3, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim3,0);	//0
 80023d8:	4b04      	ldr	r3, [pc, #16]	@ (80023ec <encoder_speed+0x24>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2200      	movs	r2, #0
 80023de:	625a      	str	r2, [r3, #36]	@ 0x24
    return speed;
 80023e0:	687b      	ldr	r3, [r7, #4]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr
 80023ec:	2000081c 	.word	0x2000081c

080023f0 <Load>:
    int q;
    q=p>0?p:(-p);
    return q;
}
void Load(int motorA)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
    if (motorA < 0)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	da0c      	bge.n	8002418 <Load+0x28>
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80023fe:	2201      	movs	r2, #1
 8002400:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002404:	4810      	ldr	r0, [pc, #64]	@ (8002448 <Load+0x58>)
 8002406:	f002 f8fd 	bl	8004604 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800240a:	2200      	movs	r2, #0
 800240c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002410:	480d      	ldr	r0, [pc, #52]	@ (8002448 <Load+0x58>)
 8002412:	f002 f8f7 	bl	8004604 <HAL_GPIO_WritePin>
 8002416:	e00b      	b.n	8002430 <Load+0x40>
    } else
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002418:	2200      	movs	r2, #0
 800241a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800241e:	480a      	ldr	r0, [pc, #40]	@ (8002448 <Load+0x58>)
 8002420:	f002 f8f0 	bl	8004604 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8002424:	2201      	movs	r2, #1
 8002426:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800242a:	4807      	ldr	r0, [pc, #28]	@ (8002448 <Load+0x58>)
 800242c:	f002 f8ea 	bl	8004604 <HAL_GPIO_WritePin>
    }
    __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, abs(motorA));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002436:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800243a:	4b04      	ldr	r3, [pc, #16]	@ (800244c <Load+0x5c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002440:	bf00      	nop
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40010c00 	.word	0x40010c00
 800244c:	20000864 	.word	0x20000864

08002450 <OLED_Send>:
	OLED_SendCmd(0x10);
	uint8_t sendBuffer[]={0x40,0xAA,0xAA,0xAA,0xAA,0xAA,0xAA,0xAA};
	HAL_I2C_Master_Transmit(&hi2c1,OLED_ADDRESS,sendBuffer,sizeof(sendBuffer),HAL_MAX_DELAY);
}
void OLED_Send(uint8_t *data, uint8_t len)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af02      	add	r7, sp, #8
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	460b      	mov	r3, r1
 800245a:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, data, len, HAL_MAX_DELAY);
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	b29b      	uxth	r3, r3
 8002460:	f04f 32ff 	mov.w	r2, #4294967295
 8002464:	9200      	str	r2, [sp, #0]
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	2178      	movs	r1, #120	@ 0x78
 800246a:	4803      	ldr	r0, [pc, #12]	@ (8002478 <OLED_Send+0x28>)
 800246c:	f002 fa3e 	bl	80048ec <HAL_I2C_Master_Transmit>
}
 8002470:	bf00      	nop
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20000164 	.word	0x20000164

0800247c <OLED_SendCmd>:

/**
 * @brief OLED
 */
void OLED_SendCmd(uint8_t cmd)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	71fb      	strb	r3, [r7, #7]
  static uint8_t sendBuffer[2] = {0};
  sendBuffer[1] = cmd;
 8002486:	4a05      	ldr	r2, [pc, #20]	@ (800249c <OLED_SendCmd+0x20>)
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	7053      	strb	r3, [r2, #1]
  OLED_Send(sendBuffer, 2);
 800248c:	2102      	movs	r1, #2
 800248e:	4803      	ldr	r0, [pc, #12]	@ (800249c <OLED_SendCmd+0x20>)
 8002490:	f7ff ffde 	bl	8002450 <OLED_Send>
}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20000748 	.word	0x20000748

080024a0 <OLED_Init>:
/**
 * @brief OLED (SSD1306)
 * @note  
 */
void OLED_Init()
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  OLED_SendCmd(0xAE); /* display off*/
 80024a4:	20ae      	movs	r0, #174	@ 0xae
 80024a6:	f7ff ffe9 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0x20);
 80024aa:	2020      	movs	r0, #32
 80024ac:	f7ff ffe6 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0x10);
 80024b0:	2010      	movs	r0, #16
 80024b2:	f7ff ffe3 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xB0);
 80024b6:	20b0      	movs	r0, #176	@ 0xb0
 80024b8:	f7ff ffe0 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xC8);
 80024bc:	20c8      	movs	r0, #200	@ 0xc8
 80024be:	f7ff ffdd 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0x00);
 80024c2:	2000      	movs	r0, #0
 80024c4:	f7ff ffda 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0x10);
 80024c8:	2010      	movs	r0, #16
 80024ca:	f7ff ffd7 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0x40);
 80024ce:	2040      	movs	r0, #64	@ 0x40
 80024d0:	f7ff ffd4 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0x81);
 80024d4:	2081      	movs	r0, #129	@ 0x81
 80024d6:	f7ff ffd1 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xDF);
 80024da:	20df      	movs	r0, #223	@ 0xdf
 80024dc:	f7ff ffce 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0xA1);
 80024e0:	20a1      	movs	r0, #161	@ 0xa1
 80024e2:	f7ff ffcb 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xA6);
 80024e6:	20a6      	movs	r0, #166	@ 0xa6
 80024e8:	f7ff ffc8 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0xA8);
 80024ec:	20a8      	movs	r0, #168	@ 0xa8
 80024ee:	f7ff ffc5 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0x3F);
 80024f2:	203f      	movs	r0, #63	@ 0x3f
 80024f4:	f7ff ffc2 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xA4);
 80024f8:	20a4      	movs	r0, #164	@ 0xa4
 80024fa:	f7ff ffbf 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xD3);
 80024fe:	20d3      	movs	r0, #211	@ 0xd3
 8002500:	f7ff ffbc 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0x00);
 8002504:	2000      	movs	r0, #0
 8002506:	f7ff ffb9 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xD5);
 800250a:	20d5      	movs	r0, #213	@ 0xd5
 800250c:	f7ff ffb6 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0xF0);
 8002510:	20f0      	movs	r0, #240	@ 0xf0
 8002512:	f7ff ffb3 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xD9);
 8002516:	20d9      	movs	r0, #217	@ 0xd9
 8002518:	f7ff ffb0 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0x22);
 800251c:	2022      	movs	r0, #34	@ 0x22
 800251e:	f7ff ffad 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xDA);
 8002522:	20da      	movs	r0, #218	@ 0xda
 8002524:	f7ff ffaa 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0x12);
 8002528:	2012      	movs	r0, #18
 800252a:	f7ff ffa7 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0xDB);
 800252e:	20db      	movs	r0, #219	@ 0xdb
 8002530:	f7ff ffa4 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0x20);
 8002534:	2020      	movs	r0, #32
 8002536:	f7ff ffa1 	bl	800247c <OLED_SendCmd>

  OLED_SendCmd(0x8D);
 800253a:	208d      	movs	r0, #141	@ 0x8d
 800253c:	f7ff ff9e 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0x14);
 8002540:	2014      	movs	r0, #20
 8002542:	f7ff ff9b 	bl	800247c <OLED_SendCmd>

  OLED_NewFrame();
 8002546:	f000 f815 	bl	8002574 <OLED_NewFrame>
  OLED_ShowFrame();
 800254a:	f000 f81f 	bl	800258c <OLED_ShowFrame>

  OLED_SendCmd(0xAF); /* display ON*/
 800254e:	20af      	movs	r0, #175	@ 0xaf
 8002550:	f7ff ff94 	bl	800247c <OLED_SendCmd>
}
 8002554:	bf00      	nop
 8002556:	bd80      	pop	{r7, pc}

08002558 <OLED_DisPlay_On>:
}
/**
 * @brief OLED
 */
void OLED_DisPlay_On()
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  OLED_SendCmd(0x8D); // 
 800255c:	208d      	movs	r0, #141	@ 0x8d
 800255e:	f7ff ff8d 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0x14); // 
 8002562:	2014      	movs	r0, #20
 8002564:	f7ff ff8a 	bl	800247c <OLED_SendCmd>
  OLED_SendCmd(0xAF); // 
 8002568:	20af      	movs	r0, #175	@ 0xaf
 800256a:	f7ff ff87 	bl	800247c <OLED_SendCmd>
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <OLED_NewFrame>:

/**
 * @brief  
 */
void OLED_NewFrame()
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  memset(OLED_GRAM, 0, sizeof(OLED_GRAM));
 8002578:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800257c:	2100      	movs	r1, #0
 800257e:	4802      	ldr	r0, [pc, #8]	@ (8002588 <OLED_NewFrame+0x14>)
 8002580:	f005 fdbe 	bl	8008100 <memset>
}
 8002584:	bf00      	nop
 8002586:	bd80      	pop	{r7, pc}
 8002588:	20000348 	.word	0x20000348

0800258c <OLED_ShowFrame>:
/**
 * @brief 
 * @note  
 */
void OLED_ShowFrame()
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
  static uint8_t sendBuffer[OLED_COLUMN + 1];
  sendBuffer[0] = 0x40;
 8002592:	4b15      	ldr	r3, [pc, #84]	@ (80025e8 <OLED_ShowFrame+0x5c>)
 8002594:	2240      	movs	r2, #64	@ 0x40
 8002596:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 8002598:	2300      	movs	r3, #0
 800259a:	71fb      	strb	r3, [r7, #7]
 800259c:	e01b      	b.n	80025d6 <OLED_ShowFrame+0x4a>
  {
    OLED_SendCmd(0xB0 + i); // 
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	3b50      	subs	r3, #80	@ 0x50
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff ff69 	bl	800247c <OLED_SendCmd>
    OLED_SendCmd(0x00);     // 4
 80025aa:	2000      	movs	r0, #0
 80025ac:	f7ff ff66 	bl	800247c <OLED_SendCmd>
    OLED_SendCmd(0x10);     // 4
 80025b0:	2010      	movs	r0, #16
 80025b2:	f7ff ff63 	bl	800247c <OLED_SendCmd>
    memcpy(sendBuffer + 1, OLED_GRAM[i], OLED_COLUMN);
 80025b6:	480d      	ldr	r0, [pc, #52]	@ (80025ec <OLED_ShowFrame+0x60>)
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	01db      	lsls	r3, r3, #7
 80025bc:	4a0c      	ldr	r2, [pc, #48]	@ (80025f0 <OLED_ShowFrame+0x64>)
 80025be:	4413      	add	r3, r2
 80025c0:	2280      	movs	r2, #128	@ 0x80
 80025c2:	4619      	mov	r1, r3
 80025c4:	f005 fdd0 	bl	8008168 <memcpy>
    OLED_Send(sendBuffer, OLED_COLUMN + 1);
 80025c8:	2181      	movs	r1, #129	@ 0x81
 80025ca:	4807      	ldr	r0, [pc, #28]	@ (80025e8 <OLED_ShowFrame+0x5c>)
 80025cc:	f7ff ff40 	bl	8002450 <OLED_Send>
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	3301      	adds	r3, #1
 80025d4:	71fb      	strb	r3, [r7, #7]
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	2b07      	cmp	r3, #7
 80025da:	d9e0      	bls.n	800259e <OLED_ShowFrame+0x12>
  }
}
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	2000074c 	.word	0x2000074c
 80025ec:	2000074d 	.word	0x2000074d
 80025f0:	20000348 	.word	0x20000348

080025f4 <OLED_SetByte_Fine>:
 * @note startenddata
 * @note startend0-7, startend
 * @note OLED_SetByte_Fine
 */
void OLED_SetByte_Fine(uint8_t page, uint8_t column, uint8_t data, uint8_t start, uint8_t end, OLED_ColorMode color)
{
 80025f4:	b490      	push	{r4, r7}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4604      	mov	r4, r0
 80025fc:	4608      	mov	r0, r1
 80025fe:	4611      	mov	r1, r2
 8002600:	461a      	mov	r2, r3
 8002602:	4623      	mov	r3, r4
 8002604:	71fb      	strb	r3, [r7, #7]
 8002606:	4603      	mov	r3, r0
 8002608:	71bb      	strb	r3, [r7, #6]
 800260a:	460b      	mov	r3, r1
 800260c:	717b      	strb	r3, [r7, #5]
 800260e:	4613      	mov	r3, r2
 8002610:	713b      	strb	r3, [r7, #4]
  static uint8_t temp;
  if (page >= OLED_PAGE || column >= OLED_COLUMN)
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	2b07      	cmp	r3, #7
 8002616:	d860      	bhi.n	80026da <OLED_SetByte_Fine+0xe6>
 8002618:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800261c:	2b00      	cmp	r3, #0
 800261e:	db5c      	blt.n	80026da <OLED_SetByte_Fine+0xe6>
    return;
  if (color)
 8002620:	7d3b      	ldrb	r3, [r7, #20]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d002      	beq.n	800262c <OLED_SetByte_Fine+0x38>
    data = ~data;
 8002626:	797b      	ldrb	r3, [r7, #5]
 8002628:	43db      	mvns	r3, r3
 800262a:	717b      	strb	r3, [r7, #5]

  temp = data | (0xff << (end + 1)) | (0xff >> (8 - start));
 800262c:	7c3b      	ldrb	r3, [r7, #16]
 800262e:	3301      	adds	r3, #1
 8002630:	22ff      	movs	r2, #255	@ 0xff
 8002632:	fa02 f303 	lsl.w	r3, r2, r3
 8002636:	b25a      	sxtb	r2, r3
 8002638:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800263c:	4313      	orrs	r3, r2
 800263e:	b25a      	sxtb	r2, r3
 8002640:	793b      	ldrb	r3, [r7, #4]
 8002642:	f1c3 0308 	rsb	r3, r3, #8
 8002646:	21ff      	movs	r1, #255	@ 0xff
 8002648:	fa41 f303 	asr.w	r3, r1, r3
 800264c:	b25b      	sxtb	r3, r3
 800264e:	4313      	orrs	r3, r2
 8002650:	b25b      	sxtb	r3, r3
 8002652:	b2da      	uxtb	r2, r3
 8002654:	4b23      	ldr	r3, [pc, #140]	@ (80026e4 <OLED_SetByte_Fine+0xf0>)
 8002656:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] &= temp;
 8002658:	79fa      	ldrb	r2, [r7, #7]
 800265a:	79bb      	ldrb	r3, [r7, #6]
 800265c:	4922      	ldr	r1, [pc, #136]	@ (80026e8 <OLED_SetByte_Fine+0xf4>)
 800265e:	01d2      	lsls	r2, r2, #7
 8002660:	440a      	add	r2, r1
 8002662:	4413      	add	r3, r2
 8002664:	7818      	ldrb	r0, [r3, #0]
 8002666:	4b1f      	ldr	r3, [pc, #124]	@ (80026e4 <OLED_SetByte_Fine+0xf0>)
 8002668:	7819      	ldrb	r1, [r3, #0]
 800266a:	79fa      	ldrb	r2, [r7, #7]
 800266c:	79bb      	ldrb	r3, [r7, #6]
 800266e:	4001      	ands	r1, r0
 8002670:	b2c8      	uxtb	r0, r1
 8002672:	491d      	ldr	r1, [pc, #116]	@ (80026e8 <OLED_SetByte_Fine+0xf4>)
 8002674:	01d2      	lsls	r2, r2, #7
 8002676:	440a      	add	r2, r1
 8002678:	4413      	add	r3, r2
 800267a:	4602      	mov	r2, r0
 800267c:	701a      	strb	r2, [r3, #0]
  temp = data & ~(0xff << (end + 1)) & ~(0xff >> (8 - start));
 800267e:	7c3b      	ldrb	r3, [r7, #16]
 8002680:	3301      	adds	r3, #1
 8002682:	22ff      	movs	r2, #255	@ 0xff
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	b25b      	sxtb	r3, r3
 800268a:	43db      	mvns	r3, r3
 800268c:	b25a      	sxtb	r2, r3
 800268e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002692:	4013      	ands	r3, r2
 8002694:	b25a      	sxtb	r2, r3
 8002696:	793b      	ldrb	r3, [r7, #4]
 8002698:	f1c3 0308 	rsb	r3, r3, #8
 800269c:	21ff      	movs	r1, #255	@ 0xff
 800269e:	fa41 f303 	asr.w	r3, r1, r3
 80026a2:	b25b      	sxtb	r3, r3
 80026a4:	43db      	mvns	r3, r3
 80026a6:	b25b      	sxtb	r3, r3
 80026a8:	4013      	ands	r3, r2
 80026aa:	b25b      	sxtb	r3, r3
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	4b0d      	ldr	r3, [pc, #52]	@ (80026e4 <OLED_SetByte_Fine+0xf0>)
 80026b0:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] |= temp;
 80026b2:	79fa      	ldrb	r2, [r7, #7]
 80026b4:	79bb      	ldrb	r3, [r7, #6]
 80026b6:	490c      	ldr	r1, [pc, #48]	@ (80026e8 <OLED_SetByte_Fine+0xf4>)
 80026b8:	01d2      	lsls	r2, r2, #7
 80026ba:	440a      	add	r2, r1
 80026bc:	4413      	add	r3, r2
 80026be:	7818      	ldrb	r0, [r3, #0]
 80026c0:	4b08      	ldr	r3, [pc, #32]	@ (80026e4 <OLED_SetByte_Fine+0xf0>)
 80026c2:	7819      	ldrb	r1, [r3, #0]
 80026c4:	79fa      	ldrb	r2, [r7, #7]
 80026c6:	79bb      	ldrb	r3, [r7, #6]
 80026c8:	4301      	orrs	r1, r0
 80026ca:	b2c8      	uxtb	r0, r1
 80026cc:	4906      	ldr	r1, [pc, #24]	@ (80026e8 <OLED_SetByte_Fine+0xf4>)
 80026ce:	01d2      	lsls	r2, r2, #7
 80026d0:	440a      	add	r2, r1
 80026d2:	4413      	add	r3, r2
 80026d4:	4602      	mov	r2, r0
 80026d6:	701a      	strb	r2, [r3, #0]
 80026d8:	e000      	b.n	80026dc <OLED_SetByte_Fine+0xe8>
    return;
 80026da:	bf00      	nop
  // OLED_SetPixel
  // for (uint8_t i = start; i <= end; i++) {
  //   OLED_SetPixel(column, page * 8 + i, !((data >> i) & 0x01));
  // }
}
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc90      	pop	{r4, r7}
 80026e2:	4770      	bx	lr
 80026e4:	200007cd 	.word	0x200007cd
 80026e8:	20000348 	.word	0x20000348

080026ec <OLED_SetBits_Fine>:
 * @note (x,y)lendata
 * @note len1-8
 * @note OLED_SetByte_Fine, ()
 */
void OLED_SetBits_Fine(uint8_t x, uint8_t y, uint8_t data, uint8_t len, OLED_ColorMode color)
{
 80026ec:	b5b0      	push	{r4, r5, r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af02      	add	r7, sp, #8
 80026f2:	4604      	mov	r4, r0
 80026f4:	4608      	mov	r0, r1
 80026f6:	4611      	mov	r1, r2
 80026f8:	461a      	mov	r2, r3
 80026fa:	4623      	mov	r3, r4
 80026fc:	71fb      	strb	r3, [r7, #7]
 80026fe:	4603      	mov	r3, r0
 8002700:	71bb      	strb	r3, [r7, #6]
 8002702:	460b      	mov	r3, r1
 8002704:	717b      	strb	r3, [r7, #5]
 8002706:	4613      	mov	r3, r2
 8002708:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 800270a:	79bb      	ldrb	r3, [r7, #6]
 800270c:	08db      	lsrs	r3, r3, #3
 800270e:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 8002710:	79bb      	ldrb	r3, [r7, #6]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	73bb      	strb	r3, [r7, #14]
  if (bit + len > 8)
 8002718:	7bba      	ldrb	r2, [r7, #14]
 800271a:	793b      	ldrb	r3, [r7, #4]
 800271c:	4413      	add	r3, r2
 800271e:	2b08      	cmp	r3, #8
 8002720:	dd29      	ble.n	8002776 <OLED_SetBits_Fine+0x8a>
  {
    OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 8002722:	797a      	ldrb	r2, [r7, #5]
 8002724:	7bbb      	ldrb	r3, [r7, #14]
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	b2da      	uxtb	r2, r3
 800272c:	7bbc      	ldrb	r4, [r7, #14]
 800272e:	79f9      	ldrb	r1, [r7, #7]
 8002730:	7bf8      	ldrb	r0, [r7, #15]
 8002732:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	2307      	movs	r3, #7
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	4623      	mov	r3, r4
 800273e:	f7ff ff59 	bl	80025f4 <OLED_SetByte_Fine>
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, len + bit - 1 - 8, color);
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	3301      	adds	r3, #1
 8002746:	b2d8      	uxtb	r0, r3
 8002748:	797a      	ldrb	r2, [r7, #5]
 800274a:	7bbb      	ldrb	r3, [r7, #14]
 800274c:	f1c3 0308 	rsb	r3, r3, #8
 8002750:	fa42 f303 	asr.w	r3, r2, r3
 8002754:	b2dc      	uxtb	r4, r3
 8002756:	793a      	ldrb	r2, [r7, #4]
 8002758:	7bbb      	ldrb	r3, [r7, #14]
 800275a:	4413      	add	r3, r2
 800275c:	b2db      	uxtb	r3, r3
 800275e:	3b09      	subs	r3, #9
 8002760:	b2db      	uxtb	r3, r3
 8002762:	79f9      	ldrb	r1, [r7, #7]
 8002764:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002768:	9201      	str	r2, [sp, #4]
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	2300      	movs	r3, #0
 800276e:	4622      	mov	r2, r4
 8002770:	f7ff ff40 	bl	80025f4 <OLED_SetByte_Fine>
  }
  // OLED_SetPixel
  // for (uint8_t i = 0; i < len; i++) {
  //   OLED_SetPixel(x, y + i, !((data >> i) & 0x01));
  // }
}
 8002774:	e015      	b.n	80027a2 <OLED_SetBits_Fine+0xb6>
    OLED_SetByte_Fine(page, x, data << bit, bit, bit + len - 1, color);
 8002776:	797a      	ldrb	r2, [r7, #5]
 8002778:	7bbb      	ldrb	r3, [r7, #14]
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	b2dc      	uxtb	r4, r3
 8002780:	7bba      	ldrb	r2, [r7, #14]
 8002782:	793b      	ldrb	r3, [r7, #4]
 8002784:	4413      	add	r3, r2
 8002786:	b2db      	uxtb	r3, r3
 8002788:	3b01      	subs	r3, #1
 800278a:	b2db      	uxtb	r3, r3
 800278c:	7bbd      	ldrb	r5, [r7, #14]
 800278e:	79f9      	ldrb	r1, [r7, #7]
 8002790:	7bf8      	ldrb	r0, [r7, #15]
 8002792:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002796:	9201      	str	r2, [sp, #4]
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	462b      	mov	r3, r5
 800279c:	4622      	mov	r2, r4
 800279e:	f7ff ff29 	bl	80025f4 <OLED_SetByte_Fine>
}
 80027a2:	bf00      	nop
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bdb0      	pop	{r4, r5, r7, pc}

080027aa <OLED_SetBits>:
 * @param color 
 * @note (x,y)8data
 * @note OLED_SetByte, ()
 */
void OLED_SetBits(uint8_t x, uint8_t y, uint8_t data, OLED_ColorMode color)
{
 80027aa:	b590      	push	{r4, r7, lr}
 80027ac:	b087      	sub	sp, #28
 80027ae:	af02      	add	r7, sp, #8
 80027b0:	4604      	mov	r4, r0
 80027b2:	4608      	mov	r0, r1
 80027b4:	4611      	mov	r1, r2
 80027b6:	461a      	mov	r2, r3
 80027b8:	4623      	mov	r3, r4
 80027ba:	71fb      	strb	r3, [r7, #7]
 80027bc:	4603      	mov	r3, r0
 80027be:	71bb      	strb	r3, [r7, #6]
 80027c0:	460b      	mov	r3, r1
 80027c2:	717b      	strb	r3, [r7, #5]
 80027c4:	4613      	mov	r3, r2
 80027c6:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 80027c8:	79bb      	ldrb	r3, [r7, #6]
 80027ca:	08db      	lsrs	r3, r3, #3
 80027cc:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 80027ce:	79bb      	ldrb	r3, [r7, #6]
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	73bb      	strb	r3, [r7, #14]
  OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 80027d6:	797a      	ldrb	r2, [r7, #5]
 80027d8:	7bbb      	ldrb	r3, [r7, #14]
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	7bbc      	ldrb	r4, [r7, #14]
 80027e2:	79f9      	ldrb	r1, [r7, #7]
 80027e4:	7bf8      	ldrb	r0, [r7, #15]
 80027e6:	793b      	ldrb	r3, [r7, #4]
 80027e8:	9301      	str	r3, [sp, #4]
 80027ea:	2307      	movs	r3, #7
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	4623      	mov	r3, r4
 80027f0:	f7ff ff00 	bl	80025f4 <OLED_SetByte_Fine>
  if (bit)
 80027f4:	7bbb      	ldrb	r3, [r7, #14]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d014      	beq.n	8002824 <OLED_SetBits+0x7a>
  {
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, bit - 1, color);
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
 80027fc:	3301      	adds	r3, #1
 80027fe:	b2d8      	uxtb	r0, r3
 8002800:	797a      	ldrb	r2, [r7, #5]
 8002802:	7bbb      	ldrb	r3, [r7, #14]
 8002804:	f1c3 0308 	rsb	r3, r3, #8
 8002808:	fa42 f303 	asr.w	r3, r2, r3
 800280c:	b2dc      	uxtb	r4, r3
 800280e:	7bbb      	ldrb	r3, [r7, #14]
 8002810:	3b01      	subs	r3, #1
 8002812:	b2db      	uxtb	r3, r3
 8002814:	79f9      	ldrb	r1, [r7, #7]
 8002816:	793a      	ldrb	r2, [r7, #4]
 8002818:	9201      	str	r2, [sp, #4]
 800281a:	9300      	str	r3, [sp, #0]
 800281c:	2300      	movs	r3, #0
 800281e:	4622      	mov	r2, r4
 8002820:	f7ff fee8 	bl	80025f4 <OLED_SetByte_Fine>
  }
}
 8002824:	bf00      	nop
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	bd90      	pop	{r4, r7, pc}

0800282c <OLED_SetBlock>:
 * @param color 
 * @note (x,y)w*hdata
 * @note data
 */
void OLED_SetBlock(uint8_t x, uint8_t y, const uint8_t *data, uint8_t w, uint8_t h, OLED_ColorMode color)
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b087      	sub	sp, #28
 8002830:	af02      	add	r7, sp, #8
 8002832:	603a      	str	r2, [r7, #0]
 8002834:	461a      	mov	r2, r3
 8002836:	4603      	mov	r3, r0
 8002838:	71fb      	strb	r3, [r7, #7]
 800283a:	460b      	mov	r3, r1
 800283c:	71bb      	strb	r3, [r7, #6]
 800283e:	4613      	mov	r3, r2
 8002840:	717b      	strb	r3, [r7, #5]
  uint8_t fullRow = h / 8; // 
 8002842:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002846:	08db      	lsrs	r3, r3, #3
 8002848:	733b      	strb	r3, [r7, #12]
  uint8_t partBit = h % 8; // 
 800284a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	72fb      	strb	r3, [r7, #11]
  for (uint8_t i = 0; i < w; i++)
 8002854:	2300      	movs	r3, #0
 8002856:	73fb      	strb	r3, [r7, #15]
 8002858:	e025      	b.n	80028a6 <OLED_SetBlock+0x7a>
  {
    for (uint8_t j = 0; j < fullRow; j++)
 800285a:	2300      	movs	r3, #0
 800285c:	73bb      	strb	r3, [r7, #14]
 800285e:	e01b      	b.n	8002898 <OLED_SetBlock+0x6c>
    {
      OLED_SetBits(x + i, y + j * 8, data[i + j * w], color);
 8002860:	79fa      	ldrb	r2, [r7, #7]
 8002862:	7bfb      	ldrb	r3, [r7, #15]
 8002864:	4413      	add	r3, r2
 8002866:	b2d8      	uxtb	r0, r3
 8002868:	7bbb      	ldrb	r3, [r7, #14]
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	b2da      	uxtb	r2, r3
 800286e:	79bb      	ldrb	r3, [r7, #6]
 8002870:	4413      	add	r3, r2
 8002872:	b2dc      	uxtb	r4, r3
 8002874:	7bfa      	ldrb	r2, [r7, #15]
 8002876:	7bbb      	ldrb	r3, [r7, #14]
 8002878:	7979      	ldrb	r1, [r7, #5]
 800287a:	fb01 f303 	mul.w	r3, r1, r3
 800287e:	4413      	add	r3, r2
 8002880:	461a      	mov	r2, r3
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	4413      	add	r3, r2
 8002886:	781a      	ldrb	r2, [r3, #0]
 8002888:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800288c:	4621      	mov	r1, r4
 800288e:	f7ff ff8c 	bl	80027aa <OLED_SetBits>
    for (uint8_t j = 0; j < fullRow; j++)
 8002892:	7bbb      	ldrb	r3, [r7, #14]
 8002894:	3301      	adds	r3, #1
 8002896:	73bb      	strb	r3, [r7, #14]
 8002898:	7bba      	ldrb	r2, [r7, #14]
 800289a:	7b3b      	ldrb	r3, [r7, #12]
 800289c:	429a      	cmp	r2, r3
 800289e:	d3df      	bcc.n	8002860 <OLED_SetBlock+0x34>
  for (uint8_t i = 0; i < w; i++)
 80028a0:	7bfb      	ldrb	r3, [r7, #15]
 80028a2:	3301      	adds	r3, #1
 80028a4:	73fb      	strb	r3, [r7, #15]
 80028a6:	7bfa      	ldrb	r2, [r7, #15]
 80028a8:	797b      	ldrb	r3, [r7, #5]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d3d5      	bcc.n	800285a <OLED_SetBlock+0x2e>
    }
  }
  if (partBit)
 80028ae:	7afb      	ldrb	r3, [r7, #11]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d028      	beq.n	8002906 <OLED_SetBlock+0xda>
  {
    uint16_t fullNum = w * fullRow; // 
 80028b4:	797b      	ldrb	r3, [r7, #5]
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	7b3a      	ldrb	r2, [r7, #12]
 80028ba:	b292      	uxth	r2, r2
 80028bc:	fb02 f303 	mul.w	r3, r2, r3
 80028c0:	813b      	strh	r3, [r7, #8]
    for (uint8_t i = 0; i < w; i++)
 80028c2:	2300      	movs	r3, #0
 80028c4:	737b      	strb	r3, [r7, #13]
 80028c6:	e01a      	b.n	80028fe <OLED_SetBlock+0xd2>
    {
      OLED_SetBits_Fine(x + i, y + (fullRow * 8), data[fullNum + i], partBit, color);
 80028c8:	79fa      	ldrb	r2, [r7, #7]
 80028ca:	7b7b      	ldrb	r3, [r7, #13]
 80028cc:	4413      	add	r3, r2
 80028ce:	b2d8      	uxtb	r0, r3
 80028d0:	7b3b      	ldrb	r3, [r7, #12]
 80028d2:	00db      	lsls	r3, r3, #3
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	79bb      	ldrb	r3, [r7, #6]
 80028d8:	4413      	add	r3, r2
 80028da:	b2d9      	uxtb	r1, r3
 80028dc:	893a      	ldrh	r2, [r7, #8]
 80028de:	7b7b      	ldrb	r3, [r7, #13]
 80028e0:	4413      	add	r3, r2
 80028e2:	461a      	mov	r2, r3
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	4413      	add	r3, r2
 80028e8:	781a      	ldrb	r2, [r3, #0]
 80028ea:	7afc      	ldrb	r4, [r7, #11]
 80028ec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	4623      	mov	r3, r4
 80028f4:	f7ff fefa 	bl	80026ec <OLED_SetBits_Fine>
    for (uint8_t i = 0; i < w; i++)
 80028f8:	7b7b      	ldrb	r3, [r7, #13]
 80028fa:	3301      	adds	r3, #1
 80028fc:	737b      	strb	r3, [r7, #13]
 80028fe:	7b7a      	ldrb	r2, [r7, #13]
 8002900:	797b      	ldrb	r3, [r7, #5]
 8002902:	429a      	cmp	r2, r3
 8002904:	d3e0      	bcc.n	80028c8 <OLED_SetBlock+0x9c>
  //       if (j * 8 + k >= h) break; // (
  //       OLED_SetPixel(x + i, y + j * 8 + k, !((data[i + j * w] >> k) & 0x01));
  //     }
  //   }
  // }
}
 8002906:	bf00      	nop
 8002908:	3714      	adds	r7, #20
 800290a:	46bd      	mov	sp, r7
 800290c:	bd90      	pop	{r4, r7, pc}

0800290e <OLED_PrintASCIIChar>:
 * @param ch 
 * @param font 
 * @param color 
 */
void OLED_PrintASCIIChar(uint8_t x, uint8_t y, char ch, const ASCIIFont *font, OLED_ColorMode color)
{
 800290e:	b5b0      	push	{r4, r5, r7, lr}
 8002910:	b084      	sub	sp, #16
 8002912:	af02      	add	r7, sp, #8
 8002914:	603b      	str	r3, [r7, #0]
 8002916:	4603      	mov	r3, r0
 8002918:	71fb      	strb	r3, [r7, #7]
 800291a:	460b      	mov	r3, r1
 800291c:	71bb      	strb	r3, [r7, #6]
 800291e:	4613      	mov	r3, r2
 8002920:	717b      	strb	r3, [r7, #5]
  OLED_SetBlock(x, y, font->chars + (ch - ' ') * (((font->h + 7) / 8) * font->w), font->w, font->h, color);
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	797b      	ldrb	r3, [r7, #5]
 8002928:	f1a3 0120 	sub.w	r1, r3, #32
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	3307      	adds	r3, #7
 8002932:	2b00      	cmp	r3, #0
 8002934:	da00      	bge.n	8002938 <OLED_PrintASCIIChar+0x2a>
 8002936:	3307      	adds	r3, #7
 8002938:	10db      	asrs	r3, r3, #3
 800293a:	4618      	mov	r0, r3
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	785b      	ldrb	r3, [r3, #1]
 8002940:	fb00 f303 	mul.w	r3, r0, r3
 8002944:	fb01 f303 	mul.w	r3, r1, r3
 8002948:	18d4      	adds	r4, r2, r3
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	785d      	ldrb	r5, [r3, #1]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	79b9      	ldrb	r1, [r7, #6]
 8002954:	79f8      	ldrb	r0, [r7, #7]
 8002956:	7e3a      	ldrb	r2, [r7, #24]
 8002958:	9201      	str	r2, [sp, #4]
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	462b      	mov	r3, r5
 800295e:	4622      	mov	r2, r4
 8002960:	f7ff ff64 	bl	800282c <OLED_SetBlock>
}
 8002964:	bf00      	nop
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bdb0      	pop	{r4, r5, r7, pc}

0800296c <_OLED_GetUTF8Len>:

/**
 * @brief UTF-8
 */
uint8_t _OLED_GetUTF8Len(char *string)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  if ((string[0] & 0x80) == 0x00)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	b25b      	sxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	db01      	blt.n	8002982 <_OLED_GetUTF8Len+0x16>
  {
    return 1;
 800297e:	2301      	movs	r3, #1
 8002980:	e018      	b.n	80029b4 <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xE0) == 0xC0)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800298a:	2bc0      	cmp	r3, #192	@ 0xc0
 800298c:	d101      	bne.n	8002992 <_OLED_GetUTF8Len+0x26>
  {
    return 2;
 800298e:	2302      	movs	r3, #2
 8002990:	e010      	b.n	80029b4 <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xF0) == 0xE0)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800299a:	2be0      	cmp	r3, #224	@ 0xe0
 800299c:	d101      	bne.n	80029a2 <_OLED_GetUTF8Len+0x36>
  {
    return 3;
 800299e:	2303      	movs	r3, #3
 80029a0:	e008      	b.n	80029b4 <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xF8) == 0xF0)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80029aa:	2bf0      	cmp	r3, #240	@ 0xf0
 80029ac:	d101      	bne.n	80029b2 <_OLED_GetUTF8Len+0x46>
  {
    return 4;
 80029ae:	2304      	movs	r3, #4
 80029b0:	e000      	b.n	80029b4 <_OLED_GetUTF8Len+0x48>
  }
  return 0;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr

080029be <OLED_PrintString>:
 * @note , :
 * 1. UTF-8
 * 2. LED(https://led.baud-dance.com)
 */
void OLED_PrintString(uint8_t x, uint8_t y, char *str, const Font *font, OLED_ColorMode color)
{
 80029be:	b5b0      	push	{r4, r5, r7, lr}
 80029c0:	b08a      	sub	sp, #40	@ 0x28
 80029c2:	af02      	add	r7, sp, #8
 80029c4:	60ba      	str	r2, [r7, #8]
 80029c6:	607b      	str	r3, [r7, #4]
 80029c8:	4603      	mov	r3, r0
 80029ca:	73fb      	strb	r3, [r7, #15]
 80029cc:	460b      	mov	r3, r1
 80029ce:	73bb      	strb	r3, [r7, #14]
  uint16_t i = 0;                                       // 
 80029d0:	2300      	movs	r3, #0
 80029d2:	83fb      	strh	r3, [r7, #30]
  uint8_t oneLen = (((font->h + 7) / 8) * font->w) + 4; // 
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	3307      	adds	r3, #7
 80029da:	2b00      	cmp	r3, #0
 80029dc:	da00      	bge.n	80029e0 <OLED_PrintString+0x22>
 80029de:	3307      	adds	r3, #7
 80029e0:	10db      	asrs	r3, r3, #3
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	7852      	ldrb	r2, [r2, #1]
 80029e8:	fb02 f303 	mul.w	r3, r2, r3
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	3304      	adds	r3, #4
 80029f0:	76fb      	strb	r3, [r7, #27]
  uint8_t found;                                        // 
  uint8_t utf8Len;                                      // UTF-8
  uint8_t *head;                                        // 
  while (str[i])
 80029f2:	e07d      	b.n	8002af0 <OLED_PrintString+0x132>
  {
    found = 0;
 80029f4:	2300      	movs	r3, #0
 80029f6:	777b      	strb	r3, [r7, #29]
    utf8Len = _OLED_GetUTF8Len(str + i);
 80029f8:	8bfb      	ldrh	r3, [r7, #30]
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	4413      	add	r3, r2
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff ffb4 	bl	800296c <_OLED_GetUTF8Len>
 8002a04:	4603      	mov	r3, r0
 8002a06:	76bb      	strb	r3, [r7, #26]
    if (utf8Len == 0)
 8002a08:	7ebb      	ldrb	r3, [r7, #26]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d078      	beq.n	8002b00 <OLED_PrintString+0x142>
      break; // UTF-8

    //   TODO , hash
    for (uint8_t j = 0; j < font->len; j++)
 8002a0e:	2300      	movs	r3, #0
 8002a10:	773b      	strb	r3, [r7, #28]
 8002a12:	e032      	b.n	8002a7a <OLED_PrintString+0xbc>
    {
      head = (uint8_t *)(font->chars) + (j * oneLen);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	7f3a      	ldrb	r2, [r7, #28]
 8002a1a:	7ef9      	ldrb	r1, [r7, #27]
 8002a1c:	fb01 f202 	mul.w	r2, r1, r2
 8002a20:	4413      	add	r3, r2
 8002a22:	617b      	str	r3, [r7, #20]
      if (memcmp(str + i, head, utf8Len) == 0)
 8002a24:	8bfb      	ldrh	r3, [r7, #30]
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	4413      	add	r3, r2
 8002a2a:	7eba      	ldrb	r2, [r7, #26]
 8002a2c:	6979      	ldr	r1, [r7, #20]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f005 fb56 	bl	80080e0 <memcmp>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d11c      	bne.n	8002a74 <OLED_PrintString+0xb6>
      {
        OLED_SetBlock(x, y, head + 4, font->w, font->h, color);
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	1d1c      	adds	r4, r3, #4
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	785d      	ldrb	r5, [r3, #1]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	7bb9      	ldrb	r1, [r7, #14]
 8002a48:	7bf8      	ldrb	r0, [r7, #15]
 8002a4a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002a4e:	9201      	str	r2, [sp, #4]
 8002a50:	9300      	str	r3, [sp, #0]
 8002a52:	462b      	mov	r3, r5
 8002a54:	4622      	mov	r2, r4
 8002a56:	f7ff fee9 	bl	800282c <OLED_SetBlock>
        // 
        x += font->w;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	785a      	ldrb	r2, [r3, #1]
 8002a5e:	7bfb      	ldrb	r3, [r7, #15]
 8002a60:	4413      	add	r3, r2
 8002a62:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8002a64:	7ebb      	ldrb	r3, [r7, #26]
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	8bfb      	ldrh	r3, [r7, #30]
 8002a6a:	4413      	add	r3, r2
 8002a6c:	83fb      	strh	r3, [r7, #30]
        found = 1;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	777b      	strb	r3, [r7, #29]
        break;
 8002a72:	e007      	b.n	8002a84 <OLED_PrintString+0xc6>
    for (uint8_t j = 0; j < font->len; j++)
 8002a74:	7f3b      	ldrb	r3, [r7, #28]
 8002a76:	3301      	adds	r3, #1
 8002a78:	773b      	strb	r3, [r7, #28]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	7a1b      	ldrb	r3, [r3, #8]
 8002a7e:	7f3a      	ldrb	r2, [r7, #28]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d3c7      	bcc.n	8002a14 <OLED_PrintString+0x56>
      }
    }

    // ,ASCII, ASCII
    if (found == 0)
 8002a84:	7f7b      	ldrb	r3, [r7, #29]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d132      	bne.n	8002af0 <OLED_PrintString+0x132>
    {
      if (utf8Len == 1)
 8002a8a:	7ebb      	ldrb	r3, [r7, #26]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d119      	bne.n	8002ac4 <OLED_PrintString+0x106>
      {
        OLED_PrintASCIIChar(x, y, str[i], font->ascii, color);
 8002a90:	8bfb      	ldrh	r3, [r7, #30]
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	4413      	add	r3, r2
 8002a96:	781a      	ldrb	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	68dc      	ldr	r4, [r3, #12]
 8002a9c:	7bb9      	ldrb	r1, [r7, #14]
 8002a9e:	7bf8      	ldrb	r0, [r7, #15]
 8002aa0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	4623      	mov	r3, r4
 8002aa8:	f7ff ff31 	bl	800290e <OLED_PrintASCIIChar>
        // 
        x += font->ascii->w;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	785a      	ldrb	r2, [r3, #1]
 8002ab2:	7bfb      	ldrb	r3, [r7, #15]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8002ab8:	7ebb      	ldrb	r3, [r7, #26]
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	8bfb      	ldrh	r3, [r7, #30]
 8002abe:	4413      	add	r3, r2
 8002ac0:	83fb      	strh	r3, [r7, #30]
 8002ac2:	e015      	b.n	8002af0 <OLED_PrintString+0x132>
      }
      else
      {
        OLED_PrintASCIIChar(x, y, ' ', font->ascii, color);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68da      	ldr	r2, [r3, #12]
 8002ac8:	7bb9      	ldrb	r1, [r7, #14]
 8002aca:	7bf8      	ldrb	r0, [r7, #15]
 8002acc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	f7ff ff1a 	bl	800290e <OLED_PrintASCIIChar>
        x += font->ascii->w;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	785a      	ldrb	r2, [r3, #1]
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8002ae6:	7ebb      	ldrb	r3, [r7, #26]
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	8bfb      	ldrh	r3, [r7, #30]
 8002aec:	4413      	add	r3, r2
 8002aee:	83fb      	strh	r3, [r7, #30]
  while (str[i])
 8002af0:	8bfb      	ldrh	r3, [r7, #30]
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	4413      	add	r3, r2
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f47f af7b 	bne.w	80029f4 <OLED_PrintString+0x36>
      }
    }
  }
}
 8002afe:	e000      	b.n	8002b02 <OLED_PrintString+0x144>
      break; // UTF-8
 8002b00:	bf00      	nop
}
 8002b02:	bf00      	nop
 8002b04:	3720      	adds	r7, #32
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002b0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b12:	4b15      	ldr	r3, [pc, #84]	@ (8002b68 <HAL_MspInit+0x5c>)
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	4a14      	ldr	r2, [pc, #80]	@ (8002b68 <HAL_MspInit+0x5c>)
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	6193      	str	r3, [r2, #24]
 8002b1e:	4b12      	ldr	r3, [pc, #72]	@ (8002b68 <HAL_MspInit+0x5c>)
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	60bb      	str	r3, [r7, #8]
 8002b28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b68 <HAL_MspInit+0x5c>)
 8002b2c:	69db      	ldr	r3, [r3, #28]
 8002b2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002b68 <HAL_MspInit+0x5c>)
 8002b30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b34:	61d3      	str	r3, [r2, #28]
 8002b36:	4b0c      	ldr	r3, [pc, #48]	@ (8002b68 <HAL_MspInit+0x5c>)
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b3e:	607b      	str	r3, [r7, #4]
 8002b40:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002b42:	4b0a      	ldr	r3, [pc, #40]	@ (8002b6c <HAL_MspInit+0x60>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	4a04      	ldr	r2, [pc, #16]	@ (8002b6c <HAL_MspInit+0x60>)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b5e:	bf00      	nop
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	40010000 	.word	0x40010000

08002b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b74:	bf00      	nop
 8002b76:	e7fd      	b.n	8002b74 <NMI_Handler+0x4>

08002b78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b7c:	bf00      	nop
 8002b7e:	e7fd      	b.n	8002b7c <HardFault_Handler+0x4>

08002b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b84:	bf00      	nop
 8002b86:	e7fd      	b.n	8002b84 <MemManage_Handler+0x4>

08002b88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b8c:	bf00      	nop
 8002b8e:	e7fd      	b.n	8002b8c <BusFault_Handler+0x4>

08002b90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b94:	bf00      	nop
 8002b96:	e7fd      	b.n	8002b94 <UsageFault_Handler+0x4>

08002b98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b9c:	bf00      	nop
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bc80      	pop	{r7}
 8002ba2:	4770      	bx	lr

08002ba4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ba8:	bf00      	nop
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bb4:	bf00      	nop
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bc80      	pop	{r7}
 8002bba:	4770      	bx	lr

08002bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bc0:	f000 fb84 	bl	80032cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bc4:	bf00      	nop
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY3_Pin);
 8002bcc:	2008      	movs	r0, #8
 8002bce:	f001 fd31 	bl	8004634 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY4_Pin);
 8002bda:	2010      	movs	r0, #16
 8002bdc:	f001 fd2a 	bl	8004634 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002be0:	bf00      	nop
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002be8:	4802      	ldr	r0, [pc, #8]	@ (8002bf4 <DMA1_Channel6_IRQHandler+0x10>)
 8002bea:	f001 fa81 	bl	80040f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	200008f4 	.word	0x200008f4

08002bf8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002bfc:	4802      	ldr	r0, [pc, #8]	@ (8002c08 <DMA1_Channel7_IRQHandler+0x10>)
 8002bfe:	f001 fa77 	bl	80040f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	20000938 	.word	0x20000938

08002c0c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY5_Pin);
 8002c10:	2020      	movs	r0, #32
 8002c12:	f001 fd0f 	bl	8004634 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	bd80      	pop	{r7, pc}
	...

08002c1c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002c20:	4802      	ldr	r0, [pc, #8]	@ (8002c2c <TIM2_IRQHandler+0x10>)
 8002c22:	f003 ff4d 	bl	8006ac0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002c26:	bf00      	nop
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	200007d4 	.word	0x200007d4

08002c30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c34:	4802      	ldr	r0, [pc, #8]	@ (8002c40 <USART2_IRQHandler+0x10>)
 8002c36:	f004 fd51 	bl	80076dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	200008ac 	.word	0x200008ac

08002c44 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 8002c48:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002c4c:	f001 fcf2 	bl	8004634 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(KEY2_Pin);
 8002c50:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002c54:	f001 fcee 	bl	8004634 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002c58:	bf00      	nop
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c64:	4a14      	ldr	r2, [pc, #80]	@ (8002cb8 <_sbrk+0x5c>)
 8002c66:	4b15      	ldr	r3, [pc, #84]	@ (8002cbc <_sbrk+0x60>)
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c70:	4b13      	ldr	r3, [pc, #76]	@ (8002cc0 <_sbrk+0x64>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d102      	bne.n	8002c7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c78:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <_sbrk+0x64>)
 8002c7a:	4a12      	ldr	r2, [pc, #72]	@ (8002cc4 <_sbrk+0x68>)
 8002c7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c7e:	4b10      	ldr	r3, [pc, #64]	@ (8002cc0 <_sbrk+0x64>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4413      	add	r3, r2
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d207      	bcs.n	8002c9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c8c:	f005 fa40 	bl	8008110 <__errno>
 8002c90:	4603      	mov	r3, r0
 8002c92:	220c      	movs	r2, #12
 8002c94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c96:	f04f 33ff 	mov.w	r3, #4294967295
 8002c9a:	e009      	b.n	8002cb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c9c:	4b08      	ldr	r3, [pc, #32]	@ (8002cc0 <_sbrk+0x64>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ca2:	4b07      	ldr	r3, [pc, #28]	@ (8002cc0 <_sbrk+0x64>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4413      	add	r3, r2
 8002caa:	4a05      	ldr	r2, [pc, #20]	@ (8002cc0 <_sbrk+0x64>)
 8002cac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cae:	68fb      	ldr	r3, [r7, #12]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3718      	adds	r7, #24
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	20005000 	.word	0x20005000
 8002cbc:	00000400 	.word	0x00000400
 8002cc0:	200007d0 	.word	0x200007d0
 8002cc4:	20000ac8 	.word	0x20000ac8

08002cc8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ccc:	bf00      	nop
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr

08002cd4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cda:	f107 0308 	add.w	r3, r7, #8
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]
 8002ce2:	605a      	str	r2, [r3, #4]
 8002ce4:	609a      	str	r2, [r3, #8]
 8002ce6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ce8:	463b      	mov	r3, r7
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d68 <MX_TIM2_Init+0x94>)
 8002cf2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002cf6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8002cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d68 <MX_TIM2_Init+0x94>)
 8002cfa:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002cfe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d00:	4b19      	ldr	r3, [pc, #100]	@ (8002d68 <MX_TIM2_Init+0x94>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50;
 8002d06:	4b18      	ldr	r3, [pc, #96]	@ (8002d68 <MX_TIM2_Init+0x94>)
 8002d08:	2232      	movs	r2, #50	@ 0x32
 8002d0a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d0c:	4b16      	ldr	r3, [pc, #88]	@ (8002d68 <MX_TIM2_Init+0x94>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d12:	4b15      	ldr	r3, [pc, #84]	@ (8002d68 <MX_TIM2_Init+0x94>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d18:	4813      	ldr	r0, [pc, #76]	@ (8002d68 <MX_TIM2_Init+0x94>)
 8002d1a:	f003 fc05 	bl	8006528 <HAL_TIM_Base_Init>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002d24:	f7fe fea5 	bl	8001a72 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d2e:	f107 0308 	add.w	r3, r7, #8
 8002d32:	4619      	mov	r1, r3
 8002d34:	480c      	ldr	r0, [pc, #48]	@ (8002d68 <MX_TIM2_Init+0x94>)
 8002d36:	f004 f875 	bl	8006e24 <HAL_TIM_ConfigClockSource>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002d40:	f7fe fe97 	bl	8001a72 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d44:	2300      	movs	r3, #0
 8002d46:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d4c:	463b      	mov	r3, r7
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4805      	ldr	r0, [pc, #20]	@ (8002d68 <MX_TIM2_Init+0x94>)
 8002d52:	f004 fc03 	bl	800755c <HAL_TIMEx_MasterConfigSynchronization>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002d5c:	f7fe fe89 	bl	8001a72 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d60:	bf00      	nop
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	200007d4 	.word	0x200007d4

08002d6c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08c      	sub	sp, #48	@ 0x30
 8002d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d72:	f107 030c 	add.w	r3, r7, #12
 8002d76:	2224      	movs	r2, #36	@ 0x24
 8002d78:	2100      	movs	r1, #0
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f005 f9c0 	bl	8008100 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d80:	1d3b      	adds	r3, r7, #4
 8002d82:	2200      	movs	r2, #0
 8002d84:	601a      	str	r2, [r3, #0]
 8002d86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d88:	4b20      	ldr	r3, [pc, #128]	@ (8002e0c <MX_TIM3_Init+0xa0>)
 8002d8a:	4a21      	ldr	r2, [pc, #132]	@ (8002e10 <MX_TIM3_Init+0xa4>)
 8002d8c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002d8e:	4b1f      	ldr	r3, [pc, #124]	@ (8002e0c <MX_TIM3_Init+0xa0>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d94:	4b1d      	ldr	r3, [pc, #116]	@ (8002e0c <MX_TIM3_Init+0xa0>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002d9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002e0c <MX_TIM3_Init+0xa0>)
 8002d9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002da0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002da2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e0c <MX_TIM3_Init+0xa0>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002da8:	4b18      	ldr	r3, [pc, #96]	@ (8002e0c <MX_TIM3_Init+0xa0>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002dae:	2303      	movs	r3, #3
 8002db0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002db2:	2300      	movs	r3, #0
 8002db4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002db6:	2301      	movs	r3, #1
 8002db8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002dd2:	f107 030c 	add.w	r3, r7, #12
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	480c      	ldr	r0, [pc, #48]	@ (8002e0c <MX_TIM3_Init+0xa0>)
 8002dda:	f003 fd41 	bl	8006860 <HAL_TIM_Encoder_Init>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002de4:	f7fe fe45 	bl	8001a72 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002de8:	2300      	movs	r3, #0
 8002dea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dec:	2300      	movs	r3, #0
 8002dee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002df0:	1d3b      	adds	r3, r7, #4
 8002df2:	4619      	mov	r1, r3
 8002df4:	4805      	ldr	r0, [pc, #20]	@ (8002e0c <MX_TIM3_Init+0xa0>)
 8002df6:	f004 fbb1 	bl	800755c <HAL_TIMEx_MasterConfigSynchronization>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002e00:	f7fe fe37 	bl	8001a72 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002e04:	bf00      	nop
 8002e06:	3730      	adds	r7, #48	@ 0x30
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	2000081c 	.word	0x2000081c
 8002e10:	40000400 	.word	0x40000400

08002e14 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08e      	sub	sp, #56	@ 0x38
 8002e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e1e:	2200      	movs	r2, #0
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	605a      	str	r2, [r3, #4]
 8002e24:	609a      	str	r2, [r3, #8]
 8002e26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e28:	f107 0320 	add.w	r3, r7, #32
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e32:	1d3b      	adds	r3, r7, #4
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	605a      	str	r2, [r3, #4]
 8002e3a:	609a      	str	r2, [r3, #8]
 8002e3c:	60da      	str	r2, [r3, #12]
 8002e3e:	611a      	str	r2, [r3, #16]
 8002e40:	615a      	str	r2, [r3, #20]
 8002e42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e44:	4b2c      	ldr	r3, [pc, #176]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002e46:	4a2d      	ldr	r2, [pc, #180]	@ (8002efc <MX_TIM4_Init+0xe8>)
 8002e48:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002e4a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e50:	4b29      	ldr	r3, [pc, #164]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7200-1;
 8002e56:	4b28      	ldr	r3, [pc, #160]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002e58:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002e5c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e5e:	4b26      	ldr	r3, [pc, #152]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e64:	4b24      	ldr	r3, [pc, #144]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002e6a:	4823      	ldr	r0, [pc, #140]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002e6c:	f003 fb5c 	bl	8006528 <HAL_TIM_Base_Init>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002e76:	f7fe fdfc 	bl	8001a72 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002e80:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e84:	4619      	mov	r1, r3
 8002e86:	481c      	ldr	r0, [pc, #112]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002e88:	f003 ffcc 	bl	8006e24 <HAL_TIM_ConfigClockSource>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002e92:	f7fe fdee 	bl	8001a72 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002e96:	4818      	ldr	r0, [pc, #96]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002e98:	f003 fbe8 	bl	800666c <HAL_TIM_PWM_Init>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002ea2:	f7fe fde6 	bl	8001a72 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002eae:	f107 0320 	add.w	r3, r7, #32
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	4810      	ldr	r0, [pc, #64]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002eb6:	f004 fb51 	bl	800755c <HAL_TIMEx_MasterConfigSynchronization>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002ec0:	f7fe fdd7 	bl	8001a72 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ec4:	2360      	movs	r3, #96	@ 0x60
 8002ec6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ed4:	1d3b      	adds	r3, r7, #4
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4807      	ldr	r0, [pc, #28]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002edc:	f003 fee0 	bl	8006ca0 <HAL_TIM_PWM_ConfigChannel>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002ee6:	f7fe fdc4 	bl	8001a72 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002eea:	4803      	ldr	r0, [pc, #12]	@ (8002ef8 <MX_TIM4_Init+0xe4>)
 8002eec:	f000 f87e 	bl	8002fec <HAL_TIM_MspPostInit>

}
 8002ef0:	bf00      	nop
 8002ef2:	3738      	adds	r7, #56	@ 0x38
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	20000864 	.word	0x20000864
 8002efc:	40000800 	.word	0x40000800

08002f00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f10:	d114      	bne.n	8002f3c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f12:	4b15      	ldr	r3, [pc, #84]	@ (8002f68 <HAL_TIM_Base_MspInit+0x68>)
 8002f14:	69db      	ldr	r3, [r3, #28]
 8002f16:	4a14      	ldr	r2, [pc, #80]	@ (8002f68 <HAL_TIM_Base_MspInit+0x68>)
 8002f18:	f043 0301 	orr.w	r3, r3, #1
 8002f1c:	61d3      	str	r3, [r2, #28]
 8002f1e:	4b12      	ldr	r3, [pc, #72]	@ (8002f68 <HAL_TIM_Base_MspInit+0x68>)
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	201c      	movs	r0, #28
 8002f30:	f000 ff99 	bl	8003e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f34:	201c      	movs	r0, #28
 8002f36:	f000 ffb2 	bl	8003e9e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002f3a:	e010      	b.n	8002f5e <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM4)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a0a      	ldr	r2, [pc, #40]	@ (8002f6c <HAL_TIM_Base_MspInit+0x6c>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d10b      	bne.n	8002f5e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f46:	4b08      	ldr	r3, [pc, #32]	@ (8002f68 <HAL_TIM_Base_MspInit+0x68>)
 8002f48:	69db      	ldr	r3, [r3, #28]
 8002f4a:	4a07      	ldr	r2, [pc, #28]	@ (8002f68 <HAL_TIM_Base_MspInit+0x68>)
 8002f4c:	f043 0304 	orr.w	r3, r3, #4
 8002f50:	61d3      	str	r3, [r2, #28]
 8002f52:	4b05      	ldr	r3, [pc, #20]	@ (8002f68 <HAL_TIM_Base_MspInit+0x68>)
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	f003 0304 	and.w	r3, r3, #4
 8002f5a:	60bb      	str	r3, [r7, #8]
 8002f5c:	68bb      	ldr	r3, [r7, #8]
}
 8002f5e:	bf00      	nop
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	40000800 	.word	0x40000800

08002f70 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b088      	sub	sp, #32
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f78:	f107 0310 	add.w	r3, r7, #16
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a15      	ldr	r2, [pc, #84]	@ (8002fe0 <HAL_TIM_Encoder_MspInit+0x70>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d123      	bne.n	8002fd8 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f90:	4b14      	ldr	r3, [pc, #80]	@ (8002fe4 <HAL_TIM_Encoder_MspInit+0x74>)
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	4a13      	ldr	r2, [pc, #76]	@ (8002fe4 <HAL_TIM_Encoder_MspInit+0x74>)
 8002f96:	f043 0302 	orr.w	r3, r3, #2
 8002f9a:	61d3      	str	r3, [r2, #28]
 8002f9c:	4b11      	ldr	r3, [pc, #68]	@ (8002fe4 <HAL_TIM_Encoder_MspInit+0x74>)
 8002f9e:	69db      	ldr	r3, [r3, #28]
 8002fa0:	f003 0302 	and.w	r3, r3, #2
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe4 <HAL_TIM_Encoder_MspInit+0x74>)
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe4 <HAL_TIM_Encoder_MspInit+0x74>)
 8002fae:	f043 0304 	orr.w	r3, r3, #4
 8002fb2:	6193      	str	r3, [r2, #24]
 8002fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe4 <HAL_TIM_Encoder_MspInit+0x74>)
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	60bb      	str	r3, [r7, #8]
 8002fbe:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fc0:	23c0      	movs	r3, #192	@ 0xc0
 8002fc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fcc:	f107 0310 	add.w	r3, r7, #16
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4805      	ldr	r0, [pc, #20]	@ (8002fe8 <HAL_TIM_Encoder_MspInit+0x78>)
 8002fd4:	f001 f992 	bl	80042fc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002fd8:	bf00      	nop
 8002fda:	3720      	adds	r7, #32
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40000400 	.word	0x40000400
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	40010800 	.word	0x40010800

08002fec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b088      	sub	sp, #32
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff4:	f107 0310 	add.w	r3, r7, #16
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	605a      	str	r2, [r3, #4]
 8002ffe:	609a      	str	r2, [r3, #8]
 8003000:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a0f      	ldr	r2, [pc, #60]	@ (8003044 <HAL_TIM_MspPostInit+0x58>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d117      	bne.n	800303c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800300c:	4b0e      	ldr	r3, [pc, #56]	@ (8003048 <HAL_TIM_MspPostInit+0x5c>)
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	4a0d      	ldr	r2, [pc, #52]	@ (8003048 <HAL_TIM_MspPostInit+0x5c>)
 8003012:	f043 0308 	orr.w	r3, r3, #8
 8003016:	6193      	str	r3, [r2, #24]
 8003018:	4b0b      	ldr	r3, [pc, #44]	@ (8003048 <HAL_TIM_MspPostInit+0x5c>)
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	f003 0308 	and.w	r3, r3, #8
 8003020:	60fb      	str	r3, [r7, #12]
 8003022:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003024:	2340      	movs	r3, #64	@ 0x40
 8003026:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003028:	2302      	movs	r3, #2
 800302a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800302c:	2302      	movs	r3, #2
 800302e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003030:	f107 0310 	add.w	r3, r7, #16
 8003034:	4619      	mov	r1, r3
 8003036:	4805      	ldr	r0, [pc, #20]	@ (800304c <HAL_TIM_MspPostInit+0x60>)
 8003038:	f001 f960 	bl	80042fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800303c:	bf00      	nop
 800303e:	3720      	adds	r7, #32
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	40000800 	.word	0x40000800
 8003048:	40021000 	.word	0x40021000
 800304c:	40010c00 	.word	0x40010c00

08003050 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003054:	4b11      	ldr	r3, [pc, #68]	@ (800309c <MX_USART2_UART_Init+0x4c>)
 8003056:	4a12      	ldr	r2, [pc, #72]	@ (80030a0 <MX_USART2_UART_Init+0x50>)
 8003058:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800305a:	4b10      	ldr	r3, [pc, #64]	@ (800309c <MX_USART2_UART_Init+0x4c>)
 800305c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003060:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003062:	4b0e      	ldr	r3, [pc, #56]	@ (800309c <MX_USART2_UART_Init+0x4c>)
 8003064:	2200      	movs	r2, #0
 8003066:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003068:	4b0c      	ldr	r3, [pc, #48]	@ (800309c <MX_USART2_UART_Init+0x4c>)
 800306a:	2200      	movs	r2, #0
 800306c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800306e:	4b0b      	ldr	r3, [pc, #44]	@ (800309c <MX_USART2_UART_Init+0x4c>)
 8003070:	2200      	movs	r2, #0
 8003072:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003074:	4b09      	ldr	r3, [pc, #36]	@ (800309c <MX_USART2_UART_Init+0x4c>)
 8003076:	220c      	movs	r2, #12
 8003078:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800307a:	4b08      	ldr	r3, [pc, #32]	@ (800309c <MX_USART2_UART_Init+0x4c>)
 800307c:	2200      	movs	r2, #0
 800307e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003080:	4b06      	ldr	r3, [pc, #24]	@ (800309c <MX_USART2_UART_Init+0x4c>)
 8003082:	2200      	movs	r2, #0
 8003084:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003086:	4805      	ldr	r0, [pc, #20]	@ (800309c <MX_USART2_UART_Init+0x4c>)
 8003088:	f004 fad8 	bl	800763c <HAL_UART_Init>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003092:	f7fe fcee 	bl	8001a72 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	200008ac 	.word	0x200008ac
 80030a0:	40004400 	.word	0x40004400

080030a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b088      	sub	sp, #32
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ac:	f107 0310 	add.w	r3, r7, #16
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	605a      	str	r2, [r3, #4]
 80030b6:	609a      	str	r2, [r3, #8]
 80030b8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a46      	ldr	r2, [pc, #280]	@ (80031d8 <HAL_UART_MspInit+0x134>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	f040 8084 	bne.w	80031ce <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030c6:	4b45      	ldr	r3, [pc, #276]	@ (80031dc <HAL_UART_MspInit+0x138>)
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	4a44      	ldr	r2, [pc, #272]	@ (80031dc <HAL_UART_MspInit+0x138>)
 80030cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030d0:	61d3      	str	r3, [r2, #28]
 80030d2:	4b42      	ldr	r3, [pc, #264]	@ (80031dc <HAL_UART_MspInit+0x138>)
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030da:	60fb      	str	r3, [r7, #12]
 80030dc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030de:	4b3f      	ldr	r3, [pc, #252]	@ (80031dc <HAL_UART_MspInit+0x138>)
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	4a3e      	ldr	r2, [pc, #248]	@ (80031dc <HAL_UART_MspInit+0x138>)
 80030e4:	f043 0304 	orr.w	r3, r3, #4
 80030e8:	6193      	str	r3, [r2, #24]
 80030ea:	4b3c      	ldr	r3, [pc, #240]	@ (80031dc <HAL_UART_MspInit+0x138>)
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	60bb      	str	r3, [r7, #8]
 80030f4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80030f6:	2304      	movs	r3, #4
 80030f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fa:	2302      	movs	r3, #2
 80030fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030fe:	2303      	movs	r3, #3
 8003100:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003102:	f107 0310 	add.w	r3, r7, #16
 8003106:	4619      	mov	r1, r3
 8003108:	4835      	ldr	r0, [pc, #212]	@ (80031e0 <HAL_UART_MspInit+0x13c>)
 800310a:	f001 f8f7 	bl	80042fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800310e:	2308      	movs	r3, #8
 8003110:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003112:	2300      	movs	r3, #0
 8003114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003116:	2300      	movs	r3, #0
 8003118:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800311a:	f107 0310 	add.w	r3, r7, #16
 800311e:	4619      	mov	r1, r3
 8003120:	482f      	ldr	r0, [pc, #188]	@ (80031e0 <HAL_UART_MspInit+0x13c>)
 8003122:	f001 f8eb 	bl	80042fc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8003126:	4b2f      	ldr	r3, [pc, #188]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 8003128:	4a2f      	ldr	r2, [pc, #188]	@ (80031e8 <HAL_UART_MspInit+0x144>)
 800312a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800312c:	4b2d      	ldr	r3, [pc, #180]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 800312e:	2200      	movs	r2, #0
 8003130:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003132:	4b2c      	ldr	r3, [pc, #176]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 8003134:	2200      	movs	r2, #0
 8003136:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003138:	4b2a      	ldr	r3, [pc, #168]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 800313a:	2280      	movs	r2, #128	@ 0x80
 800313c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800313e:	4b29      	ldr	r3, [pc, #164]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 8003140:	2200      	movs	r2, #0
 8003142:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003144:	4b27      	ldr	r3, [pc, #156]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 8003146:	2200      	movs	r2, #0
 8003148:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800314a:	4b26      	ldr	r3, [pc, #152]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 800314c:	2200      	movs	r2, #0
 800314e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003150:	4b24      	ldr	r3, [pc, #144]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 8003152:	2200      	movs	r2, #0
 8003154:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003156:	4823      	ldr	r0, [pc, #140]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 8003158:	f000 febc 	bl	8003ed4 <HAL_DMA_Init>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8003162:	f7fe fc86 	bl	8001a72 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a1e      	ldr	r2, [pc, #120]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 800316a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800316c:	4a1d      	ldr	r2, [pc, #116]	@ (80031e4 <HAL_UART_MspInit+0x140>)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8003172:	4b1e      	ldr	r3, [pc, #120]	@ (80031ec <HAL_UART_MspInit+0x148>)
 8003174:	4a1e      	ldr	r2, [pc, #120]	@ (80031f0 <HAL_UART_MspInit+0x14c>)
 8003176:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003178:	4b1c      	ldr	r3, [pc, #112]	@ (80031ec <HAL_UART_MspInit+0x148>)
 800317a:	2210      	movs	r2, #16
 800317c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800317e:	4b1b      	ldr	r3, [pc, #108]	@ (80031ec <HAL_UART_MspInit+0x148>)
 8003180:	2200      	movs	r2, #0
 8003182:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003184:	4b19      	ldr	r3, [pc, #100]	@ (80031ec <HAL_UART_MspInit+0x148>)
 8003186:	2280      	movs	r2, #128	@ 0x80
 8003188:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800318a:	4b18      	ldr	r3, [pc, #96]	@ (80031ec <HAL_UART_MspInit+0x148>)
 800318c:	2200      	movs	r2, #0
 800318e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003190:	4b16      	ldr	r3, [pc, #88]	@ (80031ec <HAL_UART_MspInit+0x148>)
 8003192:	2200      	movs	r2, #0
 8003194:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003196:	4b15      	ldr	r3, [pc, #84]	@ (80031ec <HAL_UART_MspInit+0x148>)
 8003198:	2200      	movs	r2, #0
 800319a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800319c:	4b13      	ldr	r3, [pc, #76]	@ (80031ec <HAL_UART_MspInit+0x148>)
 800319e:	2200      	movs	r2, #0
 80031a0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80031a2:	4812      	ldr	r0, [pc, #72]	@ (80031ec <HAL_UART_MspInit+0x148>)
 80031a4:	f000 fe96 	bl	8003ed4 <HAL_DMA_Init>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 80031ae:	f7fe fc60 	bl	8001a72 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a0d      	ldr	r2, [pc, #52]	@ (80031ec <HAL_UART_MspInit+0x148>)
 80031b6:	639a      	str	r2, [r3, #56]	@ 0x38
 80031b8:	4a0c      	ldr	r2, [pc, #48]	@ (80031ec <HAL_UART_MspInit+0x148>)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80031be:	2200      	movs	r2, #0
 80031c0:	2100      	movs	r1, #0
 80031c2:	2026      	movs	r0, #38	@ 0x26
 80031c4:	f000 fe4f 	bl	8003e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80031c8:	2026      	movs	r0, #38	@ 0x26
 80031ca:	f000 fe68 	bl	8003e9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80031ce:	bf00      	nop
 80031d0:	3720      	adds	r7, #32
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40004400 	.word	0x40004400
 80031dc:	40021000 	.word	0x40021000
 80031e0:	40010800 	.word	0x40010800
 80031e4:	200008f4 	.word	0x200008f4
 80031e8:	4002006c 	.word	0x4002006c
 80031ec:	20000938 	.word	0x20000938
 80031f0:	40020080 	.word	0x40020080

080031f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80031f4:	f7ff fd68 	bl	8002cc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031f8:	480b      	ldr	r0, [pc, #44]	@ (8003228 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80031fa:	490c      	ldr	r1, [pc, #48]	@ (800322c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80031fc:	4a0c      	ldr	r2, [pc, #48]	@ (8003230 <LoopFillZerobss+0x16>)
  movs r3, #0
 80031fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003200:	e002      	b.n	8003208 <LoopCopyDataInit>

08003202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003206:	3304      	adds	r3, #4

08003208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800320a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800320c:	d3f9      	bcc.n	8003202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800320e:	4a09      	ldr	r2, [pc, #36]	@ (8003234 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003210:	4c09      	ldr	r4, [pc, #36]	@ (8003238 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003214:	e001      	b.n	800321a <LoopFillZerobss>

08003216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003218:	3204      	adds	r2, #4

0800321a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800321a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800321c:	d3fb      	bcc.n	8003216 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800321e:	f004 ff7d 	bl	800811c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003222:	f7fe fa5d 	bl	80016e0 <main>
  bx lr
 8003226:	4770      	bx	lr
  ldr r0, =_sdata
 8003228:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800322c:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 8003230:	0800a7c0 	.word	0x0800a7c0
  ldr r2, =_sbss
 8003234:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 8003238:	20000ac8 	.word	0x20000ac8

0800323c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800323c:	e7fe      	b.n	800323c <ADC1_2_IRQHandler>
	...

08003240 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003244:	4b08      	ldr	r3, [pc, #32]	@ (8003268 <HAL_Init+0x28>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a07      	ldr	r2, [pc, #28]	@ (8003268 <HAL_Init+0x28>)
 800324a:	f043 0310 	orr.w	r3, r3, #16
 800324e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003250:	2003      	movs	r0, #3
 8003252:	f000 fdfd 	bl	8003e50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003256:	200f      	movs	r0, #15
 8003258:	f000 f808 	bl	800326c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800325c:	f7ff fc56 	bl	8002b0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	40022000 	.word	0x40022000

0800326c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003274:	4b12      	ldr	r3, [pc, #72]	@ (80032c0 <HAL_InitTick+0x54>)
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	4b12      	ldr	r3, [pc, #72]	@ (80032c4 <HAL_InitTick+0x58>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	4619      	mov	r1, r3
 800327e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003282:	fbb3 f3f1 	udiv	r3, r3, r1
 8003286:	fbb2 f3f3 	udiv	r3, r2, r3
 800328a:	4618      	mov	r0, r3
 800328c:	f000 fe15 	bl	8003eba <HAL_SYSTICK_Config>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e00e      	b.n	80032b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b0f      	cmp	r3, #15
 800329e:	d80a      	bhi.n	80032b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032a0:	2200      	movs	r2, #0
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	f04f 30ff 	mov.w	r0, #4294967295
 80032a8:	f000 fddd 	bl	8003e66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032ac:	4a06      	ldr	r2, [pc, #24]	@ (80032c8 <HAL_InitTick+0x5c>)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
 80032b4:	e000      	b.n	80032b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3708      	adds	r7, #8
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	200000a8 	.word	0x200000a8
 80032c4:	200000b0 	.word	0x200000b0
 80032c8:	200000ac 	.word	0x200000ac

080032cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032d0:	4b05      	ldr	r3, [pc, #20]	@ (80032e8 <HAL_IncTick+0x1c>)
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	461a      	mov	r2, r3
 80032d6:	4b05      	ldr	r3, [pc, #20]	@ (80032ec <HAL_IncTick+0x20>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4413      	add	r3, r2
 80032dc:	4a03      	ldr	r2, [pc, #12]	@ (80032ec <HAL_IncTick+0x20>)
 80032de:	6013      	str	r3, [r2, #0]
}
 80032e0:	bf00      	nop
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bc80      	pop	{r7}
 80032e6:	4770      	bx	lr
 80032e8:	200000b0 	.word	0x200000b0
 80032ec:	2000097c 	.word	0x2000097c

080032f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  return uwTick;
 80032f4:	4b02      	ldr	r3, [pc, #8]	@ (8003300 <HAL_GetTick+0x10>)
 80032f6:	681b      	ldr	r3, [r3, #0]
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bc80      	pop	{r7}
 80032fe:	4770      	bx	lr
 8003300:	2000097c 	.word	0x2000097c

08003304 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b086      	sub	sp, #24
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800330c:	2300      	movs	r3, #0
 800330e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003314:	2300      	movs	r3, #0
 8003316:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e0be      	b.n	80034a4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003330:	2b00      	cmp	r3, #0
 8003332:	d109      	bne.n	8003348 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7fd ff84 	bl	8001250 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 fbc5 	bl	8003ad8 <ADC_ConversionStop_Disable>
 800334e:	4603      	mov	r3, r0
 8003350:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003356:	f003 0310 	and.w	r3, r3, #16
 800335a:	2b00      	cmp	r3, #0
 800335c:	f040 8099 	bne.w	8003492 <HAL_ADC_Init+0x18e>
 8003360:	7dfb      	ldrb	r3, [r7, #23]
 8003362:	2b00      	cmp	r3, #0
 8003364:	f040 8095 	bne.w	8003492 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003370:	f023 0302 	bic.w	r3, r3, #2
 8003374:	f043 0202 	orr.w	r2, r3, #2
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003384:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	7b1b      	ldrb	r3, [r3, #12]
 800338a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800338c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	4313      	orrs	r3, r2
 8003392:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800339c:	d003      	beq.n	80033a6 <HAL_ADC_Init+0xa2>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d102      	bne.n	80033ac <HAL_ADC_Init+0xa8>
 80033a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033aa:	e000      	b.n	80033ae <HAL_ADC_Init+0xaa>
 80033ac:	2300      	movs	r3, #0
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	7d1b      	ldrb	r3, [r3, #20]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d119      	bne.n	80033f0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	7b1b      	ldrb	r3, [r3, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d109      	bne.n	80033d8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	3b01      	subs	r3, #1
 80033ca:	035a      	lsls	r2, r3, #13
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	e00b      	b.n	80033f0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033dc:	f043 0220 	orr.w	r2, r3, #32
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e8:	f043 0201 	orr.w	r2, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	430a      	orrs	r2, r1
 8003402:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	4b28      	ldr	r3, [pc, #160]	@ (80034ac <HAL_ADC_Init+0x1a8>)
 800340c:	4013      	ands	r3, r2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6812      	ldr	r2, [r2, #0]
 8003412:	68b9      	ldr	r1, [r7, #8]
 8003414:	430b      	orrs	r3, r1
 8003416:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003420:	d003      	beq.n	800342a <HAL_ADC_Init+0x126>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d104      	bne.n	8003434 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	3b01      	subs	r3, #1
 8003430:	051b      	lsls	r3, r3, #20
 8003432:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	430a      	orrs	r2, r1
 8003446:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	4b18      	ldr	r3, [pc, #96]	@ (80034b0 <HAL_ADC_Init+0x1ac>)
 8003450:	4013      	ands	r3, r2
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	429a      	cmp	r2, r3
 8003456:	d10b      	bne.n	8003470 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	f043 0201 	orr.w	r2, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800346e:	e018      	b.n	80034a2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003474:	f023 0312 	bic.w	r3, r3, #18
 8003478:	f043 0210 	orr.w	r2, r3, #16
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003484:	f043 0201 	orr.w	r2, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003490:	e007      	b.n	80034a2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003496:	f043 0210 	orr.w	r2, r3, #16
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80034a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3718      	adds	r7, #24
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	ffe1f7fd 	.word	0xffe1f7fd
 80034b0:	ff1f0efe 	.word	0xff1f0efe

080034b4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_ADC_Start+0x1a>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e098      	b.n	8003600 <HAL_ADC_Start+0x14c>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 faa4 	bl	8003a24 <ADC_Enable>
 80034dc:	4603      	mov	r3, r0
 80034de:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80034e0:	7bfb      	ldrb	r3, [r7, #15]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f040 8087 	bne.w	80035f6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034f0:	f023 0301 	bic.w	r3, r3, #1
 80034f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a41      	ldr	r2, [pc, #260]	@ (8003608 <HAL_ADC_Start+0x154>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d105      	bne.n	8003512 <HAL_ADC_Start+0x5e>
 8003506:	4b41      	ldr	r3, [pc, #260]	@ (800360c <HAL_ADC_Start+0x158>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d115      	bne.n	800353e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003516:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003528:	2b00      	cmp	r3, #0
 800352a:	d026      	beq.n	800357a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003530:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003534:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800353c:	e01d      	b.n	800357a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003542:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a2f      	ldr	r2, [pc, #188]	@ (800360c <HAL_ADC_Start+0x158>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d004      	beq.n	800355e <HAL_ADC_Start+0xaa>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a2b      	ldr	r2, [pc, #172]	@ (8003608 <HAL_ADC_Start+0x154>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d10d      	bne.n	800357a <HAL_ADC_Start+0xc6>
 800355e:	4b2b      	ldr	r3, [pc, #172]	@ (800360c <HAL_ADC_Start+0x158>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003566:	2b00      	cmp	r3, #0
 8003568:	d007      	beq.n	800357a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003572:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d006      	beq.n	8003594 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358a:	f023 0206 	bic.w	r2, r3, #6
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003592:	e002      	b.n	800359a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f06f 0202 	mvn.w	r2, #2
 80035aa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80035b6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80035ba:	d113      	bne.n	80035e4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80035c0:	4a11      	ldr	r2, [pc, #68]	@ (8003608 <HAL_ADC_Start+0x154>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d105      	bne.n	80035d2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80035c6:	4b11      	ldr	r3, [pc, #68]	@ (800360c <HAL_ADC_Start+0x158>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d108      	bne.n	80035e4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689a      	ldr	r2, [r3, #8]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80035e0:	609a      	str	r2, [r3, #8]
 80035e2:	e00c      	b.n	80035fe <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80035f2:	609a      	str	r2, [r3, #8]
 80035f4:	e003      	b.n	80035fe <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	40012800 	.word	0x40012800
 800360c:	40012400 	.word	0x40012400

08003610 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003610:	b590      	push	{r4, r7, lr}
 8003612:	b087      	sub	sp, #28
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800361a:	2300      	movs	r3, #0
 800361c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003622:	2300      	movs	r3, #0
 8003624:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003626:	f7ff fe63 	bl	80032f0 <HAL_GetTick>
 800362a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00b      	beq.n	8003652 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363e:	f043 0220 	orr.w	r2, r3, #32
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e0d3      	b.n	80037fa <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365c:	2b00      	cmp	r3, #0
 800365e:	d131      	bne.n	80036c4 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003666:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800366a:	2b00      	cmp	r3, #0
 800366c:	d12a      	bne.n	80036c4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800366e:	e021      	b.n	80036b4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003676:	d01d      	beq.n	80036b4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d007      	beq.n	800368e <HAL_ADC_PollForConversion+0x7e>
 800367e:	f7ff fe37 	bl	80032f0 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	683a      	ldr	r2, [r7, #0]
 800368a:	429a      	cmp	r2, r3
 800368c:	d212      	bcs.n	80036b4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10b      	bne.n	80036b4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a0:	f043 0204 	orr.w	r2, r3, #4
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e0a2      	b.n	80037fa <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d0d6      	beq.n	8003670 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80036c2:	e070      	b.n	80037a6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80036c4:	4b4f      	ldr	r3, [pc, #316]	@ (8003804 <HAL_ADC_PollForConversion+0x1f4>)
 80036c6:	681c      	ldr	r4, [r3, #0]
 80036c8:	2002      	movs	r0, #2
 80036ca:	f002 fe77 	bl	80063bc <HAL_RCCEx_GetPeriphCLKFreq>
 80036ce:	4603      	mov	r3, r0
 80036d0:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6919      	ldr	r1, [r3, #16]
 80036da:	4b4b      	ldr	r3, [pc, #300]	@ (8003808 <HAL_ADC_PollForConversion+0x1f8>)
 80036dc:	400b      	ands	r3, r1
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d118      	bne.n	8003714 <HAL_ADC_PollForConversion+0x104>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68d9      	ldr	r1, [r3, #12]
 80036e8:	4b48      	ldr	r3, [pc, #288]	@ (800380c <HAL_ADC_PollForConversion+0x1fc>)
 80036ea:	400b      	ands	r3, r1
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d111      	bne.n	8003714 <HAL_ADC_PollForConversion+0x104>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6919      	ldr	r1, [r3, #16]
 80036f6:	4b46      	ldr	r3, [pc, #280]	@ (8003810 <HAL_ADC_PollForConversion+0x200>)
 80036f8:	400b      	ands	r3, r1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d108      	bne.n	8003710 <HAL_ADC_PollForConversion+0x100>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68d9      	ldr	r1, [r3, #12]
 8003704:	4b43      	ldr	r3, [pc, #268]	@ (8003814 <HAL_ADC_PollForConversion+0x204>)
 8003706:	400b      	ands	r3, r1
 8003708:	2b00      	cmp	r3, #0
 800370a:	d101      	bne.n	8003710 <HAL_ADC_PollForConversion+0x100>
 800370c:	2314      	movs	r3, #20
 800370e:	e020      	b.n	8003752 <HAL_ADC_PollForConversion+0x142>
 8003710:	2329      	movs	r3, #41	@ 0x29
 8003712:	e01e      	b.n	8003752 <HAL_ADC_PollForConversion+0x142>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6919      	ldr	r1, [r3, #16]
 800371a:	4b3d      	ldr	r3, [pc, #244]	@ (8003810 <HAL_ADC_PollForConversion+0x200>)
 800371c:	400b      	ands	r3, r1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d106      	bne.n	8003730 <HAL_ADC_PollForConversion+0x120>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68d9      	ldr	r1, [r3, #12]
 8003728:	4b3a      	ldr	r3, [pc, #232]	@ (8003814 <HAL_ADC_PollForConversion+0x204>)
 800372a:	400b      	ands	r3, r1
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00d      	beq.n	800374c <HAL_ADC_PollForConversion+0x13c>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6919      	ldr	r1, [r3, #16]
 8003736:	4b38      	ldr	r3, [pc, #224]	@ (8003818 <HAL_ADC_PollForConversion+0x208>)
 8003738:	400b      	ands	r3, r1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d108      	bne.n	8003750 <HAL_ADC_PollForConversion+0x140>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68d9      	ldr	r1, [r3, #12]
 8003744:	4b34      	ldr	r3, [pc, #208]	@ (8003818 <HAL_ADC_PollForConversion+0x208>)
 8003746:	400b      	ands	r3, r1
 8003748:	2b00      	cmp	r3, #0
 800374a:	d101      	bne.n	8003750 <HAL_ADC_PollForConversion+0x140>
 800374c:	2354      	movs	r3, #84	@ 0x54
 800374e:	e000      	b.n	8003752 <HAL_ADC_PollForConversion+0x142>
 8003750:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003752:	fb02 f303 	mul.w	r3, r2, r3
 8003756:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003758:	e021      	b.n	800379e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003760:	d01a      	beq.n	8003798 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d007      	beq.n	8003778 <HAL_ADC_PollForConversion+0x168>
 8003768:	f7ff fdc2 	bl	80032f0 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	429a      	cmp	r2, r3
 8003776:	d20f      	bcs.n	8003798 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	429a      	cmp	r2, r3
 800377e:	d90b      	bls.n	8003798 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003784:	f043 0204 	orr.w	r2, r3, #4
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e030      	b.n	80037fa <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	3301      	adds	r3, #1
 800379c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d8d9      	bhi.n	800375a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f06f 0212 	mvn.w	r2, #18
 80037ae:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80037c6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80037ca:	d115      	bne.n	80037f8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d111      	bne.n	80037f8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d105      	bne.n	80037f8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f0:	f043 0201 	orr.w	r2, r3, #1
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	371c      	adds	r7, #28
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd90      	pop	{r4, r7, pc}
 8003802:	bf00      	nop
 8003804:	200000a8 	.word	0x200000a8
 8003808:	24924924 	.word	0x24924924
 800380c:	00924924 	.word	0x00924924
 8003810:	12492492 	.word	0x12492492
 8003814:	00492492 	.word	0x00492492
 8003818:	00249249 	.word	0x00249249

0800381c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800382a:	4618      	mov	r0, r3
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	bc80      	pop	{r7}
 8003832:	4770      	bx	lr

08003834 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800383e:	2300      	movs	r3, #0
 8003840:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003842:	2300      	movs	r3, #0
 8003844:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x20>
 8003850:	2302      	movs	r3, #2
 8003852:	e0dc      	b.n	8003a0e <HAL_ADC_ConfigChannel+0x1da>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	2b06      	cmp	r3, #6
 8003862:	d81c      	bhi.n	800389e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	4613      	mov	r3, r2
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	4413      	add	r3, r2
 8003874:	3b05      	subs	r3, #5
 8003876:	221f      	movs	r2, #31
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	4019      	ands	r1, r3
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	6818      	ldr	r0, [r3, #0]
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685a      	ldr	r2, [r3, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	3b05      	subs	r3, #5
 8003890:	fa00 f203 	lsl.w	r2, r0, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	430a      	orrs	r2, r1
 800389a:	635a      	str	r2, [r3, #52]	@ 0x34
 800389c:	e03c      	b.n	8003918 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	2b0c      	cmp	r3, #12
 80038a4:	d81c      	bhi.n	80038e0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685a      	ldr	r2, [r3, #4]
 80038b0:	4613      	mov	r3, r2
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	4413      	add	r3, r2
 80038b6:	3b23      	subs	r3, #35	@ 0x23
 80038b8:	221f      	movs	r2, #31
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	43db      	mvns	r3, r3
 80038c0:	4019      	ands	r1, r3
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	6818      	ldr	r0, [r3, #0]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	3b23      	subs	r3, #35	@ 0x23
 80038d2:	fa00 f203 	lsl.w	r2, r0, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80038de:	e01b      	b.n	8003918 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	685a      	ldr	r2, [r3, #4]
 80038ea:	4613      	mov	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4413      	add	r3, r2
 80038f0:	3b41      	subs	r3, #65	@ 0x41
 80038f2:	221f      	movs	r2, #31
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	43db      	mvns	r3, r3
 80038fa:	4019      	ands	r1, r3
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	6818      	ldr	r0, [r3, #0]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	3b41      	subs	r3, #65	@ 0x41
 800390c:	fa00 f203 	lsl.w	r2, r0, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	430a      	orrs	r2, r1
 8003916:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b09      	cmp	r3, #9
 800391e:	d91c      	bls.n	800395a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68d9      	ldr	r1, [r3, #12]
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	4613      	mov	r3, r2
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	4413      	add	r3, r2
 8003930:	3b1e      	subs	r3, #30
 8003932:	2207      	movs	r2, #7
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	43db      	mvns	r3, r3
 800393a:	4019      	ands	r1, r3
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	6898      	ldr	r0, [r3, #8]
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	4613      	mov	r3, r2
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	4413      	add	r3, r2
 800394a:	3b1e      	subs	r3, #30
 800394c:	fa00 f203 	lsl.w	r2, r0, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	430a      	orrs	r2, r1
 8003956:	60da      	str	r2, [r3, #12]
 8003958:	e019      	b.n	800398e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	6919      	ldr	r1, [r3, #16]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	4613      	mov	r3, r2
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	4413      	add	r3, r2
 800396a:	2207      	movs	r2, #7
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	43db      	mvns	r3, r3
 8003972:	4019      	ands	r1, r3
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	6898      	ldr	r0, [r3, #8]
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	4613      	mov	r3, r2
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	4413      	add	r3, r2
 8003982:	fa00 f203 	lsl.w	r2, r0, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b10      	cmp	r3, #16
 8003994:	d003      	beq.n	800399e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800399a:	2b11      	cmp	r3, #17
 800399c:	d132      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003a18 <HAL_ADC_ConfigChannel+0x1e4>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d125      	bne.n	80039f4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d126      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80039c4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2b10      	cmp	r3, #16
 80039cc:	d11a      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039ce:	4b13      	ldr	r3, [pc, #76]	@ (8003a1c <HAL_ADC_ConfigChannel+0x1e8>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a13      	ldr	r2, [pc, #76]	@ (8003a20 <HAL_ADC_ConfigChannel+0x1ec>)
 80039d4:	fba2 2303 	umull	r2, r3, r2, r3
 80039d8:	0c9a      	lsrs	r2, r3, #18
 80039da:	4613      	mov	r3, r2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	4413      	add	r3, r2
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80039e4:	e002      	b.n	80039ec <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	3b01      	subs	r3, #1
 80039ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f9      	bne.n	80039e6 <HAL_ADC_ConfigChannel+0x1b2>
 80039f2:	e007      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	f043 0220 	orr.w	r2, r3, #32
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3714      	adds	r7, #20
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bc80      	pop	{r7}
 8003a16:	4770      	bx	lr
 8003a18:	40012400 	.word	0x40012400
 8003a1c:	200000a8 	.word	0x200000a8
 8003a20:	431bde83 	.word	0x431bde83

08003a24 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d040      	beq.n	8003ac4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f042 0201 	orr.w	r2, r2, #1
 8003a50:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a52:	4b1f      	ldr	r3, [pc, #124]	@ (8003ad0 <ADC_Enable+0xac>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a1f      	ldr	r2, [pc, #124]	@ (8003ad4 <ADC_Enable+0xb0>)
 8003a58:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5c:	0c9b      	lsrs	r3, r3, #18
 8003a5e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003a60:	e002      	b.n	8003a68 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1f9      	bne.n	8003a62 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a6e:	f7ff fc3f 	bl	80032f0 <HAL_GetTick>
 8003a72:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003a74:	e01f      	b.n	8003ab6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a76:	f7ff fc3b 	bl	80032f0 <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d918      	bls.n	8003ab6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d011      	beq.n	8003ab6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a96:	f043 0210 	orr.w	r2, r3, #16
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa2:	f043 0201 	orr.w	r2, r3, #1
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e007      	b.n	8003ac6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d1d8      	bne.n	8003a76 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	200000a8 	.word	0x200000a8
 8003ad4:	431bde83 	.word	0x431bde83

08003ad8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d12e      	bne.n	8003b50 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689a      	ldr	r2, [r3, #8]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 0201 	bic.w	r2, r2, #1
 8003b00:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b02:	f7ff fbf5 	bl	80032f0 <HAL_GetTick>
 8003b06:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b08:	e01b      	b.n	8003b42 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b0a:	f7ff fbf1 	bl	80032f0 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d914      	bls.n	8003b42 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d10d      	bne.n	8003b42 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b2a:	f043 0210 	orr.w	r2, r3, #16
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b36:	f043 0201 	orr.w	r2, r3, #1
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e007      	b.n	8003b52 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d0dc      	beq.n	8003b0a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
	...

08003b5c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003b5c:	b590      	push	{r4, r7, lr}
 8003b5e:	b087      	sub	sp, #28
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b64:	2300      	movs	r3, #0
 8003b66:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d101      	bne.n	8003b7a <HAL_ADCEx_Calibration_Start+0x1e>
 8003b76:	2302      	movs	r3, #2
 8003b78:	e097      	b.n	8003caa <HAL_ADCEx_Calibration_Start+0x14e>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f7ff ffa8 	bl	8003ad8 <ADC_ConversionStop_Disable>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f7ff ff49 	bl	8003a24 <ADC_Enable>
 8003b92:	4603      	mov	r3, r0
 8003b94:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003b96:	7dfb      	ldrb	r3, [r7, #23]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f040 8081 	bne.w	8003ca0 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003ba6:	f023 0302 	bic.w	r3, r3, #2
 8003baa:	f043 0202 	orr.w	r2, r3, #2
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003bb2:	4b40      	ldr	r3, [pc, #256]	@ (8003cb4 <HAL_ADCEx_Calibration_Start+0x158>)
 8003bb4:	681c      	ldr	r4, [r3, #0]
 8003bb6:	2002      	movs	r0, #2
 8003bb8:	f002 fc00 	bl	80063bc <HAL_RCCEx_GetPeriphCLKFreq>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003bc2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003bc4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003bc6:	e002      	b.n	8003bce <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1f9      	bne.n	8003bc8 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689a      	ldr	r2, [r3, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f042 0208 	orr.w	r2, r2, #8
 8003be2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003be4:	f7ff fb84 	bl	80032f0 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003bea:	e01b      	b.n	8003c24 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003bec:	f7ff fb80 	bl	80032f0 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b0a      	cmp	r3, #10
 8003bf8:	d914      	bls.n	8003c24 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00d      	beq.n	8003c24 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0c:	f023 0312 	bic.w	r3, r3, #18
 8003c10:	f043 0210 	orr.w	r2, r3, #16
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e042      	b.n	8003caa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 0308 	and.w	r3, r3, #8
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1dc      	bne.n	8003bec <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f042 0204 	orr.w	r2, r2, #4
 8003c40:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003c42:	f7ff fb55 	bl	80032f0 <HAL_GetTick>
 8003c46:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003c48:	e01b      	b.n	8003c82 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003c4a:	f7ff fb51 	bl	80032f0 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	2b0a      	cmp	r3, #10
 8003c56:	d914      	bls.n	8003c82 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 0304 	and.w	r3, r3, #4
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00d      	beq.n	8003c82 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6a:	f023 0312 	bic.w	r3, r3, #18
 8003c6e:	f043 0210 	orr.w	r2, r3, #16
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e013      	b.n	8003caa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1dc      	bne.n	8003c4a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c94:	f023 0303 	bic.w	r3, r3, #3
 8003c98:	f043 0201 	orr.w	r2, r3, #1
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003ca8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	371c      	adds	r7, #28
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd90      	pop	{r4, r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	200000a8 	.word	0x200000a8

08003cb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b085      	sub	sp, #20
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f003 0307 	and.w	r3, r3, #7
 8003cc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8003cfc <__NVIC_SetPriorityGrouping+0x44>)
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ce0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ce4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ce8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cea:	4a04      	ldr	r2, [pc, #16]	@ (8003cfc <__NVIC_SetPriorityGrouping+0x44>)
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	60d3      	str	r3, [r2, #12]
}
 8003cf0:	bf00      	nop
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bc80      	pop	{r7}
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	e000ed00 	.word	0xe000ed00

08003d00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d04:	4b04      	ldr	r3, [pc, #16]	@ (8003d18 <__NVIC_GetPriorityGrouping+0x18>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	0a1b      	lsrs	r3, r3, #8
 8003d0a:	f003 0307 	and.w	r3, r3, #7
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bc80      	pop	{r7}
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	e000ed00 	.word	0xe000ed00

08003d1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	4603      	mov	r3, r0
 8003d24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	db0b      	blt.n	8003d46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d2e:	79fb      	ldrb	r3, [r7, #7]
 8003d30:	f003 021f 	and.w	r2, r3, #31
 8003d34:	4906      	ldr	r1, [pc, #24]	@ (8003d50 <__NVIC_EnableIRQ+0x34>)
 8003d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3a:	095b      	lsrs	r3, r3, #5
 8003d3c:	2001      	movs	r0, #1
 8003d3e:	fa00 f202 	lsl.w	r2, r0, r2
 8003d42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d46:	bf00      	nop
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bc80      	pop	{r7}
 8003d4e:	4770      	bx	lr
 8003d50:	e000e100 	.word	0xe000e100

08003d54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	6039      	str	r1, [r7, #0]
 8003d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	db0a      	blt.n	8003d7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	b2da      	uxtb	r2, r3
 8003d6c:	490c      	ldr	r1, [pc, #48]	@ (8003da0 <__NVIC_SetPriority+0x4c>)
 8003d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d72:	0112      	lsls	r2, r2, #4
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	440b      	add	r3, r1
 8003d78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d7c:	e00a      	b.n	8003d94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	b2da      	uxtb	r2, r3
 8003d82:	4908      	ldr	r1, [pc, #32]	@ (8003da4 <__NVIC_SetPriority+0x50>)
 8003d84:	79fb      	ldrb	r3, [r7, #7]
 8003d86:	f003 030f 	and.w	r3, r3, #15
 8003d8a:	3b04      	subs	r3, #4
 8003d8c:	0112      	lsls	r2, r2, #4
 8003d8e:	b2d2      	uxtb	r2, r2
 8003d90:	440b      	add	r3, r1
 8003d92:	761a      	strb	r2, [r3, #24]
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bc80      	pop	{r7}
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	e000e100 	.word	0xe000e100
 8003da4:	e000ed00 	.word	0xe000ed00

08003da8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b089      	sub	sp, #36	@ 0x24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f003 0307 	and.w	r3, r3, #7
 8003dba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	f1c3 0307 	rsb	r3, r3, #7
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	bf28      	it	cs
 8003dc6:	2304      	movcs	r3, #4
 8003dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	3304      	adds	r3, #4
 8003dce:	2b06      	cmp	r3, #6
 8003dd0:	d902      	bls.n	8003dd8 <NVIC_EncodePriority+0x30>
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	3b03      	subs	r3, #3
 8003dd6:	e000      	b.n	8003dda <NVIC_EncodePriority+0x32>
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	fa02 f303 	lsl.w	r3, r2, r3
 8003de6:	43da      	mvns	r2, r3
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	401a      	ands	r2, r3
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003df0:	f04f 31ff 	mov.w	r1, #4294967295
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfa:	43d9      	mvns	r1, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e00:	4313      	orrs	r3, r2
         );
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3724      	adds	r7, #36	@ 0x24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bc80      	pop	{r7}
 8003e0a:	4770      	bx	lr

08003e0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3b01      	subs	r3, #1
 8003e18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e1c:	d301      	bcc.n	8003e22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e00f      	b.n	8003e42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e22:	4a0a      	ldr	r2, [pc, #40]	@ (8003e4c <SysTick_Config+0x40>)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3b01      	subs	r3, #1
 8003e28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e2a:	210f      	movs	r1, #15
 8003e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e30:	f7ff ff90 	bl	8003d54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e34:	4b05      	ldr	r3, [pc, #20]	@ (8003e4c <SysTick_Config+0x40>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e3a:	4b04      	ldr	r3, [pc, #16]	@ (8003e4c <SysTick_Config+0x40>)
 8003e3c:	2207      	movs	r2, #7
 8003e3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	e000e010 	.word	0xe000e010

08003e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff ff2d 	bl	8003cb8 <__NVIC_SetPriorityGrouping>
}
 8003e5e:	bf00      	nop
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b086      	sub	sp, #24
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	607a      	str	r2, [r7, #4]
 8003e72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e78:	f7ff ff42 	bl	8003d00 <__NVIC_GetPriorityGrouping>
 8003e7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	68b9      	ldr	r1, [r7, #8]
 8003e82:	6978      	ldr	r0, [r7, #20]
 8003e84:	f7ff ff90 	bl	8003da8 <NVIC_EncodePriority>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e8e:	4611      	mov	r1, r2
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff ff5f 	bl	8003d54 <__NVIC_SetPriority>
}
 8003e96:	bf00      	nop
 8003e98:	3718      	adds	r7, #24
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7ff ff35 	bl	8003d1c <__NVIC_EnableIRQ>
}
 8003eb2:	bf00      	nop
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b082      	sub	sp, #8
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff ffa2 	bl	8003e0c <SysTick_Config>
 8003ec8:	4603      	mov	r3, r0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
	...

08003ed4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b085      	sub	sp, #20
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e043      	b.n	8003f72 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	461a      	mov	r2, r3
 8003ef0:	4b22      	ldr	r3, [pc, #136]	@ (8003f7c <HAL_DMA_Init+0xa8>)
 8003ef2:	4413      	add	r3, r2
 8003ef4:	4a22      	ldr	r2, [pc, #136]	@ (8003f80 <HAL_DMA_Init+0xac>)
 8003ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8003efa:	091b      	lsrs	r3, r3, #4
 8003efc:	009a      	lsls	r2, r3, #2
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a1f      	ldr	r2, [pc, #124]	@ (8003f84 <HAL_DMA_Init+0xb0>)
 8003f06:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f1e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003f22:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	69db      	ldr	r3, [r3, #28]
 8003f4a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr
 8003f7c:	bffdfff8 	.word	0xbffdfff8
 8003f80:	cccccccd 	.word	0xcccccccd
 8003f84:	40020000 	.word	0x40020000

08003f88 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f90:	2300      	movs	r3, #0
 8003f92:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d008      	beq.n	8003fb2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2204      	movs	r2, #4
 8003fa4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e020      	b.n	8003ff4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 020e 	bic.w	r2, r2, #14
 8003fc0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 0201 	bic.w	r2, r2, #1
 8003fd0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fda:	2101      	movs	r1, #1
 8003fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8003fe0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3714      	adds	r7, #20
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bc80      	pop	{r7}
 8003ffc:	4770      	bx	lr
	...

08004000 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004008:	2300      	movs	r3, #0
 800400a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d005      	beq.n	8004024 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2204      	movs	r2, #4
 800401c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	73fb      	strb	r3, [r7, #15]
 8004022:	e051      	b.n	80040c8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 020e 	bic.w	r2, r2, #14
 8004032:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f022 0201 	bic.w	r2, r2, #1
 8004042:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a22      	ldr	r2, [pc, #136]	@ (80040d4 <HAL_DMA_Abort_IT+0xd4>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d029      	beq.n	80040a2 <HAL_DMA_Abort_IT+0xa2>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a21      	ldr	r2, [pc, #132]	@ (80040d8 <HAL_DMA_Abort_IT+0xd8>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d022      	beq.n	800409e <HAL_DMA_Abort_IT+0x9e>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a1f      	ldr	r2, [pc, #124]	@ (80040dc <HAL_DMA_Abort_IT+0xdc>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d01a      	beq.n	8004098 <HAL_DMA_Abort_IT+0x98>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a1e      	ldr	r2, [pc, #120]	@ (80040e0 <HAL_DMA_Abort_IT+0xe0>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d012      	beq.n	8004092 <HAL_DMA_Abort_IT+0x92>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a1c      	ldr	r2, [pc, #112]	@ (80040e4 <HAL_DMA_Abort_IT+0xe4>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d00a      	beq.n	800408c <HAL_DMA_Abort_IT+0x8c>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1b      	ldr	r2, [pc, #108]	@ (80040e8 <HAL_DMA_Abort_IT+0xe8>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d102      	bne.n	8004086 <HAL_DMA_Abort_IT+0x86>
 8004080:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004084:	e00e      	b.n	80040a4 <HAL_DMA_Abort_IT+0xa4>
 8004086:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800408a:	e00b      	b.n	80040a4 <HAL_DMA_Abort_IT+0xa4>
 800408c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004090:	e008      	b.n	80040a4 <HAL_DMA_Abort_IT+0xa4>
 8004092:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004096:	e005      	b.n	80040a4 <HAL_DMA_Abort_IT+0xa4>
 8004098:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800409c:	e002      	b.n	80040a4 <HAL_DMA_Abort_IT+0xa4>
 800409e:	2310      	movs	r3, #16
 80040a0:	e000      	b.n	80040a4 <HAL_DMA_Abort_IT+0xa4>
 80040a2:	2301      	movs	r3, #1
 80040a4:	4a11      	ldr	r2, [pc, #68]	@ (80040ec <HAL_DMA_Abort_IT+0xec>)
 80040a6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d003      	beq.n	80040c8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	4798      	blx	r3
    } 
  }
  return status;
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	40020008 	.word	0x40020008
 80040d8:	4002001c 	.word	0x4002001c
 80040dc:	40020030 	.word	0x40020030
 80040e0:	40020044 	.word	0x40020044
 80040e4:	40020058 	.word	0x40020058
 80040e8:	4002006c 	.word	0x4002006c
 80040ec:	40020000 	.word	0x40020000

080040f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410c:	2204      	movs	r2, #4
 800410e:	409a      	lsls	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	4013      	ands	r3, r2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d04f      	beq.n	80041b8 <HAL_DMA_IRQHandler+0xc8>
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	f003 0304 	and.w	r3, r3, #4
 800411e:	2b00      	cmp	r3, #0
 8004120:	d04a      	beq.n	80041b8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0320 	and.w	r3, r3, #32
 800412c:	2b00      	cmp	r3, #0
 800412e:	d107      	bne.n	8004140 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0204 	bic.w	r2, r2, #4
 800413e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a66      	ldr	r2, [pc, #408]	@ (80042e0 <HAL_DMA_IRQHandler+0x1f0>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d029      	beq.n	800419e <HAL_DMA_IRQHandler+0xae>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a65      	ldr	r2, [pc, #404]	@ (80042e4 <HAL_DMA_IRQHandler+0x1f4>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d022      	beq.n	800419a <HAL_DMA_IRQHandler+0xaa>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a63      	ldr	r2, [pc, #396]	@ (80042e8 <HAL_DMA_IRQHandler+0x1f8>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d01a      	beq.n	8004194 <HAL_DMA_IRQHandler+0xa4>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a62      	ldr	r2, [pc, #392]	@ (80042ec <HAL_DMA_IRQHandler+0x1fc>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d012      	beq.n	800418e <HAL_DMA_IRQHandler+0x9e>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a60      	ldr	r2, [pc, #384]	@ (80042f0 <HAL_DMA_IRQHandler+0x200>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d00a      	beq.n	8004188 <HAL_DMA_IRQHandler+0x98>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a5f      	ldr	r2, [pc, #380]	@ (80042f4 <HAL_DMA_IRQHandler+0x204>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d102      	bne.n	8004182 <HAL_DMA_IRQHandler+0x92>
 800417c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004180:	e00e      	b.n	80041a0 <HAL_DMA_IRQHandler+0xb0>
 8004182:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004186:	e00b      	b.n	80041a0 <HAL_DMA_IRQHandler+0xb0>
 8004188:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800418c:	e008      	b.n	80041a0 <HAL_DMA_IRQHandler+0xb0>
 800418e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004192:	e005      	b.n	80041a0 <HAL_DMA_IRQHandler+0xb0>
 8004194:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004198:	e002      	b.n	80041a0 <HAL_DMA_IRQHandler+0xb0>
 800419a:	2340      	movs	r3, #64	@ 0x40
 800419c:	e000      	b.n	80041a0 <HAL_DMA_IRQHandler+0xb0>
 800419e:	2304      	movs	r3, #4
 80041a0:	4a55      	ldr	r2, [pc, #340]	@ (80042f8 <HAL_DMA_IRQHandler+0x208>)
 80041a2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 8094 	beq.w	80042d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80041b6:	e08e      	b.n	80042d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041bc:	2202      	movs	r2, #2
 80041be:	409a      	lsls	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	4013      	ands	r3, r2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d056      	beq.n	8004276 <HAL_DMA_IRQHandler+0x186>
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d051      	beq.n	8004276 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0320 	and.w	r3, r3, #32
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d10b      	bne.n	80041f8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 020a 	bic.w	r2, r2, #10
 80041ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a38      	ldr	r2, [pc, #224]	@ (80042e0 <HAL_DMA_IRQHandler+0x1f0>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d029      	beq.n	8004256 <HAL_DMA_IRQHandler+0x166>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a37      	ldr	r2, [pc, #220]	@ (80042e4 <HAL_DMA_IRQHandler+0x1f4>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d022      	beq.n	8004252 <HAL_DMA_IRQHandler+0x162>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a35      	ldr	r2, [pc, #212]	@ (80042e8 <HAL_DMA_IRQHandler+0x1f8>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d01a      	beq.n	800424c <HAL_DMA_IRQHandler+0x15c>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a34      	ldr	r2, [pc, #208]	@ (80042ec <HAL_DMA_IRQHandler+0x1fc>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d012      	beq.n	8004246 <HAL_DMA_IRQHandler+0x156>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a32      	ldr	r2, [pc, #200]	@ (80042f0 <HAL_DMA_IRQHandler+0x200>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d00a      	beq.n	8004240 <HAL_DMA_IRQHandler+0x150>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a31      	ldr	r2, [pc, #196]	@ (80042f4 <HAL_DMA_IRQHandler+0x204>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d102      	bne.n	800423a <HAL_DMA_IRQHandler+0x14a>
 8004234:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004238:	e00e      	b.n	8004258 <HAL_DMA_IRQHandler+0x168>
 800423a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800423e:	e00b      	b.n	8004258 <HAL_DMA_IRQHandler+0x168>
 8004240:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004244:	e008      	b.n	8004258 <HAL_DMA_IRQHandler+0x168>
 8004246:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800424a:	e005      	b.n	8004258 <HAL_DMA_IRQHandler+0x168>
 800424c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004250:	e002      	b.n	8004258 <HAL_DMA_IRQHandler+0x168>
 8004252:	2320      	movs	r3, #32
 8004254:	e000      	b.n	8004258 <HAL_DMA_IRQHandler+0x168>
 8004256:	2302      	movs	r3, #2
 8004258:	4a27      	ldr	r2, [pc, #156]	@ (80042f8 <HAL_DMA_IRQHandler+0x208>)
 800425a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004268:	2b00      	cmp	r3, #0
 800426a:	d034      	beq.n	80042d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004274:	e02f      	b.n	80042d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427a:	2208      	movs	r2, #8
 800427c:	409a      	lsls	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4013      	ands	r3, r2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d028      	beq.n	80042d8 <HAL_DMA_IRQHandler+0x1e8>
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	f003 0308 	and.w	r3, r3, #8
 800428c:	2b00      	cmp	r3, #0
 800428e:	d023      	beq.n	80042d8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f022 020e 	bic.w	r2, r2, #14
 800429e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a8:	2101      	movs	r1, #1
 80042aa:	fa01 f202 	lsl.w	r2, r1, r2
 80042ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d004      	beq.n	80042d8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	4798      	blx	r3
    }
  }
  return;
 80042d6:	bf00      	nop
 80042d8:	bf00      	nop
}
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	40020008 	.word	0x40020008
 80042e4:	4002001c 	.word	0x4002001c
 80042e8:	40020030 	.word	0x40020030
 80042ec:	40020044 	.word	0x40020044
 80042f0:	40020058 	.word	0x40020058
 80042f4:	4002006c 	.word	0x4002006c
 80042f8:	40020000 	.word	0x40020000

080042fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b08b      	sub	sp, #44	@ 0x2c
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004306:	2300      	movs	r3, #0
 8004308:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800430a:	2300      	movs	r3, #0
 800430c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800430e:	e169      	b.n	80045e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004310:	2201      	movs	r2, #1
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	fa02 f303 	lsl.w	r3, r2, r3
 8004318:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	69fa      	ldr	r2, [r7, #28]
 8004320:	4013      	ands	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004324:	69ba      	ldr	r2, [r7, #24]
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	429a      	cmp	r2, r3
 800432a:	f040 8158 	bne.w	80045de <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	4a9a      	ldr	r2, [pc, #616]	@ (800459c <HAL_GPIO_Init+0x2a0>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d05e      	beq.n	80043f6 <HAL_GPIO_Init+0xfa>
 8004338:	4a98      	ldr	r2, [pc, #608]	@ (800459c <HAL_GPIO_Init+0x2a0>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d875      	bhi.n	800442a <HAL_GPIO_Init+0x12e>
 800433e:	4a98      	ldr	r2, [pc, #608]	@ (80045a0 <HAL_GPIO_Init+0x2a4>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d058      	beq.n	80043f6 <HAL_GPIO_Init+0xfa>
 8004344:	4a96      	ldr	r2, [pc, #600]	@ (80045a0 <HAL_GPIO_Init+0x2a4>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d86f      	bhi.n	800442a <HAL_GPIO_Init+0x12e>
 800434a:	4a96      	ldr	r2, [pc, #600]	@ (80045a4 <HAL_GPIO_Init+0x2a8>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d052      	beq.n	80043f6 <HAL_GPIO_Init+0xfa>
 8004350:	4a94      	ldr	r2, [pc, #592]	@ (80045a4 <HAL_GPIO_Init+0x2a8>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d869      	bhi.n	800442a <HAL_GPIO_Init+0x12e>
 8004356:	4a94      	ldr	r2, [pc, #592]	@ (80045a8 <HAL_GPIO_Init+0x2ac>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d04c      	beq.n	80043f6 <HAL_GPIO_Init+0xfa>
 800435c:	4a92      	ldr	r2, [pc, #584]	@ (80045a8 <HAL_GPIO_Init+0x2ac>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d863      	bhi.n	800442a <HAL_GPIO_Init+0x12e>
 8004362:	4a92      	ldr	r2, [pc, #584]	@ (80045ac <HAL_GPIO_Init+0x2b0>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d046      	beq.n	80043f6 <HAL_GPIO_Init+0xfa>
 8004368:	4a90      	ldr	r2, [pc, #576]	@ (80045ac <HAL_GPIO_Init+0x2b0>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d85d      	bhi.n	800442a <HAL_GPIO_Init+0x12e>
 800436e:	2b12      	cmp	r3, #18
 8004370:	d82a      	bhi.n	80043c8 <HAL_GPIO_Init+0xcc>
 8004372:	2b12      	cmp	r3, #18
 8004374:	d859      	bhi.n	800442a <HAL_GPIO_Init+0x12e>
 8004376:	a201      	add	r2, pc, #4	@ (adr r2, 800437c <HAL_GPIO_Init+0x80>)
 8004378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800437c:	080043f7 	.word	0x080043f7
 8004380:	080043d1 	.word	0x080043d1
 8004384:	080043e3 	.word	0x080043e3
 8004388:	08004425 	.word	0x08004425
 800438c:	0800442b 	.word	0x0800442b
 8004390:	0800442b 	.word	0x0800442b
 8004394:	0800442b 	.word	0x0800442b
 8004398:	0800442b 	.word	0x0800442b
 800439c:	0800442b 	.word	0x0800442b
 80043a0:	0800442b 	.word	0x0800442b
 80043a4:	0800442b 	.word	0x0800442b
 80043a8:	0800442b 	.word	0x0800442b
 80043ac:	0800442b 	.word	0x0800442b
 80043b0:	0800442b 	.word	0x0800442b
 80043b4:	0800442b 	.word	0x0800442b
 80043b8:	0800442b 	.word	0x0800442b
 80043bc:	0800442b 	.word	0x0800442b
 80043c0:	080043d9 	.word	0x080043d9
 80043c4:	080043ed 	.word	0x080043ed
 80043c8:	4a79      	ldr	r2, [pc, #484]	@ (80045b0 <HAL_GPIO_Init+0x2b4>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d013      	beq.n	80043f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80043ce:	e02c      	b.n	800442a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	623b      	str	r3, [r7, #32]
          break;
 80043d6:	e029      	b.n	800442c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	3304      	adds	r3, #4
 80043de:	623b      	str	r3, [r7, #32]
          break;
 80043e0:	e024      	b.n	800442c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	3308      	adds	r3, #8
 80043e8:	623b      	str	r3, [r7, #32]
          break;
 80043ea:	e01f      	b.n	800442c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	330c      	adds	r3, #12
 80043f2:	623b      	str	r3, [r7, #32]
          break;
 80043f4:	e01a      	b.n	800442c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d102      	bne.n	8004404 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80043fe:	2304      	movs	r3, #4
 8004400:	623b      	str	r3, [r7, #32]
          break;
 8004402:	e013      	b.n	800442c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d105      	bne.n	8004418 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800440c:	2308      	movs	r3, #8
 800440e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	69fa      	ldr	r2, [r7, #28]
 8004414:	611a      	str	r2, [r3, #16]
          break;
 8004416:	e009      	b.n	800442c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004418:	2308      	movs	r3, #8
 800441a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	69fa      	ldr	r2, [r7, #28]
 8004420:	615a      	str	r2, [r3, #20]
          break;
 8004422:	e003      	b.n	800442c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004424:	2300      	movs	r3, #0
 8004426:	623b      	str	r3, [r7, #32]
          break;
 8004428:	e000      	b.n	800442c <HAL_GPIO_Init+0x130>
          break;
 800442a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	2bff      	cmp	r3, #255	@ 0xff
 8004430:	d801      	bhi.n	8004436 <HAL_GPIO_Init+0x13a>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	e001      	b.n	800443a <HAL_GPIO_Init+0x13e>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	3304      	adds	r3, #4
 800443a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	2bff      	cmp	r3, #255	@ 0xff
 8004440:	d802      	bhi.n	8004448 <HAL_GPIO_Init+0x14c>
 8004442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	e002      	b.n	800444e <HAL_GPIO_Init+0x152>
 8004448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444a:	3b08      	subs	r3, #8
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	210f      	movs	r1, #15
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	fa01 f303 	lsl.w	r3, r1, r3
 800445c:	43db      	mvns	r3, r3
 800445e:	401a      	ands	r2, r3
 8004460:	6a39      	ldr	r1, [r7, #32]
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	fa01 f303 	lsl.w	r3, r1, r3
 8004468:	431a      	orrs	r2, r3
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004476:	2b00      	cmp	r3, #0
 8004478:	f000 80b1 	beq.w	80045de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800447c:	4b4d      	ldr	r3, [pc, #308]	@ (80045b4 <HAL_GPIO_Init+0x2b8>)
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	4a4c      	ldr	r2, [pc, #304]	@ (80045b4 <HAL_GPIO_Init+0x2b8>)
 8004482:	f043 0301 	orr.w	r3, r3, #1
 8004486:	6193      	str	r3, [r2, #24]
 8004488:	4b4a      	ldr	r3, [pc, #296]	@ (80045b4 <HAL_GPIO_Init+0x2b8>)
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	f003 0301 	and.w	r3, r3, #1
 8004490:	60bb      	str	r3, [r7, #8]
 8004492:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004494:	4a48      	ldr	r2, [pc, #288]	@ (80045b8 <HAL_GPIO_Init+0x2bc>)
 8004496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004498:	089b      	lsrs	r3, r3, #2
 800449a:	3302      	adds	r3, #2
 800449c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80044a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a4:	f003 0303 	and.w	r3, r3, #3
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	220f      	movs	r2, #15
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	43db      	mvns	r3, r3
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	4013      	ands	r3, r2
 80044b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a40      	ldr	r2, [pc, #256]	@ (80045bc <HAL_GPIO_Init+0x2c0>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d013      	beq.n	80044e8 <HAL_GPIO_Init+0x1ec>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a3f      	ldr	r2, [pc, #252]	@ (80045c0 <HAL_GPIO_Init+0x2c4>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d00d      	beq.n	80044e4 <HAL_GPIO_Init+0x1e8>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a3e      	ldr	r2, [pc, #248]	@ (80045c4 <HAL_GPIO_Init+0x2c8>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d007      	beq.n	80044e0 <HAL_GPIO_Init+0x1e4>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a3d      	ldr	r2, [pc, #244]	@ (80045c8 <HAL_GPIO_Init+0x2cc>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d101      	bne.n	80044dc <HAL_GPIO_Init+0x1e0>
 80044d8:	2303      	movs	r3, #3
 80044da:	e006      	b.n	80044ea <HAL_GPIO_Init+0x1ee>
 80044dc:	2304      	movs	r3, #4
 80044de:	e004      	b.n	80044ea <HAL_GPIO_Init+0x1ee>
 80044e0:	2302      	movs	r3, #2
 80044e2:	e002      	b.n	80044ea <HAL_GPIO_Init+0x1ee>
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <HAL_GPIO_Init+0x1ee>
 80044e8:	2300      	movs	r3, #0
 80044ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ec:	f002 0203 	and.w	r2, r2, #3
 80044f0:	0092      	lsls	r2, r2, #2
 80044f2:	4093      	lsls	r3, r2
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80044fa:	492f      	ldr	r1, [pc, #188]	@ (80045b8 <HAL_GPIO_Init+0x2bc>)
 80044fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fe:	089b      	lsrs	r3, r3, #2
 8004500:	3302      	adds	r3, #2
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d006      	beq.n	8004522 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004514:	4b2d      	ldr	r3, [pc, #180]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 8004516:	689a      	ldr	r2, [r3, #8]
 8004518:	492c      	ldr	r1, [pc, #176]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	4313      	orrs	r3, r2
 800451e:	608b      	str	r3, [r1, #8]
 8004520:	e006      	b.n	8004530 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004522:	4b2a      	ldr	r3, [pc, #168]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 8004524:	689a      	ldr	r2, [r3, #8]
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	43db      	mvns	r3, r3
 800452a:	4928      	ldr	r1, [pc, #160]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 800452c:	4013      	ands	r3, r2
 800452e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d006      	beq.n	800454a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800453c:	4b23      	ldr	r3, [pc, #140]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 800453e:	68da      	ldr	r2, [r3, #12]
 8004540:	4922      	ldr	r1, [pc, #136]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	4313      	orrs	r3, r2
 8004546:	60cb      	str	r3, [r1, #12]
 8004548:	e006      	b.n	8004558 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800454a:	4b20      	ldr	r3, [pc, #128]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	43db      	mvns	r3, r3
 8004552:	491e      	ldr	r1, [pc, #120]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 8004554:	4013      	ands	r3, r2
 8004556:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d006      	beq.n	8004572 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004564:	4b19      	ldr	r3, [pc, #100]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	4918      	ldr	r1, [pc, #96]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	4313      	orrs	r3, r2
 800456e:	604b      	str	r3, [r1, #4]
 8004570:	e006      	b.n	8004580 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004572:	4b16      	ldr	r3, [pc, #88]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	43db      	mvns	r3, r3
 800457a:	4914      	ldr	r1, [pc, #80]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 800457c:	4013      	ands	r3, r2
 800457e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d021      	beq.n	80045d0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800458c:	4b0f      	ldr	r3, [pc, #60]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	490e      	ldr	r1, [pc, #56]	@ (80045cc <HAL_GPIO_Init+0x2d0>)
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	4313      	orrs	r3, r2
 8004596:	600b      	str	r3, [r1, #0]
 8004598:	e021      	b.n	80045de <HAL_GPIO_Init+0x2e2>
 800459a:	bf00      	nop
 800459c:	10320000 	.word	0x10320000
 80045a0:	10310000 	.word	0x10310000
 80045a4:	10220000 	.word	0x10220000
 80045a8:	10210000 	.word	0x10210000
 80045ac:	10120000 	.word	0x10120000
 80045b0:	10110000 	.word	0x10110000
 80045b4:	40021000 	.word	0x40021000
 80045b8:	40010000 	.word	0x40010000
 80045bc:	40010800 	.word	0x40010800
 80045c0:	40010c00 	.word	0x40010c00
 80045c4:	40011000 	.word	0x40011000
 80045c8:	40011400 	.word	0x40011400
 80045cc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80045d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004600 <HAL_GPIO_Init+0x304>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	43db      	mvns	r3, r3
 80045d8:	4909      	ldr	r1, [pc, #36]	@ (8004600 <HAL_GPIO_Init+0x304>)
 80045da:	4013      	ands	r3, r2
 80045dc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	3301      	adds	r3, #1
 80045e2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ea:	fa22 f303 	lsr.w	r3, r2, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f47f ae8e 	bne.w	8004310 <HAL_GPIO_Init+0x14>
  }
}
 80045f4:	bf00      	nop
 80045f6:	bf00      	nop
 80045f8:	372c      	adds	r7, #44	@ 0x2c
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bc80      	pop	{r7}
 80045fe:	4770      	bx	lr
 8004600:	40010400 	.word	0x40010400

08004604 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	807b      	strh	r3, [r7, #2]
 8004610:	4613      	mov	r3, r2
 8004612:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004614:	787b      	ldrb	r3, [r7, #1]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800461a:	887a      	ldrh	r2, [r7, #2]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004620:	e003      	b.n	800462a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004622:	887b      	ldrh	r3, [r7, #2]
 8004624:	041a      	lsls	r2, r3, #16
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	611a      	str	r2, [r3, #16]
}
 800462a:	bf00      	nop
 800462c:	370c      	adds	r7, #12
 800462e:	46bd      	mov	sp, r7
 8004630:	bc80      	pop	{r7}
 8004632:	4770      	bx	lr

08004634 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	4603      	mov	r3, r0
 800463c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800463e:	4b08      	ldr	r3, [pc, #32]	@ (8004660 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004640:	695a      	ldr	r2, [r3, #20]
 8004642:	88fb      	ldrh	r3, [r7, #6]
 8004644:	4013      	ands	r3, r2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d006      	beq.n	8004658 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800464a:	4a05      	ldr	r2, [pc, #20]	@ (8004660 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800464c:	88fb      	ldrh	r3, [r7, #6]
 800464e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004650:	88fb      	ldrh	r3, [r7, #6]
 8004652:	4618      	mov	r0, r3
 8004654:	f7fc ffbe 	bl	80015d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004658:	bf00      	nop
 800465a:	3708      	adds	r7, #8
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	40010400 	.word	0x40010400

08004664 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e12b      	b.n	80048ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d106      	bne.n	8004690 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f7fc ff26 	bl	80014dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2224      	movs	r2, #36	@ 0x24
 8004694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0201 	bic.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80046b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80046c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046c8:	f001 fd7c 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 80046cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	4a81      	ldr	r2, [pc, #516]	@ (80048d8 <HAL_I2C_Init+0x274>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d807      	bhi.n	80046e8 <HAL_I2C_Init+0x84>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4a80      	ldr	r2, [pc, #512]	@ (80048dc <HAL_I2C_Init+0x278>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	bf94      	ite	ls
 80046e0:	2301      	movls	r3, #1
 80046e2:	2300      	movhi	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	e006      	b.n	80046f6 <HAL_I2C_Init+0x92>
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	4a7d      	ldr	r2, [pc, #500]	@ (80048e0 <HAL_I2C_Init+0x27c>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	bf94      	ite	ls
 80046f0:	2301      	movls	r3, #1
 80046f2:	2300      	movhi	r3, #0
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e0e7      	b.n	80048ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	4a78      	ldr	r2, [pc, #480]	@ (80048e4 <HAL_I2C_Init+0x280>)
 8004702:	fba2 2303 	umull	r2, r3, r2, r3
 8004706:	0c9b      	lsrs	r3, r3, #18
 8004708:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68ba      	ldr	r2, [r7, #8]
 800471a:	430a      	orrs	r2, r1
 800471c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	4a6a      	ldr	r2, [pc, #424]	@ (80048d8 <HAL_I2C_Init+0x274>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d802      	bhi.n	8004738 <HAL_I2C_Init+0xd4>
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	3301      	adds	r3, #1
 8004736:	e009      	b.n	800474c <HAL_I2C_Init+0xe8>
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800473e:	fb02 f303 	mul.w	r3, r2, r3
 8004742:	4a69      	ldr	r2, [pc, #420]	@ (80048e8 <HAL_I2C_Init+0x284>)
 8004744:	fba2 2303 	umull	r2, r3, r2, r3
 8004748:	099b      	lsrs	r3, r3, #6
 800474a:	3301      	adds	r3, #1
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6812      	ldr	r2, [r2, #0]
 8004750:	430b      	orrs	r3, r1
 8004752:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800475e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	495c      	ldr	r1, [pc, #368]	@ (80048d8 <HAL_I2C_Init+0x274>)
 8004768:	428b      	cmp	r3, r1
 800476a:	d819      	bhi.n	80047a0 <HAL_I2C_Init+0x13c>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	1e59      	subs	r1, r3, #1
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	fbb1 f3f3 	udiv	r3, r1, r3
 800477a:	1c59      	adds	r1, r3, #1
 800477c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004780:	400b      	ands	r3, r1
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00a      	beq.n	800479c <HAL_I2C_Init+0x138>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	1e59      	subs	r1, r3, #1
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	fbb1 f3f3 	udiv	r3, r1, r3
 8004794:	3301      	adds	r3, #1
 8004796:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800479a:	e051      	b.n	8004840 <HAL_I2C_Init+0x1dc>
 800479c:	2304      	movs	r3, #4
 800479e:	e04f      	b.n	8004840 <HAL_I2C_Init+0x1dc>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d111      	bne.n	80047cc <HAL_I2C_Init+0x168>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	1e58      	subs	r0, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6859      	ldr	r1, [r3, #4]
 80047b0:	460b      	mov	r3, r1
 80047b2:	005b      	lsls	r3, r3, #1
 80047b4:	440b      	add	r3, r1
 80047b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ba:	3301      	adds	r3, #1
 80047bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	bf0c      	ite	eq
 80047c4:	2301      	moveq	r3, #1
 80047c6:	2300      	movne	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	e012      	b.n	80047f2 <HAL_I2C_Init+0x18e>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	1e58      	subs	r0, r3, #1
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6859      	ldr	r1, [r3, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	440b      	add	r3, r1
 80047da:	0099      	lsls	r1, r3, #2
 80047dc:	440b      	add	r3, r1
 80047de:	fbb0 f3f3 	udiv	r3, r0, r3
 80047e2:	3301      	adds	r3, #1
 80047e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	bf0c      	ite	eq
 80047ec:	2301      	moveq	r3, #1
 80047ee:	2300      	movne	r3, #0
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <HAL_I2C_Init+0x196>
 80047f6:	2301      	movs	r3, #1
 80047f8:	e022      	b.n	8004840 <HAL_I2C_Init+0x1dc>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10e      	bne.n	8004820 <HAL_I2C_Init+0x1bc>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	1e58      	subs	r0, r3, #1
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6859      	ldr	r1, [r3, #4]
 800480a:	460b      	mov	r3, r1
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	440b      	add	r3, r1
 8004810:	fbb0 f3f3 	udiv	r3, r0, r3
 8004814:	3301      	adds	r3, #1
 8004816:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800481a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800481e:	e00f      	b.n	8004840 <HAL_I2C_Init+0x1dc>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	1e58      	subs	r0, r3, #1
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6859      	ldr	r1, [r3, #4]
 8004828:	460b      	mov	r3, r1
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	440b      	add	r3, r1
 800482e:	0099      	lsls	r1, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	fbb0 f3f3 	udiv	r3, r0, r3
 8004836:	3301      	adds	r3, #1
 8004838:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800483c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	6809      	ldr	r1, [r1, #0]
 8004844:	4313      	orrs	r3, r2
 8004846:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	69da      	ldr	r2, [r3, #28]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	431a      	orrs	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800486e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	6911      	ldr	r1, [r2, #16]
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	68d2      	ldr	r2, [r2, #12]
 800487a:	4311      	orrs	r1, r2
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6812      	ldr	r2, [r2, #0]
 8004880:	430b      	orrs	r3, r1
 8004882:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	695a      	ldr	r2, [r3, #20]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	431a      	orrs	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	430a      	orrs	r2, r1
 800489e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0201 	orr.w	r2, r2, #1
 80048ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2220      	movs	r2, #32
 80048ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	000186a0 	.word	0x000186a0
 80048dc:	001e847f 	.word	0x001e847f
 80048e0:	003d08ff 	.word	0x003d08ff
 80048e4:	431bde83 	.word	0x431bde83
 80048e8:	10624dd3 	.word	0x10624dd3

080048ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b088      	sub	sp, #32
 80048f0:	af02      	add	r7, sp, #8
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	607a      	str	r2, [r7, #4]
 80048f6:	461a      	mov	r2, r3
 80048f8:	460b      	mov	r3, r1
 80048fa:	817b      	strh	r3, [r7, #10]
 80048fc:	4613      	mov	r3, r2
 80048fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004900:	f7fe fcf6 	bl	80032f0 <HAL_GetTick>
 8004904:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b20      	cmp	r3, #32
 8004910:	f040 80e0 	bne.w	8004ad4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	2319      	movs	r3, #25
 800491a:	2201      	movs	r2, #1
 800491c:	4970      	ldr	r1, [pc, #448]	@ (8004ae0 <HAL_I2C_Master_Transmit+0x1f4>)
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 fe50 	bl	80055c4 <I2C_WaitOnFlagUntilTimeout>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800492a:	2302      	movs	r3, #2
 800492c:	e0d3      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004934:	2b01      	cmp	r3, #1
 8004936:	d101      	bne.n	800493c <HAL_I2C_Master_Transmit+0x50>
 8004938:	2302      	movs	r3, #2
 800493a:	e0cc      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b01      	cmp	r3, #1
 8004950:	d007      	beq.n	8004962 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f042 0201 	orr.w	r2, r2, #1
 8004960:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004970:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2221      	movs	r2, #33	@ 0x21
 8004976:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2210      	movs	r2, #16
 800497e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	893a      	ldrh	r2, [r7, #8]
 8004992:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004998:	b29a      	uxth	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4a50      	ldr	r2, [pc, #320]	@ (8004ae4 <HAL_I2C_Master_Transmit+0x1f8>)
 80049a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049a4:	8979      	ldrh	r1, [r7, #10]
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	6a3a      	ldr	r2, [r7, #32]
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 fc0a 	bl	80051c4 <I2C_MasterRequestWrite>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e08d      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ba:	2300      	movs	r3, #0
 80049bc:	613b      	str	r3, [r7, #16]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	613b      	str	r3, [r7, #16]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	613b      	str	r3, [r7, #16]
 80049ce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80049d0:	e066      	b.n	8004aa0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	6a39      	ldr	r1, [r7, #32]
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f000 ff0e 	bl	80057f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00d      	beq.n	80049fe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d107      	bne.n	80049fa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e06b      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a02:	781a      	ldrb	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b04      	cmp	r3, #4
 8004a3a:	d11b      	bne.n	8004a74 <HAL_I2C_Master_Transmit+0x188>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d017      	beq.n	8004a74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a48:	781a      	ldrb	r2, [r3, #0]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	6a39      	ldr	r1, [r7, #32]
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 ff05 	bl	8005888 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00d      	beq.n	8004aa0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a88:	2b04      	cmp	r3, #4
 8004a8a:	d107      	bne.n	8004a9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e01a      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d194      	bne.n	80049d2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ab6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	e000      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004ad4:	2302      	movs	r3, #2
  }
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	00100002 	.word	0x00100002
 8004ae4:	ffff0000 	.word	0xffff0000

08004ae8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b088      	sub	sp, #32
 8004aec:	af02      	add	r7, sp, #8
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	4608      	mov	r0, r1
 8004af2:	4611      	mov	r1, r2
 8004af4:	461a      	mov	r2, r3
 8004af6:	4603      	mov	r3, r0
 8004af8:	817b      	strh	r3, [r7, #10]
 8004afa:	460b      	mov	r3, r1
 8004afc:	813b      	strh	r3, [r7, #8]
 8004afe:	4613      	mov	r3, r2
 8004b00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b02:	f7fe fbf5 	bl	80032f0 <HAL_GetTick>
 8004b06:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b20      	cmp	r3, #32
 8004b12:	f040 80d9 	bne.w	8004cc8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	2319      	movs	r3, #25
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	496d      	ldr	r1, [pc, #436]	@ (8004cd4 <HAL_I2C_Mem_Write+0x1ec>)
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 fd4f 	bl	80055c4 <I2C_WaitOnFlagUntilTimeout>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	e0cc      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_I2C_Mem_Write+0x56>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e0c5      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d007      	beq.n	8004b64 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f042 0201 	orr.w	r2, r2, #1
 8004b62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2221      	movs	r2, #33	@ 0x21
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2240      	movs	r2, #64	@ 0x40
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a3a      	ldr	r2, [r7, #32]
 8004b8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004b94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4a4d      	ldr	r2, [pc, #308]	@ (8004cd8 <HAL_I2C_Mem_Write+0x1f0>)
 8004ba4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ba6:	88f8      	ldrh	r0, [r7, #6]
 8004ba8:	893a      	ldrh	r2, [r7, #8]
 8004baa:	8979      	ldrh	r1, [r7, #10]
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 fb86 	bl	80052c8 <I2C_RequestMemoryWrite>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d052      	beq.n	8004c68 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e081      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f000 fe14 	bl	80057f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00d      	beq.n	8004bf2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d107      	bne.n	8004bee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e06b      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf6:	781a      	ldrb	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d11b      	bne.n	8004c68 <HAL_I2C_Mem_Write+0x180>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d017      	beq.n	8004c68 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3c:	781a      	ldrb	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c48:	1c5a      	adds	r2, r3, #1
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1aa      	bne.n	8004bc6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 fe07 	bl	8005888 <I2C_WaitOnBTFFlagUntilTimeout>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00d      	beq.n	8004c9c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c84:	2b04      	cmp	r3, #4
 8004c86:	d107      	bne.n	8004c98 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c96:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e016      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004caa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	e000      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004cc8:	2302      	movs	r3, #2
  }
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3718      	adds	r7, #24
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	00100002 	.word	0x00100002
 8004cd8:	ffff0000 	.word	0xffff0000

08004cdc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08c      	sub	sp, #48	@ 0x30
 8004ce0:	af02      	add	r7, sp, #8
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	4608      	mov	r0, r1
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	461a      	mov	r2, r3
 8004cea:	4603      	mov	r3, r0
 8004cec:	817b      	strh	r3, [r7, #10]
 8004cee:	460b      	mov	r3, r1
 8004cf0:	813b      	strh	r3, [r7, #8]
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cfa:	f7fe faf9 	bl	80032f0 <HAL_GetTick>
 8004cfe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	2b20      	cmp	r3, #32
 8004d0a:	f040 8250 	bne.w	80051ae <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	2319      	movs	r3, #25
 8004d14:	2201      	movs	r2, #1
 8004d16:	4982      	ldr	r1, [pc, #520]	@ (8004f20 <HAL_I2C_Mem_Read+0x244>)
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 fc53 	bl	80055c4 <I2C_WaitOnFlagUntilTimeout>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004d24:	2302      	movs	r3, #2
 8004d26:	e243      	b.n	80051b0 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d101      	bne.n	8004d36 <HAL_I2C_Mem_Read+0x5a>
 8004d32:	2302      	movs	r3, #2
 8004d34:	e23c      	b.n	80051b0 <HAL_I2C_Mem_Read+0x4d4>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d007      	beq.n	8004d5c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f042 0201 	orr.w	r2, r2, #1
 8004d5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2222      	movs	r2, #34	@ 0x22
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2240      	movs	r2, #64	@ 0x40
 8004d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4a62      	ldr	r2, [pc, #392]	@ (8004f24 <HAL_I2C_Mem_Read+0x248>)
 8004d9c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d9e:	88f8      	ldrh	r0, [r7, #6]
 8004da0:	893a      	ldrh	r2, [r7, #8]
 8004da2:	8979      	ldrh	r1, [r7, #10]
 8004da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da6:	9301      	str	r3, [sp, #4]
 8004da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004daa:	9300      	str	r3, [sp, #0]
 8004dac:	4603      	mov	r3, r0
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 fb20 	bl	80053f4 <I2C_RequestMemoryRead>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e1f8      	b.n	80051b0 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d113      	bne.n	8004dee <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	61fb      	str	r3, [r7, #28]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	61fb      	str	r3, [r7, #28]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	61fb      	str	r3, [r7, #28]
 8004dda:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	e1cc      	b.n	8005188 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d11e      	bne.n	8004e34 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e04:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e06:	b672      	cpsid	i
}
 8004e08:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	61bb      	str	r3, [r7, #24]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	61bb      	str	r3, [r7, #24]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	699b      	ldr	r3, [r3, #24]
 8004e1c:	61bb      	str	r3, [r7, #24]
 8004e1e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004e30:	b662      	cpsie	i
}
 8004e32:	e035      	b.n	8004ea0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d11e      	bne.n	8004e7a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e4a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e4c:	b672      	cpsid	i
}
 8004e4e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e50:	2300      	movs	r3, #0
 8004e52:	617b      	str	r3, [r7, #20]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e74:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004e76:	b662      	cpsie	i
}
 8004e78:	e012      	b.n	8004ea0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e88:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	613b      	str	r3, [r7, #16]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	613b      	str	r3, [r7, #16]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	613b      	str	r3, [r7, #16]
 8004e9e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004ea0:	e172      	b.n	8005188 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ea6:	2b03      	cmp	r3, #3
 8004ea8:	f200 811f 	bhi.w	80050ea <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d123      	bne.n	8004efc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eb6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 fd2d 	bl	8005918 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d001      	beq.n	8004ec8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e173      	b.n	80051b0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	691a      	ldr	r2, [r3, #16]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed2:	b2d2      	uxtb	r2, r2
 8004ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eda:	1c5a      	adds	r2, r3, #1
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004efa:	e145      	b.n	8005188 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d152      	bne.n	8004faa <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	4906      	ldr	r1, [pc, #24]	@ (8004f28 <HAL_I2C_Mem_Read+0x24c>)
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 fb58 	bl	80055c4 <I2C_WaitOnFlagUntilTimeout>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d008      	beq.n	8004f2c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e148      	b.n	80051b0 <HAL_I2C_Mem_Read+0x4d4>
 8004f1e:	bf00      	nop
 8004f20:	00100002 	.word	0x00100002
 8004f24:	ffff0000 	.word	0xffff0000
 8004f28:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004f2c:	b672      	cpsid	i
}
 8004f2e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	691a      	ldr	r2, [r3, #16]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4a:	b2d2      	uxtb	r2, r2
 8004f4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f52:	1c5a      	adds	r2, r3, #1
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004f72:	b662      	cpsie	i
}
 8004f74:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	691a      	ldr	r2, [r3, #16]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f80:	b2d2      	uxtb	r2, r2
 8004f82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f88:	1c5a      	adds	r2, r3, #1
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f92:	3b01      	subs	r3, #1
 8004f94:	b29a      	uxth	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004fa8:	e0ee      	b.n	8005188 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fac:	9300      	str	r3, [sp, #0]
 8004fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	4981      	ldr	r1, [pc, #516]	@ (80051b8 <HAL_I2C_Mem_Read+0x4dc>)
 8004fb4:	68f8      	ldr	r0, [r7, #12]
 8004fb6:	f000 fb05 	bl	80055c4 <I2C_WaitOnFlagUntilTimeout>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d001      	beq.n	8004fc4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e0f5      	b.n	80051b0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fd2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004fd4:	b672      	cpsid	i
}
 8004fd6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	691a      	ldr	r2, [r3, #16]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe2:	b2d2      	uxtb	r2, r2
 8004fe4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fea:	1c5a      	adds	r2, r3, #1
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005000:	b29b      	uxth	r3, r3
 8005002:	3b01      	subs	r3, #1
 8005004:	b29a      	uxth	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800500a:	4b6c      	ldr	r3, [pc, #432]	@ (80051bc <HAL_I2C_Mem_Read+0x4e0>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	08db      	lsrs	r3, r3, #3
 8005010:	4a6b      	ldr	r2, [pc, #428]	@ (80051c0 <HAL_I2C_Mem_Read+0x4e4>)
 8005012:	fba2 2303 	umull	r2, r3, r2, r3
 8005016:	0a1a      	lsrs	r2, r3, #8
 8005018:	4613      	mov	r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	4413      	add	r3, r2
 800501e:	00da      	lsls	r2, r3, #3
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005024:	6a3b      	ldr	r3, [r7, #32]
 8005026:	3b01      	subs	r3, #1
 8005028:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800502a:	6a3b      	ldr	r3, [r7, #32]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d118      	bne.n	8005062 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2220      	movs	r2, #32
 800503a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504a:	f043 0220 	orr.w	r2, r3, #32
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005052:	b662      	cpsie	i
}
 8005054:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e0a6      	b.n	80051b0 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	f003 0304 	and.w	r3, r3, #4
 800506c:	2b04      	cmp	r3, #4
 800506e:	d1d9      	bne.n	8005024 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800507e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	691a      	ldr	r2, [r3, #16]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	b2d2      	uxtb	r2, r2
 800508c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005092:	1c5a      	adds	r2, r3, #1
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80050b2:	b662      	cpsie	i
}
 80050b4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	691a      	ldr	r2, [r3, #16]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c0:	b2d2      	uxtb	r2, r2
 80050c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c8:	1c5a      	adds	r2, r3, #1
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050d2:	3b01      	subs	r3, #1
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050de:	b29b      	uxth	r3, r3
 80050e0:	3b01      	subs	r3, #1
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050e8:	e04e      	b.n	8005188 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 fc12 	bl	8005918 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e058      	b.n	80051b0 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	691a      	ldr	r2, [r3, #16]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005108:	b2d2      	uxtb	r2, r2
 800510a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005110:	1c5a      	adds	r2, r3, #1
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005126:	b29b      	uxth	r3, r3
 8005128:	3b01      	subs	r3, #1
 800512a:	b29a      	uxth	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	f003 0304 	and.w	r3, r3, #4
 800513a:	2b04      	cmp	r3, #4
 800513c:	d124      	bne.n	8005188 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005142:	2b03      	cmp	r3, #3
 8005144:	d107      	bne.n	8005156 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005154:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	691a      	ldr	r2, [r3, #16]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005160:	b2d2      	uxtb	r2, r2
 8005162:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005168:	1c5a      	adds	r2, r3, #1
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005172:	3b01      	subs	r3, #1
 8005174:	b29a      	uxth	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800517e:	b29b      	uxth	r3, r3
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800518c:	2b00      	cmp	r3, #0
 800518e:	f47f ae88 	bne.w	8004ea2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2220      	movs	r2, #32
 8005196:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	e000      	b.n	80051b0 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80051ae:	2302      	movs	r3, #2
  }
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3728      	adds	r7, #40	@ 0x28
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	00010004 	.word	0x00010004
 80051bc:	200000a8 	.word	0x200000a8
 80051c0:	14f8b589 	.word	0x14f8b589

080051c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b088      	sub	sp, #32
 80051c8:	af02      	add	r7, sp, #8
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	607a      	str	r2, [r7, #4]
 80051ce:	603b      	str	r3, [r7, #0]
 80051d0:	460b      	mov	r3, r1
 80051d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2b08      	cmp	r3, #8
 80051de:	d006      	beq.n	80051ee <I2C_MasterRequestWrite+0x2a>
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d003      	beq.n	80051ee <I2C_MasterRequestWrite+0x2a>
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80051ec:	d108      	bne.n	8005200 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	e00b      	b.n	8005218 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005204:	2b12      	cmp	r3, #18
 8005206:	d107      	bne.n	8005218 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005216:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	9300      	str	r3, [sp, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f000 f9cd 	bl	80055c4 <I2C_WaitOnFlagUntilTimeout>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00d      	beq.n	800524c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800523a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800523e:	d103      	bne.n	8005248 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005246:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e035      	b.n	80052b8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005254:	d108      	bne.n	8005268 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005256:	897b      	ldrh	r3, [r7, #10]
 8005258:	b2db      	uxtb	r3, r3
 800525a:	461a      	mov	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005264:	611a      	str	r2, [r3, #16]
 8005266:	e01b      	b.n	80052a0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005268:	897b      	ldrh	r3, [r7, #10]
 800526a:	11db      	asrs	r3, r3, #7
 800526c:	b2db      	uxtb	r3, r3
 800526e:	f003 0306 	and.w	r3, r3, #6
 8005272:	b2db      	uxtb	r3, r3
 8005274:	f063 030f 	orn	r3, r3, #15
 8005278:	b2da      	uxtb	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	490e      	ldr	r1, [pc, #56]	@ (80052c0 <I2C_MasterRequestWrite+0xfc>)
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 fa16 	bl	80056b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e010      	b.n	80052b8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005296:	897b      	ldrh	r3, [r7, #10]
 8005298:	b2da      	uxtb	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	4907      	ldr	r1, [pc, #28]	@ (80052c4 <I2C_MasterRequestWrite+0x100>)
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f000 fa06 	bl	80056b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d001      	beq.n	80052b6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e000      	b.n	80052b8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3718      	adds	r7, #24
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	00010008 	.word	0x00010008
 80052c4:	00010002 	.word	0x00010002

080052c8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b088      	sub	sp, #32
 80052cc:	af02      	add	r7, sp, #8
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	4608      	mov	r0, r1
 80052d2:	4611      	mov	r1, r2
 80052d4:	461a      	mov	r2, r3
 80052d6:	4603      	mov	r3, r0
 80052d8:	817b      	strh	r3, [r7, #10]
 80052da:	460b      	mov	r3, r1
 80052dc:	813b      	strh	r3, [r7, #8]
 80052de:	4613      	mov	r3, r2
 80052e0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	6a3b      	ldr	r3, [r7, #32]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052fe:	68f8      	ldr	r0, [r7, #12]
 8005300:	f000 f960 	bl	80055c4 <I2C_WaitOnFlagUntilTimeout>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00d      	beq.n	8005326 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005318:	d103      	bne.n	8005322 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005320:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e05f      	b.n	80053e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005326:	897b      	ldrh	r3, [r7, #10]
 8005328:	b2db      	uxtb	r3, r3
 800532a:	461a      	mov	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005334:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005338:	6a3a      	ldr	r2, [r7, #32]
 800533a:	492d      	ldr	r1, [pc, #180]	@ (80053f0 <I2C_RequestMemoryWrite+0x128>)
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f000 f9bb 	bl	80056b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d001      	beq.n	800534c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e04c      	b.n	80053e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800534c:	2300      	movs	r3, #0
 800534e:	617b      	str	r3, [r7, #20]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	695b      	ldr	r3, [r3, #20]
 8005356:	617b      	str	r3, [r7, #20]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	699b      	ldr	r3, [r3, #24]
 800535e:	617b      	str	r3, [r7, #20]
 8005360:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005364:	6a39      	ldr	r1, [r7, #32]
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f000 fa46 	bl	80057f8 <I2C_WaitOnTXEFlagUntilTimeout>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00d      	beq.n	800538e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005376:	2b04      	cmp	r3, #4
 8005378:	d107      	bne.n	800538a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005388:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e02b      	b.n	80053e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800538e:	88fb      	ldrh	r3, [r7, #6]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d105      	bne.n	80053a0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005394:	893b      	ldrh	r3, [r7, #8]
 8005396:	b2da      	uxtb	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	611a      	str	r2, [r3, #16]
 800539e:	e021      	b.n	80053e4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80053a0:	893b      	ldrh	r3, [r7, #8]
 80053a2:	0a1b      	lsrs	r3, r3, #8
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	b2da      	uxtb	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053b0:	6a39      	ldr	r1, [r7, #32]
 80053b2:	68f8      	ldr	r0, [r7, #12]
 80053b4:	f000 fa20 	bl	80057f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00d      	beq.n	80053da <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c2:	2b04      	cmp	r3, #4
 80053c4:	d107      	bne.n	80053d6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e005      	b.n	80053e6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053da:	893b      	ldrh	r3, [r7, #8]
 80053dc:	b2da      	uxtb	r2, r3
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3718      	adds	r7, #24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	00010002 	.word	0x00010002

080053f4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b088      	sub	sp, #32
 80053f8:	af02      	add	r7, sp, #8
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	4608      	mov	r0, r1
 80053fe:	4611      	mov	r1, r2
 8005400:	461a      	mov	r2, r3
 8005402:	4603      	mov	r3, r0
 8005404:	817b      	strh	r3, [r7, #10]
 8005406:	460b      	mov	r3, r1
 8005408:	813b      	strh	r3, [r7, #8]
 800540a:	4613      	mov	r3, r2
 800540c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800541c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800542c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800542e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	6a3b      	ldr	r3, [r7, #32]
 8005434:	2200      	movs	r2, #0
 8005436:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f000 f8c2 	bl	80055c4 <I2C_WaitOnFlagUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00d      	beq.n	8005462 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005450:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005454:	d103      	bne.n	800545e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800545c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e0aa      	b.n	80055b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005462:	897b      	ldrh	r3, [r7, #10]
 8005464:	b2db      	uxtb	r3, r3
 8005466:	461a      	mov	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005470:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005474:	6a3a      	ldr	r2, [r7, #32]
 8005476:	4952      	ldr	r1, [pc, #328]	@ (80055c0 <I2C_RequestMemoryRead+0x1cc>)
 8005478:	68f8      	ldr	r0, [r7, #12]
 800547a:	f000 f91d 	bl	80056b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d001      	beq.n	8005488 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e097      	b.n	80055b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005488:	2300      	movs	r3, #0
 800548a:	617b      	str	r3, [r7, #20]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	617b      	str	r3, [r7, #20]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	617b      	str	r3, [r7, #20]
 800549c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800549e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054a0:	6a39      	ldr	r1, [r7, #32]
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f000 f9a8 	bl	80057f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00d      	beq.n	80054ca <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b2:	2b04      	cmp	r3, #4
 80054b4:	d107      	bne.n	80054c6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e076      	b.n	80055b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054ca:	88fb      	ldrh	r3, [r7, #6]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d105      	bne.n	80054dc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054d0:	893b      	ldrh	r3, [r7, #8]
 80054d2:	b2da      	uxtb	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	611a      	str	r2, [r3, #16]
 80054da:	e021      	b.n	8005520 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054dc:	893b      	ldrh	r3, [r7, #8]
 80054de:	0a1b      	lsrs	r3, r3, #8
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ec:	6a39      	ldr	r1, [r7, #32]
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f000 f982 	bl	80057f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00d      	beq.n	8005516 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	2b04      	cmp	r3, #4
 8005500:	d107      	bne.n	8005512 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005510:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e050      	b.n	80055b8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005516:	893b      	ldrh	r3, [r7, #8]
 8005518:	b2da      	uxtb	r2, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005522:	6a39      	ldr	r1, [r7, #32]
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f000 f967 	bl	80057f8 <I2C_WaitOnTXEFlagUntilTimeout>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00d      	beq.n	800554c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005534:	2b04      	cmp	r3, #4
 8005536:	d107      	bne.n	8005548 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005546:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e035      	b.n	80055b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800555a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800555c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	6a3b      	ldr	r3, [r7, #32]
 8005562:	2200      	movs	r2, #0
 8005564:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 f82b 	bl	80055c4 <I2C_WaitOnFlagUntilTimeout>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00d      	beq.n	8005590 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800557e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005582:	d103      	bne.n	800558c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800558a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800558c:	2303      	movs	r3, #3
 800558e:	e013      	b.n	80055b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005590:	897b      	ldrh	r3, [r7, #10]
 8005592:	b2db      	uxtb	r3, r3
 8005594:	f043 0301 	orr.w	r3, r3, #1
 8005598:	b2da      	uxtb	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a2:	6a3a      	ldr	r2, [r7, #32]
 80055a4:	4906      	ldr	r1, [pc, #24]	@ (80055c0 <I2C_RequestMemoryRead+0x1cc>)
 80055a6:	68f8      	ldr	r0, [r7, #12]
 80055a8:	f000 f886 	bl	80056b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e000      	b.n	80055b8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80055b6:	2300      	movs	r3, #0
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3718      	adds	r7, #24
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	00010002 	.word	0x00010002

080055c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	603b      	str	r3, [r7, #0]
 80055d0:	4613      	mov	r3, r2
 80055d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055d4:	e048      	b.n	8005668 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055dc:	d044      	beq.n	8005668 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055de:	f7fd fe87 	bl	80032f0 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	683a      	ldr	r2, [r7, #0]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d302      	bcc.n	80055f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d139      	bne.n	8005668 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	0c1b      	lsrs	r3, r3, #16
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d10d      	bne.n	800561a <I2C_WaitOnFlagUntilTimeout+0x56>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	695b      	ldr	r3, [r3, #20]
 8005604:	43da      	mvns	r2, r3
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	4013      	ands	r3, r2
 800560a:	b29b      	uxth	r3, r3
 800560c:	2b00      	cmp	r3, #0
 800560e:	bf0c      	ite	eq
 8005610:	2301      	moveq	r3, #1
 8005612:	2300      	movne	r3, #0
 8005614:	b2db      	uxtb	r3, r3
 8005616:	461a      	mov	r2, r3
 8005618:	e00c      	b.n	8005634 <I2C_WaitOnFlagUntilTimeout+0x70>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	43da      	mvns	r2, r3
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	4013      	ands	r3, r2
 8005626:	b29b      	uxth	r3, r3
 8005628:	2b00      	cmp	r3, #0
 800562a:	bf0c      	ite	eq
 800562c:	2301      	moveq	r3, #1
 800562e:	2300      	movne	r3, #0
 8005630:	b2db      	uxtb	r3, r3
 8005632:	461a      	mov	r2, r3
 8005634:	79fb      	ldrb	r3, [r7, #7]
 8005636:	429a      	cmp	r2, r3
 8005638:	d116      	bne.n	8005668 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2220      	movs	r2, #32
 8005644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005654:	f043 0220 	orr.w	r2, r3, #32
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e023      	b.n	80056b0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	0c1b      	lsrs	r3, r3, #16
 800566c:	b2db      	uxtb	r3, r3
 800566e:	2b01      	cmp	r3, #1
 8005670:	d10d      	bne.n	800568e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	695b      	ldr	r3, [r3, #20]
 8005678:	43da      	mvns	r2, r3
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	4013      	ands	r3, r2
 800567e:	b29b      	uxth	r3, r3
 8005680:	2b00      	cmp	r3, #0
 8005682:	bf0c      	ite	eq
 8005684:	2301      	moveq	r3, #1
 8005686:	2300      	movne	r3, #0
 8005688:	b2db      	uxtb	r3, r3
 800568a:	461a      	mov	r2, r3
 800568c:	e00c      	b.n	80056a8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	43da      	mvns	r2, r3
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	4013      	ands	r3, r2
 800569a:	b29b      	uxth	r3, r3
 800569c:	2b00      	cmp	r3, #0
 800569e:	bf0c      	ite	eq
 80056a0:	2301      	moveq	r3, #1
 80056a2:	2300      	movne	r3, #0
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	461a      	mov	r2, r3
 80056a8:	79fb      	ldrb	r3, [r7, #7]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d093      	beq.n	80055d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056ae:	2300      	movs	r3, #0
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3710      	adds	r7, #16
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
 80056c4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056c6:	e071      	b.n	80057ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	695b      	ldr	r3, [r3, #20]
 80056ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056d6:	d123      	bne.n	8005720 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056e6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2220      	movs	r2, #32
 80056fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800570c:	f043 0204 	orr.w	r2, r3, #4
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	e067      	b.n	80057f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005726:	d041      	beq.n	80057ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005728:	f7fd fde2 	bl	80032f0 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	429a      	cmp	r2, r3
 8005736:	d302      	bcc.n	800573e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d136      	bne.n	80057ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	0c1b      	lsrs	r3, r3, #16
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b01      	cmp	r3, #1
 8005746:	d10c      	bne.n	8005762 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	43da      	mvns	r2, r3
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	4013      	ands	r3, r2
 8005754:	b29b      	uxth	r3, r3
 8005756:	2b00      	cmp	r3, #0
 8005758:	bf14      	ite	ne
 800575a:	2301      	movne	r3, #1
 800575c:	2300      	moveq	r3, #0
 800575e:	b2db      	uxtb	r3, r3
 8005760:	e00b      	b.n	800577a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	43da      	mvns	r2, r3
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	4013      	ands	r3, r2
 800576e:	b29b      	uxth	r3, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	bf14      	ite	ne
 8005774:	2301      	movne	r3, #1
 8005776:	2300      	moveq	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d016      	beq.n	80057ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2220      	movs	r2, #32
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005798:	f043 0220 	orr.w	r2, r3, #32
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e021      	b.n	80057f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	0c1b      	lsrs	r3, r3, #16
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d10c      	bne.n	80057d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	43da      	mvns	r2, r3
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	4013      	ands	r3, r2
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	bf14      	ite	ne
 80057c8:	2301      	movne	r3, #1
 80057ca:	2300      	moveq	r3, #0
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	e00b      	b.n	80057e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	43da      	mvns	r2, r3
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	4013      	ands	r3, r2
 80057dc:	b29b      	uxth	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	bf14      	ite	ne
 80057e2:	2301      	movne	r3, #1
 80057e4:	2300      	moveq	r3, #0
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f47f af6d 	bne.w	80056c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005804:	e034      	b.n	8005870 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	f000 f8e3 	bl	80059d2 <I2C_IsAcknowledgeFailed>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d001      	beq.n	8005816 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e034      	b.n	8005880 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581c:	d028      	beq.n	8005870 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800581e:	f7fd fd67 	bl	80032f0 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	68ba      	ldr	r2, [r7, #8]
 800582a:	429a      	cmp	r2, r3
 800582c:	d302      	bcc.n	8005834 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d11d      	bne.n	8005870 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800583e:	2b80      	cmp	r3, #128	@ 0x80
 8005840:	d016      	beq.n	8005870 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2220      	movs	r2, #32
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585c:	f043 0220 	orr.w	r2, r3, #32
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e007      	b.n	8005880 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800587a:	2b80      	cmp	r3, #128	@ 0x80
 800587c:	d1c3      	bne.n	8005806 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005894:	e034      	b.n	8005900 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f000 f89b 	bl	80059d2 <I2C_IsAcknowledgeFailed>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e034      	b.n	8005910 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ac:	d028      	beq.n	8005900 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ae:	f7fd fd1f 	bl	80032f0 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	68ba      	ldr	r2, [r7, #8]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d302      	bcc.n	80058c4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d11d      	bne.n	8005900 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	f003 0304 	and.w	r3, r3, #4
 80058ce:	2b04      	cmp	r3, #4
 80058d0:	d016      	beq.n	8005900 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ec:	f043 0220 	orr.w	r2, r3, #32
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e007      	b.n	8005910 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	f003 0304 	and.w	r3, r3, #4
 800590a:	2b04      	cmp	r3, #4
 800590c:	d1c3      	bne.n	8005896 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005924:	e049      	b.n	80059ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	f003 0310 	and.w	r3, r3, #16
 8005930:	2b10      	cmp	r3, #16
 8005932:	d119      	bne.n	8005968 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f06f 0210 	mvn.w	r2, #16
 800593c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2220      	movs	r2, #32
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e030      	b.n	80059ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005968:	f7fd fcc2 	bl	80032f0 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	68ba      	ldr	r2, [r7, #8]
 8005974:	429a      	cmp	r2, r3
 8005976:	d302      	bcc.n	800597e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d11d      	bne.n	80059ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	695b      	ldr	r3, [r3, #20]
 8005984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005988:	2b40      	cmp	r3, #64	@ 0x40
 800598a:	d016      	beq.n	80059ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2220      	movs	r2, #32
 8005996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a6:	f043 0220 	orr.w	r2, r3, #32
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e007      	b.n	80059ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	695b      	ldr	r3, [r3, #20]
 80059c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c4:	2b40      	cmp	r3, #64	@ 0x40
 80059c6:	d1ae      	bne.n	8005926 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}

080059d2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059d2:	b480      	push	{r7}
 80059d4:	b083      	sub	sp, #12
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	695b      	ldr	r3, [r3, #20]
 80059e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059e8:	d11b      	bne.n	8005a22 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059f2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2220      	movs	r2, #32
 80059fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0e:	f043 0204 	orr.w	r2, r3, #4
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e000      	b.n	8005a24 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bc80      	pop	{r7}
 8005a2c:	4770      	bx	lr
	...

08005a30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e272      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f000 8087 	beq.w	8005b5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a50:	4b92      	ldr	r3, [pc, #584]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f003 030c 	and.w	r3, r3, #12
 8005a58:	2b04      	cmp	r3, #4
 8005a5a:	d00c      	beq.n	8005a76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005a5c:	4b8f      	ldr	r3, [pc, #572]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	f003 030c 	and.w	r3, r3, #12
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d112      	bne.n	8005a8e <HAL_RCC_OscConfig+0x5e>
 8005a68:	4b8c      	ldr	r3, [pc, #560]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a74:	d10b      	bne.n	8005a8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a76:	4b89      	ldr	r3, [pc, #548]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d06c      	beq.n	8005b5c <HAL_RCC_OscConfig+0x12c>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d168      	bne.n	8005b5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e24c      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a96:	d106      	bne.n	8005aa6 <HAL_RCC_OscConfig+0x76>
 8005a98:	4b80      	ldr	r3, [pc, #512]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a7f      	ldr	r2, [pc, #508]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005aa2:	6013      	str	r3, [r2, #0]
 8005aa4:	e02e      	b.n	8005b04 <HAL_RCC_OscConfig+0xd4>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10c      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x98>
 8005aae:	4b7b      	ldr	r3, [pc, #492]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a7a      	ldr	r2, [pc, #488]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ab4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	4b78      	ldr	r3, [pc, #480]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a77      	ldr	r2, [pc, #476]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ac0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ac4:	6013      	str	r3, [r2, #0]
 8005ac6:	e01d      	b.n	8005b04 <HAL_RCC_OscConfig+0xd4>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ad0:	d10c      	bne.n	8005aec <HAL_RCC_OscConfig+0xbc>
 8005ad2:	4b72      	ldr	r3, [pc, #456]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a71      	ldr	r2, [pc, #452]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ad8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005adc:	6013      	str	r3, [r2, #0]
 8005ade:	4b6f      	ldr	r3, [pc, #444]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a6e      	ldr	r2, [pc, #440]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ae4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ae8:	6013      	str	r3, [r2, #0]
 8005aea:	e00b      	b.n	8005b04 <HAL_RCC_OscConfig+0xd4>
 8005aec:	4b6b      	ldr	r3, [pc, #428]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a6a      	ldr	r2, [pc, #424]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005af2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005af6:	6013      	str	r3, [r2, #0]
 8005af8:	4b68      	ldr	r3, [pc, #416]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a67      	ldr	r2, [pc, #412]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005afe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d013      	beq.n	8005b34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b0c:	f7fd fbf0 	bl	80032f0 <HAL_GetTick>
 8005b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b12:	e008      	b.n	8005b26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b14:	f7fd fbec 	bl	80032f0 <HAL_GetTick>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	2b64      	cmp	r3, #100	@ 0x64
 8005b20:	d901      	bls.n	8005b26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e200      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b26:	4b5d      	ldr	r3, [pc, #372]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d0f0      	beq.n	8005b14 <HAL_RCC_OscConfig+0xe4>
 8005b32:	e014      	b.n	8005b5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b34:	f7fd fbdc 	bl	80032f0 <HAL_GetTick>
 8005b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b3a:	e008      	b.n	8005b4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b3c:	f7fd fbd8 	bl	80032f0 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	2b64      	cmp	r3, #100	@ 0x64
 8005b48:	d901      	bls.n	8005b4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e1ec      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b4e:	4b53      	ldr	r3, [pc, #332]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1f0      	bne.n	8005b3c <HAL_RCC_OscConfig+0x10c>
 8005b5a:	e000      	b.n	8005b5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d063      	beq.n	8005c32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b6a:	4b4c      	ldr	r3, [pc, #304]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	f003 030c 	and.w	r3, r3, #12
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00b      	beq.n	8005b8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005b76:	4b49      	ldr	r3, [pc, #292]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f003 030c 	and.w	r3, r3, #12
 8005b7e:	2b08      	cmp	r3, #8
 8005b80:	d11c      	bne.n	8005bbc <HAL_RCC_OscConfig+0x18c>
 8005b82:	4b46      	ldr	r3, [pc, #280]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d116      	bne.n	8005bbc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b8e:	4b43      	ldr	r3, [pc, #268]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0302 	and.w	r3, r3, #2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d005      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x176>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d001      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e1c0      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ba6:	4b3d      	ldr	r3, [pc, #244]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	00db      	lsls	r3, r3, #3
 8005bb4:	4939      	ldr	r1, [pc, #228]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bba:	e03a      	b.n	8005c32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d020      	beq.n	8005c06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bc4:	4b36      	ldr	r3, [pc, #216]	@ (8005ca0 <HAL_RCC_OscConfig+0x270>)
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bca:	f7fd fb91 	bl	80032f0 <HAL_GetTick>
 8005bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bd0:	e008      	b.n	8005be4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bd2:	f7fd fb8d 	bl	80032f0 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d901      	bls.n	8005be4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e1a1      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005be4:	4b2d      	ldr	r3, [pc, #180]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0302 	and.w	r3, r3, #2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d0f0      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bf0:	4b2a      	ldr	r3, [pc, #168]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	00db      	lsls	r3, r3, #3
 8005bfe:	4927      	ldr	r1, [pc, #156]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	600b      	str	r3, [r1, #0]
 8005c04:	e015      	b.n	8005c32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c06:	4b26      	ldr	r3, [pc, #152]	@ (8005ca0 <HAL_RCC_OscConfig+0x270>)
 8005c08:	2200      	movs	r2, #0
 8005c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c0c:	f7fd fb70 	bl	80032f0 <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c12:	e008      	b.n	8005c26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c14:	f7fd fb6c 	bl	80032f0 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e180      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c26:	4b1d      	ldr	r3, [pc, #116]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0302 	and.w	r3, r3, #2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1f0      	bne.n	8005c14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d03a      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d019      	beq.n	8005c7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c46:	4b17      	ldr	r3, [pc, #92]	@ (8005ca4 <HAL_RCC_OscConfig+0x274>)
 8005c48:	2201      	movs	r2, #1
 8005c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c4c:	f7fd fb50 	bl	80032f0 <HAL_GetTick>
 8005c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c52:	e008      	b.n	8005c66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c54:	f7fd fb4c 	bl	80032f0 <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e160      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c66:	4b0d      	ldr	r3, [pc, #52]	@ (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d0f0      	beq.n	8005c54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005c72:	2001      	movs	r0, #1
 8005c74:	f000 face 	bl	8006214 <RCC_Delay>
 8005c78:	e01c      	b.n	8005cb4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca4 <HAL_RCC_OscConfig+0x274>)
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c80:	f7fd fb36 	bl	80032f0 <HAL_GetTick>
 8005c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c86:	e00f      	b.n	8005ca8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c88:	f7fd fb32 	bl	80032f0 <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d908      	bls.n	8005ca8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e146      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
 8005c9a:	bf00      	nop
 8005c9c:	40021000 	.word	0x40021000
 8005ca0:	42420000 	.word	0x42420000
 8005ca4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ca8:	4b92      	ldr	r3, [pc, #584]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d1e9      	bne.n	8005c88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0304 	and.w	r3, r3, #4
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f000 80a6 	beq.w	8005e0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cc6:	4b8b      	ldr	r3, [pc, #556]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005cc8:	69db      	ldr	r3, [r3, #28]
 8005cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d10d      	bne.n	8005cee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cd2:	4b88      	ldr	r3, [pc, #544]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005cd4:	69db      	ldr	r3, [r3, #28]
 8005cd6:	4a87      	ldr	r2, [pc, #540]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cdc:	61d3      	str	r3, [r2, #28]
 8005cde:	4b85      	ldr	r3, [pc, #532]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005ce0:	69db      	ldr	r3, [r3, #28]
 8005ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ce6:	60bb      	str	r3, [r7, #8]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cea:	2301      	movs	r3, #1
 8005cec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cee:	4b82      	ldr	r3, [pc, #520]	@ (8005ef8 <HAL_RCC_OscConfig+0x4c8>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d118      	bne.n	8005d2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cfa:	4b7f      	ldr	r3, [pc, #508]	@ (8005ef8 <HAL_RCC_OscConfig+0x4c8>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a7e      	ldr	r2, [pc, #504]	@ (8005ef8 <HAL_RCC_OscConfig+0x4c8>)
 8005d00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d06:	f7fd faf3 	bl	80032f0 <HAL_GetTick>
 8005d0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d0c:	e008      	b.n	8005d20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d0e:	f7fd faef 	bl	80032f0 <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	2b64      	cmp	r3, #100	@ 0x64
 8005d1a:	d901      	bls.n	8005d20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e103      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d20:	4b75      	ldr	r3, [pc, #468]	@ (8005ef8 <HAL_RCC_OscConfig+0x4c8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d0f0      	beq.n	8005d0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d106      	bne.n	8005d42 <HAL_RCC_OscConfig+0x312>
 8005d34:	4b6f      	ldr	r3, [pc, #444]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d36:	6a1b      	ldr	r3, [r3, #32]
 8005d38:	4a6e      	ldr	r2, [pc, #440]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d3a:	f043 0301 	orr.w	r3, r3, #1
 8005d3e:	6213      	str	r3, [r2, #32]
 8005d40:	e02d      	b.n	8005d9e <HAL_RCC_OscConfig+0x36e>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10c      	bne.n	8005d64 <HAL_RCC_OscConfig+0x334>
 8005d4a:	4b6a      	ldr	r3, [pc, #424]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
 8005d4e:	4a69      	ldr	r2, [pc, #420]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d50:	f023 0301 	bic.w	r3, r3, #1
 8005d54:	6213      	str	r3, [r2, #32]
 8005d56:	4b67      	ldr	r3, [pc, #412]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d58:	6a1b      	ldr	r3, [r3, #32]
 8005d5a:	4a66      	ldr	r2, [pc, #408]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d5c:	f023 0304 	bic.w	r3, r3, #4
 8005d60:	6213      	str	r3, [r2, #32]
 8005d62:	e01c      	b.n	8005d9e <HAL_RCC_OscConfig+0x36e>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	2b05      	cmp	r3, #5
 8005d6a:	d10c      	bne.n	8005d86 <HAL_RCC_OscConfig+0x356>
 8005d6c:	4b61      	ldr	r3, [pc, #388]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	4a60      	ldr	r2, [pc, #384]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d72:	f043 0304 	orr.w	r3, r3, #4
 8005d76:	6213      	str	r3, [r2, #32]
 8005d78:	4b5e      	ldr	r3, [pc, #376]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d7a:	6a1b      	ldr	r3, [r3, #32]
 8005d7c:	4a5d      	ldr	r2, [pc, #372]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d7e:	f043 0301 	orr.w	r3, r3, #1
 8005d82:	6213      	str	r3, [r2, #32]
 8005d84:	e00b      	b.n	8005d9e <HAL_RCC_OscConfig+0x36e>
 8005d86:	4b5b      	ldr	r3, [pc, #364]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	4a5a      	ldr	r2, [pc, #360]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d8c:	f023 0301 	bic.w	r3, r3, #1
 8005d90:	6213      	str	r3, [r2, #32]
 8005d92:	4b58      	ldr	r3, [pc, #352]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	4a57      	ldr	r2, [pc, #348]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005d98:	f023 0304 	bic.w	r3, r3, #4
 8005d9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d015      	beq.n	8005dd2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005da6:	f7fd faa3 	bl	80032f0 <HAL_GetTick>
 8005daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dac:	e00a      	b.n	8005dc4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dae:	f7fd fa9f 	bl	80032f0 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e0b1      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dc4:	4b4b      	ldr	r3, [pc, #300]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0ee      	beq.n	8005dae <HAL_RCC_OscConfig+0x37e>
 8005dd0:	e014      	b.n	8005dfc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dd2:	f7fd fa8d 	bl	80032f0 <HAL_GetTick>
 8005dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dd8:	e00a      	b.n	8005df0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dda:	f7fd fa89 	bl	80032f0 <HAL_GetTick>
 8005dde:	4602      	mov	r2, r0
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d901      	bls.n	8005df0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e09b      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005df0:	4b40      	ldr	r3, [pc, #256]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005df2:	6a1b      	ldr	r3, [r3, #32]
 8005df4:	f003 0302 	and.w	r3, r3, #2
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1ee      	bne.n	8005dda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005dfc:	7dfb      	ldrb	r3, [r7, #23]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d105      	bne.n	8005e0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e02:	4b3c      	ldr	r3, [pc, #240]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	4a3b      	ldr	r2, [pc, #236]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005e08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f000 8087 	beq.w	8005f26 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e18:	4b36      	ldr	r3, [pc, #216]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f003 030c 	and.w	r3, r3, #12
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d061      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	69db      	ldr	r3, [r3, #28]
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d146      	bne.n	8005eba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e2c:	4b33      	ldr	r3, [pc, #204]	@ (8005efc <HAL_RCC_OscConfig+0x4cc>)
 8005e2e:	2200      	movs	r2, #0
 8005e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e32:	f7fd fa5d 	bl	80032f0 <HAL_GetTick>
 8005e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e38:	e008      	b.n	8005e4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e3a:	f7fd fa59 	bl	80032f0 <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d901      	bls.n	8005e4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e06d      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e4c:	4b29      	ldr	r3, [pc, #164]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d1f0      	bne.n	8005e3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a1b      	ldr	r3, [r3, #32]
 8005e5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e60:	d108      	bne.n	8005e74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005e62:	4b24      	ldr	r3, [pc, #144]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	4921      	ldr	r1, [pc, #132]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e74:	4b1f      	ldr	r3, [pc, #124]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a19      	ldr	r1, [r3, #32]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e84:	430b      	orrs	r3, r1
 8005e86:	491b      	ldr	r1, [pc, #108]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005efc <HAL_RCC_OscConfig+0x4cc>)
 8005e8e:	2201      	movs	r2, #1
 8005e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e92:	f7fd fa2d 	bl	80032f0 <HAL_GetTick>
 8005e96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e98:	e008      	b.n	8005eac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e9a:	f7fd fa29 	bl	80032f0 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d901      	bls.n	8005eac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e03d      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005eac:	4b11      	ldr	r3, [pc, #68]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d0f0      	beq.n	8005e9a <HAL_RCC_OscConfig+0x46a>
 8005eb8:	e035      	b.n	8005f26 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eba:	4b10      	ldr	r3, [pc, #64]	@ (8005efc <HAL_RCC_OscConfig+0x4cc>)
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ec0:	f7fd fa16 	bl	80032f0 <HAL_GetTick>
 8005ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ec6:	e008      	b.n	8005eda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ec8:	f7fd fa12 	bl	80032f0 <HAL_GetTick>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d901      	bls.n	8005eda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e026      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005eda:	4b06      	ldr	r3, [pc, #24]	@ (8005ef4 <HAL_RCC_OscConfig+0x4c4>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1f0      	bne.n	8005ec8 <HAL_RCC_OscConfig+0x498>
 8005ee6:	e01e      	b.n	8005f26 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	69db      	ldr	r3, [r3, #28]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d107      	bne.n	8005f00 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e019      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
 8005ef4:	40021000 	.word	0x40021000
 8005ef8:	40007000 	.word	0x40007000
 8005efc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005f00:	4b0b      	ldr	r3, [pc, #44]	@ (8005f30 <HAL_RCC_OscConfig+0x500>)
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6a1b      	ldr	r3, [r3, #32]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d106      	bne.n	8005f22 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d001      	beq.n	8005f26 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e000      	b.n	8005f28 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3718      	adds	r7, #24
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	40021000 	.word	0x40021000

08005f34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e0d0      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f48:	4b6a      	ldr	r3, [pc, #424]	@ (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0307 	and.w	r3, r3, #7
 8005f50:	683a      	ldr	r2, [r7, #0]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d910      	bls.n	8005f78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f56:	4b67      	ldr	r3, [pc, #412]	@ (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f023 0207 	bic.w	r2, r3, #7
 8005f5e:	4965      	ldr	r1, [pc, #404]	@ (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f66:	4b63      	ldr	r3, [pc, #396]	@ (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0307 	and.w	r3, r3, #7
 8005f6e:	683a      	ldr	r2, [r7, #0]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d001      	beq.n	8005f78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e0b8      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0302 	and.w	r3, r3, #2
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d020      	beq.n	8005fc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d005      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f90:	4b59      	ldr	r3, [pc, #356]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	4a58      	ldr	r2, [pc, #352]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005f96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005f9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d005      	beq.n	8005fb4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fa8:	4b53      	ldr	r3, [pc, #332]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	4a52      	ldr	r2, [pc, #328]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005fae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005fb2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fb4:	4b50      	ldr	r3, [pc, #320]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	494d      	ldr	r1, [pc, #308]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d040      	beq.n	8006054 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d107      	bne.n	8005fea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fda:	4b47      	ldr	r3, [pc, #284]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d115      	bne.n	8006012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e07f      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d107      	bne.n	8006002 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ff2:	4b41      	ldr	r3, [pc, #260]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d109      	bne.n	8006012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e073      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006002:	4b3d      	ldr	r3, [pc, #244]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e06b      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006012:	4b39      	ldr	r3, [pc, #228]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f023 0203 	bic.w	r2, r3, #3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	4936      	ldr	r1, [pc, #216]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006020:	4313      	orrs	r3, r2
 8006022:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006024:	f7fd f964 	bl	80032f0 <HAL_GetTick>
 8006028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800602a:	e00a      	b.n	8006042 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800602c:	f7fd f960 	bl	80032f0 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800603a:	4293      	cmp	r3, r2
 800603c:	d901      	bls.n	8006042 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e053      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006042:	4b2d      	ldr	r3, [pc, #180]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f003 020c 	and.w	r2, r3, #12
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	429a      	cmp	r2, r3
 8006052:	d1eb      	bne.n	800602c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006054:	4b27      	ldr	r3, [pc, #156]	@ (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0307 	and.w	r3, r3, #7
 800605c:	683a      	ldr	r2, [r7, #0]
 800605e:	429a      	cmp	r2, r3
 8006060:	d210      	bcs.n	8006084 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006062:	4b24      	ldr	r3, [pc, #144]	@ (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f023 0207 	bic.w	r2, r3, #7
 800606a:	4922      	ldr	r1, [pc, #136]	@ (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	4313      	orrs	r3, r2
 8006070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006072:	4b20      	ldr	r3, [pc, #128]	@ (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0307 	and.w	r3, r3, #7
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	429a      	cmp	r2, r3
 800607e:	d001      	beq.n	8006084 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e032      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b00      	cmp	r3, #0
 800608e:	d008      	beq.n	80060a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006090:	4b19      	ldr	r3, [pc, #100]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	4916      	ldr	r1, [pc, #88]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0308 	and.w	r3, r3, #8
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d009      	beq.n	80060c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80060ae:	4b12      	ldr	r3, [pc, #72]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	00db      	lsls	r3, r3, #3
 80060bc:	490e      	ldr	r1, [pc, #56]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060c2:	f000 f821 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 80060c6:	4602      	mov	r2, r0
 80060c8:	4b0b      	ldr	r3, [pc, #44]	@ (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	091b      	lsrs	r3, r3, #4
 80060ce:	f003 030f 	and.w	r3, r3, #15
 80060d2:	490a      	ldr	r1, [pc, #40]	@ (80060fc <HAL_RCC_ClockConfig+0x1c8>)
 80060d4:	5ccb      	ldrb	r3, [r1, r3]
 80060d6:	fa22 f303 	lsr.w	r3, r2, r3
 80060da:	4a09      	ldr	r2, [pc, #36]	@ (8006100 <HAL_RCC_ClockConfig+0x1cc>)
 80060dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80060de:	4b09      	ldr	r3, [pc, #36]	@ (8006104 <HAL_RCC_ClockConfig+0x1d0>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fd f8c2 	bl	800326c <HAL_InitTick>

  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	40022000 	.word	0x40022000
 80060f8:	40021000 	.word	0x40021000
 80060fc:	0800a694 	.word	0x0800a694
 8006100:	200000a8 	.word	0x200000a8
 8006104:	200000ac 	.word	0x200000ac

08006108 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800610e:	2300      	movs	r3, #0
 8006110:	60fb      	str	r3, [r7, #12]
 8006112:	2300      	movs	r3, #0
 8006114:	60bb      	str	r3, [r7, #8]
 8006116:	2300      	movs	r3, #0
 8006118:	617b      	str	r3, [r7, #20]
 800611a:	2300      	movs	r3, #0
 800611c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800611e:	2300      	movs	r3, #0
 8006120:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006122:	4b1e      	ldr	r3, [pc, #120]	@ (800619c <HAL_RCC_GetSysClockFreq+0x94>)
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f003 030c 	and.w	r3, r3, #12
 800612e:	2b04      	cmp	r3, #4
 8006130:	d002      	beq.n	8006138 <HAL_RCC_GetSysClockFreq+0x30>
 8006132:	2b08      	cmp	r3, #8
 8006134:	d003      	beq.n	800613e <HAL_RCC_GetSysClockFreq+0x36>
 8006136:	e027      	b.n	8006188 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006138:	4b19      	ldr	r3, [pc, #100]	@ (80061a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800613a:	613b      	str	r3, [r7, #16]
      break;
 800613c:	e027      	b.n	800618e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	0c9b      	lsrs	r3, r3, #18
 8006142:	f003 030f 	and.w	r3, r3, #15
 8006146:	4a17      	ldr	r2, [pc, #92]	@ (80061a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006148:	5cd3      	ldrb	r3, [r2, r3]
 800614a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d010      	beq.n	8006178 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006156:	4b11      	ldr	r3, [pc, #68]	@ (800619c <HAL_RCC_GetSysClockFreq+0x94>)
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	0c5b      	lsrs	r3, r3, #17
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	4a11      	ldr	r2, [pc, #68]	@ (80061a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006162:	5cd3      	ldrb	r3, [r2, r3]
 8006164:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a0d      	ldr	r2, [pc, #52]	@ (80061a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800616a:	fb03 f202 	mul.w	r2, r3, r2
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	fbb2 f3f3 	udiv	r3, r2, r3
 8006174:	617b      	str	r3, [r7, #20]
 8006176:	e004      	b.n	8006182 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a0c      	ldr	r2, [pc, #48]	@ (80061ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800617c:	fb02 f303 	mul.w	r3, r2, r3
 8006180:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	613b      	str	r3, [r7, #16]
      break;
 8006186:	e002      	b.n	800618e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006188:	4b05      	ldr	r3, [pc, #20]	@ (80061a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800618a:	613b      	str	r3, [r7, #16]
      break;
 800618c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800618e:	693b      	ldr	r3, [r7, #16]
}
 8006190:	4618      	mov	r0, r3
 8006192:	371c      	adds	r7, #28
 8006194:	46bd      	mov	sp, r7
 8006196:	bc80      	pop	{r7}
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	40021000 	.word	0x40021000
 80061a0:	007a1200 	.word	0x007a1200
 80061a4:	0800a6ac 	.word	0x0800a6ac
 80061a8:	0800a6bc 	.word	0x0800a6bc
 80061ac:	003d0900 	.word	0x003d0900

080061b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061b0:	b480      	push	{r7}
 80061b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061b4:	4b02      	ldr	r3, [pc, #8]	@ (80061c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80061b6:	681b      	ldr	r3, [r3, #0]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bc80      	pop	{r7}
 80061be:	4770      	bx	lr
 80061c0:	200000a8 	.word	0x200000a8

080061c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80061c8:	f7ff fff2 	bl	80061b0 <HAL_RCC_GetHCLKFreq>
 80061cc:	4602      	mov	r2, r0
 80061ce:	4b05      	ldr	r3, [pc, #20]	@ (80061e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	0a1b      	lsrs	r3, r3, #8
 80061d4:	f003 0307 	and.w	r3, r3, #7
 80061d8:	4903      	ldr	r1, [pc, #12]	@ (80061e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061da:	5ccb      	ldrb	r3, [r1, r3]
 80061dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	40021000 	.word	0x40021000
 80061e8:	0800a6a4 	.word	0x0800a6a4

080061ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80061f0:	f7ff ffde 	bl	80061b0 <HAL_RCC_GetHCLKFreq>
 80061f4:	4602      	mov	r2, r0
 80061f6:	4b05      	ldr	r3, [pc, #20]	@ (800620c <HAL_RCC_GetPCLK2Freq+0x20>)
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	0adb      	lsrs	r3, r3, #11
 80061fc:	f003 0307 	and.w	r3, r3, #7
 8006200:	4903      	ldr	r1, [pc, #12]	@ (8006210 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006202:	5ccb      	ldrb	r3, [r1, r3]
 8006204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006208:	4618      	mov	r0, r3
 800620a:	bd80      	pop	{r7, pc}
 800620c:	40021000 	.word	0x40021000
 8006210:	0800a6a4 	.word	0x0800a6a4

08006214 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800621c:	4b0a      	ldr	r3, [pc, #40]	@ (8006248 <RCC_Delay+0x34>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a0a      	ldr	r2, [pc, #40]	@ (800624c <RCC_Delay+0x38>)
 8006222:	fba2 2303 	umull	r2, r3, r2, r3
 8006226:	0a5b      	lsrs	r3, r3, #9
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	fb02 f303 	mul.w	r3, r2, r3
 800622e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006230:	bf00      	nop
  }
  while (Delay --);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	1e5a      	subs	r2, r3, #1
 8006236:	60fa      	str	r2, [r7, #12]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d1f9      	bne.n	8006230 <RCC_Delay+0x1c>
}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	bc80      	pop	{r7}
 8006246:	4770      	bx	lr
 8006248:	200000a8 	.word	0x200000a8
 800624c:	10624dd3 	.word	0x10624dd3

08006250 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b086      	sub	sp, #24
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006258:	2300      	movs	r3, #0
 800625a:	613b      	str	r3, [r7, #16]
 800625c:	2300      	movs	r3, #0
 800625e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f003 0301 	and.w	r3, r3, #1
 8006268:	2b00      	cmp	r3, #0
 800626a:	d07d      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800626c:	2300      	movs	r3, #0
 800626e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006270:	4b4f      	ldr	r3, [pc, #316]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10d      	bne.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800627c:	4b4c      	ldr	r3, [pc, #304]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800627e:	69db      	ldr	r3, [r3, #28]
 8006280:	4a4b      	ldr	r2, [pc, #300]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006282:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006286:	61d3      	str	r3, [r2, #28]
 8006288:	4b49      	ldr	r3, [pc, #292]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800628a:	69db      	ldr	r3, [r3, #28]
 800628c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006290:	60bb      	str	r3, [r7, #8]
 8006292:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006294:	2301      	movs	r3, #1
 8006296:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006298:	4b46      	ldr	r3, [pc, #280]	@ (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d118      	bne.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062a4:	4b43      	ldr	r3, [pc, #268]	@ (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a42      	ldr	r2, [pc, #264]	@ (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062b0:	f7fd f81e 	bl	80032f0 <HAL_GetTick>
 80062b4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062b6:	e008      	b.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062b8:	f7fd f81a 	bl	80032f0 <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	2b64      	cmp	r3, #100	@ 0x64
 80062c4:	d901      	bls.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80062c6:	2303      	movs	r3, #3
 80062c8:	e06d      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062ca:	4b3a      	ldr	r3, [pc, #232]	@ (80063b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0f0      	beq.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80062d6:	4b36      	ldr	r3, [pc, #216]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062de:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d02e      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d027      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80062f4:	4b2e      	ldr	r3, [pc, #184]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062fc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80062fe:	4b2e      	ldr	r3, [pc, #184]	@ (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006300:	2201      	movs	r2, #1
 8006302:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006304:	4b2c      	ldr	r3, [pc, #176]	@ (80063b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006306:	2200      	movs	r2, #0
 8006308:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800630a:	4a29      	ldr	r2, [pc, #164]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	2b00      	cmp	r3, #0
 8006318:	d014      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800631a:	f7fc ffe9 	bl	80032f0 <HAL_GetTick>
 800631e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006320:	e00a      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006322:	f7fc ffe5 	bl	80032f0 <HAL_GetTick>
 8006326:	4602      	mov	r2, r0
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006330:	4293      	cmp	r3, r2
 8006332:	d901      	bls.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e036      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006338:	4b1d      	ldr	r3, [pc, #116]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800633a:	6a1b      	ldr	r3, [r3, #32]
 800633c:	f003 0302 	and.w	r3, r3, #2
 8006340:	2b00      	cmp	r3, #0
 8006342:	d0ee      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006344:	4b1a      	ldr	r3, [pc, #104]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006346:	6a1b      	ldr	r3, [r3, #32]
 8006348:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	4917      	ldr	r1, [pc, #92]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006352:	4313      	orrs	r3, r2
 8006354:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006356:	7dfb      	ldrb	r3, [r7, #23]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d105      	bne.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800635c:	4b14      	ldr	r3, [pc, #80]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800635e:	69db      	ldr	r3, [r3, #28]
 8006360:	4a13      	ldr	r2, [pc, #76]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006362:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006366:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 0302 	and.w	r3, r3, #2
 8006370:	2b00      	cmp	r3, #0
 8006372:	d008      	beq.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006374:	4b0e      	ldr	r3, [pc, #56]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	490b      	ldr	r1, [pc, #44]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006382:	4313      	orrs	r3, r2
 8006384:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0310 	and.w	r3, r3, #16
 800638e:	2b00      	cmp	r3, #0
 8006390:	d008      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006392:	4b07      	ldr	r3, [pc, #28]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	4904      	ldr	r1, [pc, #16]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063a0:	4313      	orrs	r3, r2
 80063a2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3718      	adds	r7, #24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	40021000 	.word	0x40021000
 80063b4:	40007000 	.word	0x40007000
 80063b8:	42420440 	.word	0x42420440

080063bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b088      	sub	sp, #32
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80063c4:	2300      	movs	r3, #0
 80063c6:	617b      	str	r3, [r7, #20]
 80063c8:	2300      	movs	r3, #0
 80063ca:	61fb      	str	r3, [r7, #28]
 80063cc:	2300      	movs	r3, #0
 80063ce:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80063d0:	2300      	movs	r3, #0
 80063d2:	60fb      	str	r3, [r7, #12]
 80063d4:	2300      	movs	r3, #0
 80063d6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2b10      	cmp	r3, #16
 80063dc:	d00a      	beq.n	80063f4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b10      	cmp	r3, #16
 80063e2:	f200 808a 	bhi.w	80064fa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d045      	beq.n	8006478 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d075      	beq.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80063f2:	e082      	b.n	80064fa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80063f4:	4b46      	ldr	r3, [pc, #280]	@ (8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80063fa:	4b45      	ldr	r3, [pc, #276]	@ (8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d07b      	beq.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	0c9b      	lsrs	r3, r3, #18
 800640a:	f003 030f 	and.w	r3, r3, #15
 800640e:	4a41      	ldr	r2, [pc, #260]	@ (8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8006410:	5cd3      	ldrb	r3, [r2, r3]
 8006412:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d015      	beq.n	800644a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800641e:	4b3c      	ldr	r3, [pc, #240]	@ (8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	0c5b      	lsrs	r3, r3, #17
 8006424:	f003 0301 	and.w	r3, r3, #1
 8006428:	4a3b      	ldr	r2, [pc, #236]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800642a:	5cd3      	ldrb	r3, [r2, r3]
 800642c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006434:	2b00      	cmp	r3, #0
 8006436:	d00d      	beq.n	8006454 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006438:	4a38      	ldr	r2, [pc, #224]	@ (800651c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	fb02 f303 	mul.w	r3, r2, r3
 8006446:	61fb      	str	r3, [r7, #28]
 8006448:	e004      	b.n	8006454 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	4a34      	ldr	r2, [pc, #208]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800644e:	fb02 f303 	mul.w	r3, r2, r3
 8006452:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006454:	4b2e      	ldr	r3, [pc, #184]	@ (8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800645c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006460:	d102      	bne.n	8006468 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	61bb      	str	r3, [r7, #24]
      break;
 8006466:	e04a      	b.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	005b      	lsls	r3, r3, #1
 800646c:	4a2d      	ldr	r2, [pc, #180]	@ (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800646e:	fba2 2303 	umull	r2, r3, r2, r3
 8006472:	085b      	lsrs	r3, r3, #1
 8006474:	61bb      	str	r3, [r7, #24]
      break;
 8006476:	e042      	b.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8006478:	4b25      	ldr	r3, [pc, #148]	@ (8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006484:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006488:	d108      	bne.n	800649c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f003 0302 	and.w	r3, r3, #2
 8006490:	2b00      	cmp	r3, #0
 8006492:	d003      	beq.n	800649c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8006494:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006498:	61bb      	str	r3, [r7, #24]
 800649a:	e01f      	b.n	80064dc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064a6:	d109      	bne.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80064a8:	4b19      	ldr	r3, [pc, #100]	@ (8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80064aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ac:	f003 0302 	and.w	r3, r3, #2
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d003      	beq.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80064b4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80064b8:	61bb      	str	r3, [r7, #24]
 80064ba:	e00f      	b.n	80064dc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064c6:	d11c      	bne.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80064c8:	4b11      	ldr	r3, [pc, #68]	@ (8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d016      	beq.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80064d4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80064d8:	61bb      	str	r3, [r7, #24]
      break;
 80064da:	e012      	b.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80064dc:	e011      	b.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80064de:	f7ff fe85 	bl	80061ec <HAL_RCC_GetPCLK2Freq>
 80064e2:	4602      	mov	r2, r0
 80064e4:	4b0a      	ldr	r3, [pc, #40]	@ (8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	0b9b      	lsrs	r3, r3, #14
 80064ea:	f003 0303 	and.w	r3, r3, #3
 80064ee:	3301      	adds	r3, #1
 80064f0:	005b      	lsls	r3, r3, #1
 80064f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f6:	61bb      	str	r3, [r7, #24]
      break;
 80064f8:	e004      	b.n	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80064fa:	bf00      	nop
 80064fc:	e002      	b.n	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80064fe:	bf00      	nop
 8006500:	e000      	b.n	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006502:	bf00      	nop
    }
  }
  return (frequency);
 8006504:	69bb      	ldr	r3, [r7, #24]
}
 8006506:	4618      	mov	r0, r3
 8006508:	3720      	adds	r7, #32
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
 800650e:	bf00      	nop
 8006510:	40021000 	.word	0x40021000
 8006514:	0800a6c0 	.word	0x0800a6c0
 8006518:	0800a6d0 	.word	0x0800a6d0
 800651c:	007a1200 	.word	0x007a1200
 8006520:	003d0900 	.word	0x003d0900
 8006524:	aaaaaaab 	.word	0xaaaaaaab

08006528 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e041      	b.n	80065be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b00      	cmp	r3, #0
 8006544:	d106      	bne.n	8006554 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f7fc fcd6 	bl	8002f00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	3304      	adds	r3, #4
 8006564:	4619      	mov	r1, r3
 8006566:	4610      	mov	r0, r2
 8006568:	f000 fd48 	bl	8006ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3708      	adds	r7, #8
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}
	...

080065c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b085      	sub	sp, #20
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d001      	beq.n	80065e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e03a      	b.n	8006656 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2202      	movs	r2, #2
 80065e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	68da      	ldr	r2, [r3, #12]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f042 0201 	orr.w	r2, r2, #1
 80065f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a18      	ldr	r2, [pc, #96]	@ (8006660 <HAL_TIM_Base_Start_IT+0x98>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d00e      	beq.n	8006620 <HAL_TIM_Base_Start_IT+0x58>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800660a:	d009      	beq.n	8006620 <HAL_TIM_Base_Start_IT+0x58>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a14      	ldr	r2, [pc, #80]	@ (8006664 <HAL_TIM_Base_Start_IT+0x9c>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d004      	beq.n	8006620 <HAL_TIM_Base_Start_IT+0x58>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a13      	ldr	r2, [pc, #76]	@ (8006668 <HAL_TIM_Base_Start_IT+0xa0>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d111      	bne.n	8006644 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f003 0307 	and.w	r3, r3, #7
 800662a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2b06      	cmp	r3, #6
 8006630:	d010      	beq.n	8006654 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f042 0201 	orr.w	r2, r2, #1
 8006640:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006642:	e007      	b.n	8006654 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0201 	orr.w	r2, r2, #1
 8006652:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	bc80      	pop	{r7}
 800665e:	4770      	bx	lr
 8006660:	40012c00 	.word	0x40012c00
 8006664:	40000400 	.word	0x40000400
 8006668:	40000800 	.word	0x40000800

0800666c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d101      	bne.n	800667e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e041      	b.n	8006702 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006684:	b2db      	uxtb	r3, r3
 8006686:	2b00      	cmp	r3, #0
 8006688:	d106      	bne.n	8006698 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 f839 	bl	800670a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2202      	movs	r2, #2
 800669c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	3304      	adds	r3, #4
 80066a8:	4619      	mov	r1, r3
 80066aa:	4610      	mov	r0, r2
 80066ac:	f000 fca6 	bl	8006ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3708      	adds	r7, #8
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}

0800670a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800670a:	b480      	push	{r7}
 800670c:	b083      	sub	sp, #12
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006712:	bf00      	nop
 8006714:	370c      	adds	r7, #12
 8006716:	46bd      	mov	sp, r7
 8006718:	bc80      	pop	{r7}
 800671a:	4770      	bx	lr

0800671c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d109      	bne.n	8006740 <HAL_TIM_PWM_Start+0x24>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b01      	cmp	r3, #1
 8006736:	bf14      	ite	ne
 8006738:	2301      	movne	r3, #1
 800673a:	2300      	moveq	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	e022      	b.n	8006786 <HAL_TIM_PWM_Start+0x6a>
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	2b04      	cmp	r3, #4
 8006744:	d109      	bne.n	800675a <HAL_TIM_PWM_Start+0x3e>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800674c:	b2db      	uxtb	r3, r3
 800674e:	2b01      	cmp	r3, #1
 8006750:	bf14      	ite	ne
 8006752:	2301      	movne	r3, #1
 8006754:	2300      	moveq	r3, #0
 8006756:	b2db      	uxtb	r3, r3
 8006758:	e015      	b.n	8006786 <HAL_TIM_PWM_Start+0x6a>
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	2b08      	cmp	r3, #8
 800675e:	d109      	bne.n	8006774 <HAL_TIM_PWM_Start+0x58>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006766:	b2db      	uxtb	r3, r3
 8006768:	2b01      	cmp	r3, #1
 800676a:	bf14      	ite	ne
 800676c:	2301      	movne	r3, #1
 800676e:	2300      	moveq	r3, #0
 8006770:	b2db      	uxtb	r3, r3
 8006772:	e008      	b.n	8006786 <HAL_TIM_PWM_Start+0x6a>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800677a:	b2db      	uxtb	r3, r3
 800677c:	2b01      	cmp	r3, #1
 800677e:	bf14      	ite	ne
 8006780:	2301      	movne	r3, #1
 8006782:	2300      	moveq	r3, #0
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e05e      	b.n	800684c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d104      	bne.n	800679e <HAL_TIM_PWM_Start+0x82>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800679c:	e013      	b.n	80067c6 <HAL_TIM_PWM_Start+0xaa>
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	2b04      	cmp	r3, #4
 80067a2:	d104      	bne.n	80067ae <HAL_TIM_PWM_Start+0x92>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2202      	movs	r2, #2
 80067a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067ac:	e00b      	b.n	80067c6 <HAL_TIM_PWM_Start+0xaa>
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	2b08      	cmp	r3, #8
 80067b2:	d104      	bne.n	80067be <HAL_TIM_PWM_Start+0xa2>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2202      	movs	r2, #2
 80067b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067bc:	e003      	b.n	80067c6 <HAL_TIM_PWM_Start+0xaa>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2202      	movs	r2, #2
 80067c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2201      	movs	r2, #1
 80067cc:	6839      	ldr	r1, [r7, #0]
 80067ce:	4618      	mov	r0, r3
 80067d0:	f000 fea0 	bl	8007514 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a1e      	ldr	r2, [pc, #120]	@ (8006854 <HAL_TIM_PWM_Start+0x138>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d107      	bne.n	80067ee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80067ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a18      	ldr	r2, [pc, #96]	@ (8006854 <HAL_TIM_PWM_Start+0x138>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d00e      	beq.n	8006816 <HAL_TIM_PWM_Start+0xfa>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006800:	d009      	beq.n	8006816 <HAL_TIM_PWM_Start+0xfa>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a14      	ldr	r2, [pc, #80]	@ (8006858 <HAL_TIM_PWM_Start+0x13c>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d004      	beq.n	8006816 <HAL_TIM_PWM_Start+0xfa>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a12      	ldr	r2, [pc, #72]	@ (800685c <HAL_TIM_PWM_Start+0x140>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d111      	bne.n	800683a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	f003 0307 	and.w	r3, r3, #7
 8006820:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2b06      	cmp	r3, #6
 8006826:	d010      	beq.n	800684a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f042 0201 	orr.w	r2, r2, #1
 8006836:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006838:	e007      	b.n	800684a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f042 0201 	orr.w	r2, r2, #1
 8006848:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	40012c00 	.word	0x40012c00
 8006858:	40000400 	.word	0x40000400
 800685c:	40000800 	.word	0x40000800

08006860 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b086      	sub	sp, #24
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d101      	bne.n	8006874 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e093      	b.n	800699c <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800687a:	b2db      	uxtb	r3, r3
 800687c:	2b00      	cmp	r3, #0
 800687e:	d106      	bne.n	800688e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f7fc fb71 	bl	8002f70 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2202      	movs	r2, #2
 8006892:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	6812      	ldr	r2, [r2, #0]
 80068a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068a4:	f023 0307 	bic.w	r3, r3, #7
 80068a8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	3304      	adds	r3, #4
 80068b2:	4619      	mov	r1, r3
 80068b4:	4610      	mov	r0, r2
 80068b6:	f000 fba1 	bl	8006ffc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	699b      	ldr	r3, [r3, #24]
 80068c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	6a1b      	ldr	r3, [r3, #32]
 80068d0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	4313      	orrs	r3, r2
 80068da:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068e2:	f023 0303 	bic.w	r3, r3, #3
 80068e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	689a      	ldr	r2, [r3, #8]
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	021b      	lsls	r3, r3, #8
 80068f2:	4313      	orrs	r3, r2
 80068f4:	693a      	ldr	r2, [r7, #16]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006900:	f023 030c 	bic.w	r3, r3, #12
 8006904:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800690c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006910:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	68da      	ldr	r2, [r3, #12]
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	69db      	ldr	r3, [r3, #28]
 800691a:	021b      	lsls	r3, r3, #8
 800691c:	4313      	orrs	r3, r2
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	4313      	orrs	r3, r2
 8006922:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	011a      	lsls	r2, r3, #4
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	031b      	lsls	r3, r3, #12
 8006930:	4313      	orrs	r3, r2
 8006932:	693a      	ldr	r2, [r7, #16]
 8006934:	4313      	orrs	r3, r2
 8006936:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800693e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	685a      	ldr	r2, [r3, #4]
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	695b      	ldr	r3, [r3, #20]
 8006948:	011b      	lsls	r3, r3, #4
 800694a:	4313      	orrs	r3, r2
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	4313      	orrs	r3, r2
 8006950:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	693a      	ldr	r2, [r7, #16]
 8006960:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2201      	movs	r2, #1
 800696e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2201      	movs	r2, #1
 8006986:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3718      	adds	r7, #24
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80069b4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80069bc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069c4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80069cc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d110      	bne.n	80069f6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80069d4:	7bfb      	ldrb	r3, [r7, #15]
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d102      	bne.n	80069e0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80069da:	7b7b      	ldrb	r3, [r7, #13]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d001      	beq.n	80069e4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e069      	b.n	8006ab8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2202      	movs	r2, #2
 80069e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2202      	movs	r2, #2
 80069f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069f4:	e031      	b.n	8006a5a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	2b04      	cmp	r3, #4
 80069fa:	d110      	bne.n	8006a1e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80069fc:	7bbb      	ldrb	r3, [r7, #14]
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d102      	bne.n	8006a08 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006a02:	7b3b      	ldrb	r3, [r7, #12]
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d001      	beq.n	8006a0c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e055      	b.n	8006ab8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2202      	movs	r2, #2
 8006a10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2202      	movs	r2, #2
 8006a18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a1c:	e01d      	b.n	8006a5a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006a1e:	7bfb      	ldrb	r3, [r7, #15]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d108      	bne.n	8006a36 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006a24:	7bbb      	ldrb	r3, [r7, #14]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d105      	bne.n	8006a36 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006a2a:	7b7b      	ldrb	r3, [r7, #13]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d102      	bne.n	8006a36 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006a30:	7b3b      	ldrb	r3, [r7, #12]
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d001      	beq.n	8006a3a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e03e      	b.n	8006ab8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2202      	movs	r2, #2
 8006a3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2202      	movs	r2, #2
 8006a46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2202      	movs	r2, #2
 8006a4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2202      	movs	r2, #2
 8006a56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d003      	beq.n	8006a68 <HAL_TIM_Encoder_Start+0xc4>
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	2b04      	cmp	r3, #4
 8006a64:	d008      	beq.n	8006a78 <HAL_TIM_Encoder_Start+0xd4>
 8006a66:	e00f      	b.n	8006a88 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	2100      	movs	r1, #0
 8006a70:	4618      	mov	r0, r3
 8006a72:	f000 fd4f 	bl	8007514 <TIM_CCxChannelCmd>
      break;
 8006a76:	e016      	b.n	8006aa6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	2104      	movs	r1, #4
 8006a80:	4618      	mov	r0, r3
 8006a82:	f000 fd47 	bl	8007514 <TIM_CCxChannelCmd>
      break;
 8006a86:	e00e      	b.n	8006aa6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	2100      	movs	r1, #0
 8006a90:	4618      	mov	r0, r3
 8006a92:	f000 fd3f 	bl	8007514 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	2104      	movs	r1, #4
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 fd38 	bl	8007514 <TIM_CCxChannelCmd>
      break;
 8006aa4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f042 0201 	orr.w	r2, r2, #1
 8006ab4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006ab6:	2300      	movs	r3, #0
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3710      	adds	r7, #16
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	f003 0302 	and.w	r3, r3, #2
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d020      	beq.n	8006b24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f003 0302 	and.w	r3, r3, #2
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d01b      	beq.n	8006b24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f06f 0202 	mvn.w	r2, #2
 8006af4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	f003 0303 	and.w	r3, r3, #3
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fa5a 	bl	8006fc4 <HAL_TIM_IC_CaptureCallback>
 8006b10:	e005      	b.n	8006b1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 fa4d 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fa5c 	bl	8006fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	f003 0304 	and.w	r3, r3, #4
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d020      	beq.n	8006b70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d01b      	beq.n	8006b70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f06f 0204 	mvn.w	r2, #4
 8006b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2202      	movs	r2, #2
 8006b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	699b      	ldr	r3, [r3, #24]
 8006b4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d003      	beq.n	8006b5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 fa34 	bl	8006fc4 <HAL_TIM_IC_CaptureCallback>
 8006b5c:	e005      	b.n	8006b6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 fa27 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 fa36 	bl	8006fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f003 0308 	and.w	r3, r3, #8
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d020      	beq.n	8006bbc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f003 0308 	and.w	r3, r3, #8
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d01b      	beq.n	8006bbc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f06f 0208 	mvn.w	r2, #8
 8006b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2204      	movs	r2, #4
 8006b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	69db      	ldr	r3, [r3, #28]
 8006b9a:	f003 0303 	and.w	r3, r3, #3
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d003      	beq.n	8006baa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 fa0e 	bl	8006fc4 <HAL_TIM_IC_CaptureCallback>
 8006ba8:	e005      	b.n	8006bb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 fa01 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 fa10 	bl	8006fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f003 0310 	and.w	r3, r3, #16
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d020      	beq.n	8006c08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f003 0310 	and.w	r3, r3, #16
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d01b      	beq.n	8006c08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f06f 0210 	mvn.w	r2, #16
 8006bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2208      	movs	r2, #8
 8006bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	69db      	ldr	r3, [r3, #28]
 8006be6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d003      	beq.n	8006bf6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f9e8 	bl	8006fc4 <HAL_TIM_IC_CaptureCallback>
 8006bf4:	e005      	b.n	8006c02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f9db 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f9ea 	bl	8006fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	f003 0301 	and.w	r3, r3, #1
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00c      	beq.n	8006c2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f003 0301 	and.w	r3, r3, #1
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d007      	beq.n	8006c2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f06f 0201 	mvn.w	r2, #1
 8006c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f7fb fb02 	bl	8002230 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d00c      	beq.n	8006c50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d007      	beq.n	8006c50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 fced 	bl	800762a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00c      	beq.n	8006c74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d007      	beq.n	8006c74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 f9ba 	bl	8006fe8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	f003 0320 	and.w	r3, r3, #32
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00c      	beq.n	8006c98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f003 0320 	and.w	r3, r3, #32
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d007      	beq.n	8006c98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f06f 0220 	mvn.w	r2, #32
 8006c90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f000 fcc0 	bl	8007618 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c98:	bf00      	nop
 8006c9a:	3710      	adds	r7, #16
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b086      	sub	sp, #24
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cac:	2300      	movs	r3, #0
 8006cae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d101      	bne.n	8006cbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006cba:	2302      	movs	r3, #2
 8006cbc:	e0ae      	b.n	8006e1c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2b0c      	cmp	r3, #12
 8006cca:	f200 809f 	bhi.w	8006e0c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006cce:	a201      	add	r2, pc, #4	@ (adr r2, 8006cd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd4:	08006d09 	.word	0x08006d09
 8006cd8:	08006e0d 	.word	0x08006e0d
 8006cdc:	08006e0d 	.word	0x08006e0d
 8006ce0:	08006e0d 	.word	0x08006e0d
 8006ce4:	08006d49 	.word	0x08006d49
 8006ce8:	08006e0d 	.word	0x08006e0d
 8006cec:	08006e0d 	.word	0x08006e0d
 8006cf0:	08006e0d 	.word	0x08006e0d
 8006cf4:	08006d8b 	.word	0x08006d8b
 8006cf8:	08006e0d 	.word	0x08006e0d
 8006cfc:	08006e0d 	.word	0x08006e0d
 8006d00:	08006e0d 	.word	0x08006e0d
 8006d04:	08006dcb 	.word	0x08006dcb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68b9      	ldr	r1, [r7, #8]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f000 f9e2 	bl	80070d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	699a      	ldr	r2, [r3, #24]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f042 0208 	orr.w	r2, r2, #8
 8006d22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	699a      	ldr	r2, [r3, #24]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f022 0204 	bic.w	r2, r2, #4
 8006d32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	6999      	ldr	r1, [r3, #24]
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	691a      	ldr	r2, [r3, #16]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	430a      	orrs	r2, r1
 8006d44:	619a      	str	r2, [r3, #24]
      break;
 8006d46:	e064      	b.n	8006e12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68b9      	ldr	r1, [r7, #8]
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f000 fa28 	bl	80071a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	699a      	ldr	r2, [r3, #24]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	699a      	ldr	r2, [r3, #24]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	6999      	ldr	r1, [r3, #24]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	021a      	lsls	r2, r3, #8
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	430a      	orrs	r2, r1
 8006d86:	619a      	str	r2, [r3, #24]
      break;
 8006d88:	e043      	b.n	8006e12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68b9      	ldr	r1, [r7, #8]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f000 fa71 	bl	8007278 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	69da      	ldr	r2, [r3, #28]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f042 0208 	orr.w	r2, r2, #8
 8006da4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	69da      	ldr	r2, [r3, #28]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f022 0204 	bic.w	r2, r2, #4
 8006db4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	69d9      	ldr	r1, [r3, #28]
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	691a      	ldr	r2, [r3, #16]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	61da      	str	r2, [r3, #28]
      break;
 8006dc8:	e023      	b.n	8006e12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68b9      	ldr	r1, [r7, #8]
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f000 fabb 	bl	800734c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69da      	ldr	r2, [r3, #28]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006de4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	69da      	ldr	r2, [r3, #28]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006df4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	69d9      	ldr	r1, [r3, #28]
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	021a      	lsls	r2, r3, #8
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	430a      	orrs	r2, r1
 8006e08:	61da      	str	r2, [r3, #28]
      break;
 8006e0a:	e002      	b.n	8006e12 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	75fb      	strb	r3, [r7, #23]
      break;
 8006e10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3718      	adds	r7, #24
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d101      	bne.n	8006e40 <HAL_TIM_ConfigClockSource+0x1c>
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	e0b4      	b.n	8006faa <HAL_TIM_ConfigClockSource+0x186>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2202      	movs	r2, #2
 8006e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006e5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68ba      	ldr	r2, [r7, #8]
 8006e6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e78:	d03e      	beq.n	8006ef8 <HAL_TIM_ConfigClockSource+0xd4>
 8006e7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e7e:	f200 8087 	bhi.w	8006f90 <HAL_TIM_ConfigClockSource+0x16c>
 8006e82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e86:	f000 8086 	beq.w	8006f96 <HAL_TIM_ConfigClockSource+0x172>
 8006e8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e8e:	d87f      	bhi.n	8006f90 <HAL_TIM_ConfigClockSource+0x16c>
 8006e90:	2b70      	cmp	r3, #112	@ 0x70
 8006e92:	d01a      	beq.n	8006eca <HAL_TIM_ConfigClockSource+0xa6>
 8006e94:	2b70      	cmp	r3, #112	@ 0x70
 8006e96:	d87b      	bhi.n	8006f90 <HAL_TIM_ConfigClockSource+0x16c>
 8006e98:	2b60      	cmp	r3, #96	@ 0x60
 8006e9a:	d050      	beq.n	8006f3e <HAL_TIM_ConfigClockSource+0x11a>
 8006e9c:	2b60      	cmp	r3, #96	@ 0x60
 8006e9e:	d877      	bhi.n	8006f90 <HAL_TIM_ConfigClockSource+0x16c>
 8006ea0:	2b50      	cmp	r3, #80	@ 0x50
 8006ea2:	d03c      	beq.n	8006f1e <HAL_TIM_ConfigClockSource+0xfa>
 8006ea4:	2b50      	cmp	r3, #80	@ 0x50
 8006ea6:	d873      	bhi.n	8006f90 <HAL_TIM_ConfigClockSource+0x16c>
 8006ea8:	2b40      	cmp	r3, #64	@ 0x40
 8006eaa:	d058      	beq.n	8006f5e <HAL_TIM_ConfigClockSource+0x13a>
 8006eac:	2b40      	cmp	r3, #64	@ 0x40
 8006eae:	d86f      	bhi.n	8006f90 <HAL_TIM_ConfigClockSource+0x16c>
 8006eb0:	2b30      	cmp	r3, #48	@ 0x30
 8006eb2:	d064      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x15a>
 8006eb4:	2b30      	cmp	r3, #48	@ 0x30
 8006eb6:	d86b      	bhi.n	8006f90 <HAL_TIM_ConfigClockSource+0x16c>
 8006eb8:	2b20      	cmp	r3, #32
 8006eba:	d060      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x15a>
 8006ebc:	2b20      	cmp	r3, #32
 8006ebe:	d867      	bhi.n	8006f90 <HAL_TIM_ConfigClockSource+0x16c>
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d05c      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x15a>
 8006ec4:	2b10      	cmp	r3, #16
 8006ec6:	d05a      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x15a>
 8006ec8:	e062      	b.n	8006f90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006eda:	f000 fafc 	bl	80074d6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006eec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68ba      	ldr	r2, [r7, #8]
 8006ef4:	609a      	str	r2, [r3, #8]
      break;
 8006ef6:	e04f      	b.n	8006f98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f08:	f000 fae5 	bl	80074d6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	689a      	ldr	r2, [r3, #8]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f1a:	609a      	str	r2, [r3, #8]
      break;
 8006f1c:	e03c      	b.n	8006f98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f2a:	461a      	mov	r2, r3
 8006f2c:	f000 fa5c 	bl	80073e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2150      	movs	r1, #80	@ 0x50
 8006f36:	4618      	mov	r0, r3
 8006f38:	f000 fab3 	bl	80074a2 <TIM_ITRx_SetConfig>
      break;
 8006f3c:	e02c      	b.n	8006f98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	f000 fa7a 	bl	8007444 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2160      	movs	r1, #96	@ 0x60
 8006f56:	4618      	mov	r0, r3
 8006f58:	f000 faa3 	bl	80074a2 <TIM_ITRx_SetConfig>
      break;
 8006f5c:	e01c      	b.n	8006f98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	f000 fa3c 	bl	80073e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2140      	movs	r1, #64	@ 0x40
 8006f76:	4618      	mov	r0, r3
 8006f78:	f000 fa93 	bl	80074a2 <TIM_ITRx_SetConfig>
      break;
 8006f7c:	e00c      	b.n	8006f98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4619      	mov	r1, r3
 8006f88:	4610      	mov	r0, r2
 8006f8a:	f000 fa8a 	bl	80074a2 <TIM_ITRx_SetConfig>
      break;
 8006f8e:	e003      	b.n	8006f98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	73fb      	strb	r3, [r7, #15]
      break;
 8006f94:	e000      	b.n	8006f98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006f96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3710      	adds	r7, #16
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b083      	sub	sp, #12
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006fba:	bf00      	nop
 8006fbc:	370c      	adds	r7, #12
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bc80      	pop	{r7}
 8006fc2:	4770      	bx	lr

08006fc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bc80      	pop	{r7}
 8006fd4:	4770      	bx	lr

08006fd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	b083      	sub	sp, #12
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fde:	bf00      	nop
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bc80      	pop	{r7}
 8006fe6:	4770      	bx	lr

08006fe8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ff0:	bf00      	nop
 8006ff2:	370c      	adds	r7, #12
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bc80      	pop	{r7}
 8006ff8:	4770      	bx	lr
	...

08006ffc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b085      	sub	sp, #20
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	4a2f      	ldr	r2, [pc, #188]	@ (80070cc <TIM_Base_SetConfig+0xd0>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d00b      	beq.n	800702c <TIM_Base_SetConfig+0x30>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800701a:	d007      	beq.n	800702c <TIM_Base_SetConfig+0x30>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a2c      	ldr	r2, [pc, #176]	@ (80070d0 <TIM_Base_SetConfig+0xd4>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d003      	beq.n	800702c <TIM_Base_SetConfig+0x30>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a2b      	ldr	r2, [pc, #172]	@ (80070d4 <TIM_Base_SetConfig+0xd8>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d108      	bne.n	800703e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007032:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	4313      	orrs	r3, r2
 800703c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a22      	ldr	r2, [pc, #136]	@ (80070cc <TIM_Base_SetConfig+0xd0>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d00b      	beq.n	800705e <TIM_Base_SetConfig+0x62>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800704c:	d007      	beq.n	800705e <TIM_Base_SetConfig+0x62>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a1f      	ldr	r2, [pc, #124]	@ (80070d0 <TIM_Base_SetConfig+0xd4>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d003      	beq.n	800705e <TIM_Base_SetConfig+0x62>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a1e      	ldr	r2, [pc, #120]	@ (80070d4 <TIM_Base_SetConfig+0xd8>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d108      	bne.n	8007070 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007064:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	4313      	orrs	r3, r2
 800706e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	695b      	ldr	r3, [r3, #20]
 800707a:	4313      	orrs	r3, r2
 800707c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	68fa      	ldr	r2, [r7, #12]
 8007082:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	689a      	ldr	r2, [r3, #8]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	4a0d      	ldr	r2, [pc, #52]	@ (80070cc <TIM_Base_SetConfig+0xd0>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d103      	bne.n	80070a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	691a      	ldr	r2, [r3, #16]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	691b      	ldr	r3, [r3, #16]
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d005      	beq.n	80070c2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	691b      	ldr	r3, [r3, #16]
 80070ba:	f023 0201 	bic.w	r2, r3, #1
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	611a      	str	r2, [r3, #16]
  }
}
 80070c2:	bf00      	nop
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bc80      	pop	{r7}
 80070ca:	4770      	bx	lr
 80070cc:	40012c00 	.word	0x40012c00
 80070d0:	40000400 	.word	0x40000400
 80070d4:	40000800 	.word	0x40000800

080070d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070d8:	b480      	push	{r7}
 80070da:	b087      	sub	sp, #28
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a1b      	ldr	r3, [r3, #32]
 80070e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6a1b      	ldr	r3, [r3, #32]
 80070ec:	f023 0201 	bic.w	r2, r3, #1
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007106:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f023 0303 	bic.w	r3, r3, #3
 800710e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	4313      	orrs	r3, r2
 8007118:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	f023 0302 	bic.w	r3, r3, #2
 8007120:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	4313      	orrs	r3, r2
 800712a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a1c      	ldr	r2, [pc, #112]	@ (80071a0 <TIM_OC1_SetConfig+0xc8>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d10c      	bne.n	800714e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	f023 0308 	bic.w	r3, r3, #8
 800713a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	697a      	ldr	r2, [r7, #20]
 8007142:	4313      	orrs	r3, r2
 8007144:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	f023 0304 	bic.w	r3, r3, #4
 800714c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a13      	ldr	r2, [pc, #76]	@ (80071a0 <TIM_OC1_SetConfig+0xc8>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d111      	bne.n	800717a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800715c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007164:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	695b      	ldr	r3, [r3, #20]
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	4313      	orrs	r3, r2
 800716e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	699b      	ldr	r3, [r3, #24]
 8007174:	693a      	ldr	r2, [r7, #16]
 8007176:	4313      	orrs	r3, r2
 8007178:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	685a      	ldr	r2, [r3, #4]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	621a      	str	r2, [r3, #32]
}
 8007194:	bf00      	nop
 8007196:	371c      	adds	r7, #28
 8007198:	46bd      	mov	sp, r7
 800719a:	bc80      	pop	{r7}
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	40012c00 	.word	0x40012c00

080071a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b087      	sub	sp, #28
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a1b      	ldr	r3, [r3, #32]
 80071b8:	f023 0210 	bic.w	r2, r3, #16
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	699b      	ldr	r3, [r3, #24]
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	021b      	lsls	r3, r3, #8
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	f023 0320 	bic.w	r3, r3, #32
 80071ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	011b      	lsls	r3, r3, #4
 80071f6:	697a      	ldr	r2, [r7, #20]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007274 <TIM_OC2_SetConfig+0xd0>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d10d      	bne.n	8007220 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800720a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	011b      	lsls	r3, r3, #4
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	4313      	orrs	r3, r2
 8007216:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800721e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a14      	ldr	r2, [pc, #80]	@ (8007274 <TIM_OC2_SetConfig+0xd0>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d113      	bne.n	8007250 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800722e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007236:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	695b      	ldr	r3, [r3, #20]
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	693a      	ldr	r2, [r7, #16]
 8007240:	4313      	orrs	r3, r2
 8007242:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	699b      	ldr	r3, [r3, #24]
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	4313      	orrs	r3, r2
 800724e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685a      	ldr	r2, [r3, #4]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	697a      	ldr	r2, [r7, #20]
 8007268:	621a      	str	r2, [r3, #32]
}
 800726a:	bf00      	nop
 800726c:	371c      	adds	r7, #28
 800726e:	46bd      	mov	sp, r7
 8007270:	bc80      	pop	{r7}
 8007272:	4770      	bx	lr
 8007274:	40012c00 	.word	0x40012c00

08007278 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6a1b      	ldr	r3, [r3, #32]
 800728c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	69db      	ldr	r3, [r3, #28]
 800729e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f023 0303 	bic.w	r3, r3, #3
 80072ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	68fa      	ldr	r2, [r7, #12]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80072c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	021b      	lsls	r3, r3, #8
 80072c8:	697a      	ldr	r2, [r7, #20]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007348 <TIM_OC3_SetConfig+0xd0>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d10d      	bne.n	80072f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80072dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	021b      	lsls	r3, r3, #8
 80072e4:	697a      	ldr	r2, [r7, #20]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80072f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	4a14      	ldr	r2, [pc, #80]	@ (8007348 <TIM_OC3_SetConfig+0xd0>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d113      	bne.n	8007322 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007300:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007308:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	695b      	ldr	r3, [r3, #20]
 800730e:	011b      	lsls	r3, r3, #4
 8007310:	693a      	ldr	r2, [r7, #16]
 8007312:	4313      	orrs	r3, r2
 8007314:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	699b      	ldr	r3, [r3, #24]
 800731a:	011b      	lsls	r3, r3, #4
 800731c:	693a      	ldr	r2, [r7, #16]
 800731e:	4313      	orrs	r3, r2
 8007320:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	693a      	ldr	r2, [r7, #16]
 8007326:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	685a      	ldr	r2, [r3, #4]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	697a      	ldr	r2, [r7, #20]
 800733a:	621a      	str	r2, [r3, #32]
}
 800733c:	bf00      	nop
 800733e:	371c      	adds	r7, #28
 8007340:	46bd      	mov	sp, r7
 8007342:	bc80      	pop	{r7}
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	40012c00 	.word	0x40012c00

0800734c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800734c:	b480      	push	{r7}
 800734e:	b087      	sub	sp, #28
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a1b      	ldr	r3, [r3, #32]
 800735a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6a1b      	ldr	r3, [r3, #32]
 8007360:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	69db      	ldr	r3, [r3, #28]
 8007372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800737a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007382:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	021b      	lsls	r3, r3, #8
 800738a:	68fa      	ldr	r2, [r7, #12]
 800738c:	4313      	orrs	r3, r2
 800738e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007396:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	031b      	lsls	r3, r3, #12
 800739e:	693a      	ldr	r2, [r7, #16]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a0f      	ldr	r2, [pc, #60]	@ (80073e4 <TIM_OC4_SetConfig+0x98>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d109      	bne.n	80073c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	695b      	ldr	r3, [r3, #20]
 80073b8:	019b      	lsls	r3, r3, #6
 80073ba:	697a      	ldr	r2, [r7, #20]
 80073bc:	4313      	orrs	r3, r2
 80073be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	697a      	ldr	r2, [r7, #20]
 80073c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	621a      	str	r2, [r3, #32]
}
 80073da:	bf00      	nop
 80073dc:	371c      	adds	r7, #28
 80073de:	46bd      	mov	sp, r7
 80073e0:	bc80      	pop	{r7}
 80073e2:	4770      	bx	lr
 80073e4:	40012c00 	.word	0x40012c00

080073e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b087      	sub	sp, #28
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	6a1b      	ldr	r3, [r3, #32]
 80073fe:	f023 0201 	bic.w	r2, r3, #1
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	011b      	lsls	r3, r3, #4
 8007418:	693a      	ldr	r2, [r7, #16]
 800741a:	4313      	orrs	r3, r2
 800741c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	f023 030a 	bic.w	r3, r3, #10
 8007424:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007426:	697a      	ldr	r2, [r7, #20]
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	4313      	orrs	r3, r2
 800742c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	621a      	str	r2, [r3, #32]
}
 800743a:	bf00      	nop
 800743c:	371c      	adds	r7, #28
 800743e:	46bd      	mov	sp, r7
 8007440:	bc80      	pop	{r7}
 8007442:	4770      	bx	lr

08007444 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007444:	b480      	push	{r7}
 8007446:	b087      	sub	sp, #28
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6a1b      	ldr	r3, [r3, #32]
 8007454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	6a1b      	ldr	r3, [r3, #32]
 800745a:	f023 0210 	bic.w	r2, r3, #16
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	699b      	ldr	r3, [r3, #24]
 8007466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800746e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	031b      	lsls	r3, r3, #12
 8007474:	693a      	ldr	r2, [r7, #16]
 8007476:	4313      	orrs	r3, r2
 8007478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007480:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	011b      	lsls	r3, r3, #4
 8007486:	697a      	ldr	r2, [r7, #20]
 8007488:	4313      	orrs	r3, r2
 800748a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	693a      	ldr	r2, [r7, #16]
 8007490:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	697a      	ldr	r2, [r7, #20]
 8007496:	621a      	str	r2, [r3, #32]
}
 8007498:	bf00      	nop
 800749a:	371c      	adds	r7, #28
 800749c:	46bd      	mov	sp, r7
 800749e:	bc80      	pop	{r7}
 80074a0:	4770      	bx	lr

080074a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b085      	sub	sp, #20
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
 80074aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80074ba:	683a      	ldr	r2, [r7, #0]
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	4313      	orrs	r3, r2
 80074c0:	f043 0307 	orr.w	r3, r3, #7
 80074c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	609a      	str	r2, [r3, #8]
}
 80074cc:	bf00      	nop
 80074ce:	3714      	adds	r7, #20
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bc80      	pop	{r7}
 80074d4:	4770      	bx	lr

080074d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80074d6:	b480      	push	{r7}
 80074d8:	b087      	sub	sp, #28
 80074da:	af00      	add	r7, sp, #0
 80074dc:	60f8      	str	r0, [r7, #12]
 80074de:	60b9      	str	r1, [r7, #8]
 80074e0:	607a      	str	r2, [r7, #4]
 80074e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	021a      	lsls	r2, r3, #8
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	431a      	orrs	r2, r3
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	697a      	ldr	r2, [r7, #20]
 8007500:	4313      	orrs	r3, r2
 8007502:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	697a      	ldr	r2, [r7, #20]
 8007508:	609a      	str	r2, [r3, #8]
}
 800750a:	bf00      	nop
 800750c:	371c      	adds	r7, #28
 800750e:	46bd      	mov	sp, r7
 8007510:	bc80      	pop	{r7}
 8007512:	4770      	bx	lr

08007514 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007514:	b480      	push	{r7}
 8007516:	b087      	sub	sp, #28
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	f003 031f 	and.w	r3, r3, #31
 8007526:	2201      	movs	r2, #1
 8007528:	fa02 f303 	lsl.w	r3, r2, r3
 800752c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6a1a      	ldr	r2, [r3, #32]
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	43db      	mvns	r3, r3
 8007536:	401a      	ands	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6a1a      	ldr	r2, [r3, #32]
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	f003 031f 	and.w	r3, r3, #31
 8007546:	6879      	ldr	r1, [r7, #4]
 8007548:	fa01 f303 	lsl.w	r3, r1, r3
 800754c:	431a      	orrs	r2, r3
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	621a      	str	r2, [r3, #32]
}
 8007552:	bf00      	nop
 8007554:	371c      	adds	r7, #28
 8007556:	46bd      	mov	sp, r7
 8007558:	bc80      	pop	{r7}
 800755a:	4770      	bx	lr

0800755c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800755c:	b480      	push	{r7}
 800755e:	b085      	sub	sp, #20
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800756c:	2b01      	cmp	r3, #1
 800756e:	d101      	bne.n	8007574 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007570:	2302      	movs	r3, #2
 8007572:	e046      	b.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2202      	movs	r2, #2
 8007580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800759a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68fa      	ldr	r2, [r7, #12]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68fa      	ldr	r2, [r7, #12]
 80075ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a16      	ldr	r2, [pc, #88]	@ (800760c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d00e      	beq.n	80075d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075c0:	d009      	beq.n	80075d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a12      	ldr	r2, [pc, #72]	@ (8007610 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d004      	beq.n	80075d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a10      	ldr	r2, [pc, #64]	@ (8007614 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d10c      	bne.n	80075f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	68ba      	ldr	r2, [r7, #8]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68ba      	ldr	r2, [r7, #8]
 80075ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007600:	2300      	movs	r3, #0
}
 8007602:	4618      	mov	r0, r3
 8007604:	3714      	adds	r7, #20
 8007606:	46bd      	mov	sp, r7
 8007608:	bc80      	pop	{r7}
 800760a:	4770      	bx	lr
 800760c:	40012c00 	.word	0x40012c00
 8007610:	40000400 	.word	0x40000400
 8007614:	40000800 	.word	0x40000800

08007618 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007620:	bf00      	nop
 8007622:	370c      	adds	r7, #12
 8007624:	46bd      	mov	sp, r7
 8007626:	bc80      	pop	{r7}
 8007628:	4770      	bx	lr

0800762a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800762a:	b480      	push	{r7}
 800762c:	b083      	sub	sp, #12
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007632:	bf00      	nop
 8007634:	370c      	adds	r7, #12
 8007636:	46bd      	mov	sp, r7
 8007638:	bc80      	pop	{r7}
 800763a:	4770      	bx	lr

0800763c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b082      	sub	sp, #8
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e042      	b.n	80076d4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007654:	b2db      	uxtb	r3, r3
 8007656:	2b00      	cmp	r3, #0
 8007658:	d106      	bne.n	8007668 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f7fb fd1e 	bl	80030a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2224      	movs	r2, #36	@ 0x24
 800766c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68da      	ldr	r2, [r3, #12]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800767e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 fc7f 	bl	8007f84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	691a      	ldr	r2, [r3, #16]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007694:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	695a      	ldr	r2, [r3, #20]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80076a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68da      	ldr	r2, [r3, #12]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2220      	movs	r2, #32
 80076c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2220      	movs	r2, #32
 80076c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80076d2:	2300      	movs	r3, #0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3708      	adds	r7, #8
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b0ba      	sub	sp, #232	@ 0xe8
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	695b      	ldr	r3, [r3, #20]
 80076fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007702:	2300      	movs	r3, #0
 8007704:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007708:	2300      	movs	r3, #0
 800770a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800770e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007712:	f003 030f 	and.w	r3, r3, #15
 8007716:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800771a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800771e:	2b00      	cmp	r3, #0
 8007720:	d10f      	bne.n	8007742 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007726:	f003 0320 	and.w	r3, r3, #32
 800772a:	2b00      	cmp	r3, #0
 800772c:	d009      	beq.n	8007742 <HAL_UART_IRQHandler+0x66>
 800772e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007732:	f003 0320 	and.w	r3, r3, #32
 8007736:	2b00      	cmp	r3, #0
 8007738:	d003      	beq.n	8007742 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 fb63 	bl	8007e06 <UART_Receive_IT>
      return;
 8007740:	e25b      	b.n	8007bfa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007742:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007746:	2b00      	cmp	r3, #0
 8007748:	f000 80de 	beq.w	8007908 <HAL_UART_IRQHandler+0x22c>
 800774c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007750:	f003 0301 	and.w	r3, r3, #1
 8007754:	2b00      	cmp	r3, #0
 8007756:	d106      	bne.n	8007766 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800775c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007760:	2b00      	cmp	r3, #0
 8007762:	f000 80d1 	beq.w	8007908 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800776a:	f003 0301 	and.w	r3, r3, #1
 800776e:	2b00      	cmp	r3, #0
 8007770:	d00b      	beq.n	800778a <HAL_UART_IRQHandler+0xae>
 8007772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800777a:	2b00      	cmp	r3, #0
 800777c:	d005      	beq.n	800778a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007782:	f043 0201 	orr.w	r2, r3, #1
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800778a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800778e:	f003 0304 	and.w	r3, r3, #4
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00b      	beq.n	80077ae <HAL_UART_IRQHandler+0xd2>
 8007796:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800779a:	f003 0301 	and.w	r3, r3, #1
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d005      	beq.n	80077ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077a6:	f043 0202 	orr.w	r2, r3, #2
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077b2:	f003 0302 	and.w	r3, r3, #2
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00b      	beq.n	80077d2 <HAL_UART_IRQHandler+0xf6>
 80077ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077be:	f003 0301 	and.w	r3, r3, #1
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d005      	beq.n	80077d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077ca:	f043 0204 	orr.w	r2, r3, #4
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80077d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077d6:	f003 0308 	and.w	r3, r3, #8
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d011      	beq.n	8007802 <HAL_UART_IRQHandler+0x126>
 80077de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d105      	bne.n	80077f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80077ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077ee:	f003 0301 	and.w	r3, r3, #1
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d005      	beq.n	8007802 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077fa:	f043 0208 	orr.w	r2, r3, #8
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007806:	2b00      	cmp	r3, #0
 8007808:	f000 81f2 	beq.w	8007bf0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800780c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007810:	f003 0320 	and.w	r3, r3, #32
 8007814:	2b00      	cmp	r3, #0
 8007816:	d008      	beq.n	800782a <HAL_UART_IRQHandler+0x14e>
 8007818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800781c:	f003 0320 	and.w	r3, r3, #32
 8007820:	2b00      	cmp	r3, #0
 8007822:	d002      	beq.n	800782a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f000 faee 	bl	8007e06 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	695b      	ldr	r3, [r3, #20]
 8007830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007834:	2b00      	cmp	r3, #0
 8007836:	bf14      	ite	ne
 8007838:	2301      	movne	r3, #1
 800783a:	2300      	moveq	r3, #0
 800783c:	b2db      	uxtb	r3, r3
 800783e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007846:	f003 0308 	and.w	r3, r3, #8
 800784a:	2b00      	cmp	r3, #0
 800784c:	d103      	bne.n	8007856 <HAL_UART_IRQHandler+0x17a>
 800784e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007852:	2b00      	cmp	r3, #0
 8007854:	d04f      	beq.n	80078f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 f9f8 	bl	8007c4c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007866:	2b00      	cmp	r3, #0
 8007868:	d041      	beq.n	80078ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	3314      	adds	r3, #20
 8007870:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007874:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007878:	e853 3f00 	ldrex	r3, [r3]
 800787c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007880:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007884:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007888:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3314      	adds	r3, #20
 8007892:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007896:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800789a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80078a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80078a6:	e841 2300 	strex	r3, r2, [r1]
 80078aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80078ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1d9      	bne.n	800786a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d013      	beq.n	80078e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078c2:	4a7e      	ldr	r2, [pc, #504]	@ (8007abc <HAL_UART_IRQHandler+0x3e0>)
 80078c4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7fc fb98 	bl	8004000 <HAL_DMA_Abort_IT>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d016      	beq.n	8007904 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80078e0:	4610      	mov	r0, r2
 80078e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078e4:	e00e      	b.n	8007904 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 f99c 	bl	8007c24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078ec:	e00a      	b.n	8007904 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 f998 	bl	8007c24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078f4:	e006      	b.n	8007904 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f994 	bl	8007c24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007902:	e175      	b.n	8007bf0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007904:	bf00      	nop
    return;
 8007906:	e173      	b.n	8007bf0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800790c:	2b01      	cmp	r3, #1
 800790e:	f040 814f 	bne.w	8007bb0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007916:	f003 0310 	and.w	r3, r3, #16
 800791a:	2b00      	cmp	r3, #0
 800791c:	f000 8148 	beq.w	8007bb0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007924:	f003 0310 	and.w	r3, r3, #16
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 8141 	beq.w	8007bb0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800792e:	2300      	movs	r3, #0
 8007930:	60bb      	str	r3, [r7, #8]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	60bb      	str	r3, [r7, #8]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	60bb      	str	r3, [r7, #8]
 8007942:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	695b      	ldr	r3, [r3, #20]
 800794a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800794e:	2b00      	cmp	r3, #0
 8007950:	f000 80b6 	beq.w	8007ac0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007960:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007964:	2b00      	cmp	r3, #0
 8007966:	f000 8145 	beq.w	8007bf4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800796e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007972:	429a      	cmp	r2, r3
 8007974:	f080 813e 	bcs.w	8007bf4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800797e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	2b20      	cmp	r3, #32
 8007988:	f000 8088 	beq.w	8007a9c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	330c      	adds	r3, #12
 8007992:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007996:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800799a:	e853 3f00 	ldrex	r3, [r3]
 800799e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80079a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80079a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	330c      	adds	r3, #12
 80079b4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80079b8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80079bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80079c4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80079c8:	e841 2300 	strex	r3, r2, [r1]
 80079cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80079d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1d9      	bne.n	800798c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	3314      	adds	r3, #20
 80079de:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079e2:	e853 3f00 	ldrex	r3, [r3]
 80079e6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80079e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079ea:	f023 0301 	bic.w	r3, r3, #1
 80079ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	3314      	adds	r3, #20
 80079f8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80079fc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a00:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a02:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a04:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a08:	e841 2300 	strex	r3, r2, [r1]
 8007a0c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1e1      	bne.n	80079d8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	3314      	adds	r3, #20
 8007a1a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a1e:	e853 3f00 	ldrex	r3, [r3]
 8007a22:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	3314      	adds	r3, #20
 8007a34:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007a38:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a3a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a3e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a40:	e841 2300 	strex	r3, r2, [r1]
 8007a44:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007a46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d1e3      	bne.n	8007a14 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2220      	movs	r2, #32
 8007a50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	330c      	adds	r3, #12
 8007a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a64:	e853 3f00 	ldrex	r3, [r3]
 8007a68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a6c:	f023 0310 	bic.w	r3, r3, #16
 8007a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	330c      	adds	r3, #12
 8007a7a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007a7e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007a80:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a86:	e841 2300 	strex	r3, r2, [r1]
 8007a8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007a8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d1e3      	bne.n	8007a5a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a96:	4618      	mov	r0, r3
 8007a98:	f7fc fa76 	bl	8003f88 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007aaa:	b29b      	uxth	r3, r3
 8007aac:	1ad3      	subs	r3, r2, r3
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 f8bf 	bl	8007c36 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ab8:	e09c      	b.n	8007bf4 <HAL_UART_IRQHandler+0x518>
 8007aba:	bf00      	nop
 8007abc:	08007d11 	.word	0x08007d11
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	1ad3      	subs	r3, r2, r3
 8007acc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f000 808e 	beq.w	8007bf8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007adc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f000 8089 	beq.w	8007bf8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	330c      	adds	r3, #12
 8007aec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007af0:	e853 3f00 	ldrex	r3, [r3]
 8007af4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007af8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007afc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	330c      	adds	r3, #12
 8007b06:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007b0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8007b0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b12:	e841 2300 	strex	r3, r2, [r1]
 8007b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1e3      	bne.n	8007ae6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3314      	adds	r3, #20
 8007b24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b28:	e853 3f00 	ldrex	r3, [r3]
 8007b2c:	623b      	str	r3, [r7, #32]
   return(result);
 8007b2e:	6a3b      	ldr	r3, [r7, #32]
 8007b30:	f023 0301 	bic.w	r3, r3, #1
 8007b34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	3314      	adds	r3, #20
 8007b3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007b42:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b4a:	e841 2300 	strex	r3, r2, [r1]
 8007b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1e3      	bne.n	8007b1e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2220      	movs	r2, #32
 8007b5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	330c      	adds	r3, #12
 8007b6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f023 0310 	bic.w	r3, r3, #16
 8007b7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	330c      	adds	r3, #12
 8007b84:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007b88:	61fa      	str	r2, [r7, #28]
 8007b8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	69b9      	ldr	r1, [r7, #24]
 8007b8e:	69fa      	ldr	r2, [r7, #28]
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	617b      	str	r3, [r7, #20]
   return(result);
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e3      	bne.n	8007b64 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2202      	movs	r2, #2
 8007ba0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ba2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 f844 	bl	8007c36 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007bae:	e023      	b.n	8007bf8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007bb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d009      	beq.n	8007bd0 <HAL_UART_IRQHandler+0x4f4>
 8007bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d003      	beq.n	8007bd0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 f8b5 	bl	8007d38 <UART_Transmit_IT>
    return;
 8007bce:	e014      	b.n	8007bfa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00e      	beq.n	8007bfa <HAL_UART_IRQHandler+0x51e>
 8007bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d008      	beq.n	8007bfa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 f8f4 	bl	8007dd6 <UART_EndTransmit_IT>
    return;
 8007bee:	e004      	b.n	8007bfa <HAL_UART_IRQHandler+0x51e>
    return;
 8007bf0:	bf00      	nop
 8007bf2:	e002      	b.n	8007bfa <HAL_UART_IRQHandler+0x51e>
      return;
 8007bf4:	bf00      	nop
 8007bf6:	e000      	b.n	8007bfa <HAL_UART_IRQHandler+0x51e>
      return;
 8007bf8:	bf00      	nop
  }
}
 8007bfa:	37e8      	adds	r7, #232	@ 0xe8
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b083      	sub	sp, #12
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007c08:	bf00      	nop
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bc80      	pop	{r7}
 8007c10:	4770      	bx	lr

08007c12 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c12:	b480      	push	{r7}
 8007c14:	b083      	sub	sp, #12
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007c1a:	bf00      	nop
 8007c1c:	370c      	adds	r7, #12
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bc80      	pop	{r7}
 8007c22:	4770      	bx	lr

08007c24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c2c:	bf00      	nop
 8007c2e:	370c      	adds	r7, #12
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bc80      	pop	{r7}
 8007c34:	4770      	bx	lr

08007c36 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c36:	b480      	push	{r7}
 8007c38:	b083      	sub	sp, #12
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
 8007c3e:	460b      	mov	r3, r1
 8007c40:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c42:	bf00      	nop
 8007c44:	370c      	adds	r7, #12
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bc80      	pop	{r7}
 8007c4a:	4770      	bx	lr

08007c4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b095      	sub	sp, #84	@ 0x54
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	330c      	adds	r3, #12
 8007c5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c5e:	e853 3f00 	ldrex	r3, [r3]
 8007c62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	330c      	adds	r3, #12
 8007c72:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c74:	643a      	str	r2, [r7, #64]	@ 0x40
 8007c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c7c:	e841 2300 	strex	r3, r2, [r1]
 8007c80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1e5      	bne.n	8007c54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	3314      	adds	r3, #20
 8007c8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c90:	6a3b      	ldr	r3, [r7, #32]
 8007c92:	e853 3f00 	ldrex	r3, [r3]
 8007c96:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	f023 0301 	bic.w	r3, r3, #1
 8007c9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	3314      	adds	r3, #20
 8007ca6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ca8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007caa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cb0:	e841 2300 	strex	r3, r2, [r1]
 8007cb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1e5      	bne.n	8007c88 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d119      	bne.n	8007cf8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	330c      	adds	r3, #12
 8007cca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	e853 3f00 	ldrex	r3, [r3]
 8007cd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	f023 0310 	bic.w	r3, r3, #16
 8007cda:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	330c      	adds	r3, #12
 8007ce2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ce4:	61ba      	str	r2, [r7, #24]
 8007ce6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce8:	6979      	ldr	r1, [r7, #20]
 8007cea:	69ba      	ldr	r2, [r7, #24]
 8007cec:	e841 2300 	strex	r3, r2, [r1]
 8007cf0:	613b      	str	r3, [r7, #16]
   return(result);
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1e5      	bne.n	8007cc4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2220      	movs	r2, #32
 8007cfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007d06:	bf00      	nop
 8007d08:	3754      	adds	r7, #84	@ 0x54
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bc80      	pop	{r7}
 8007d0e:	4770      	bx	lr

08007d10 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b084      	sub	sp, #16
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2200      	movs	r2, #0
 8007d22:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2200      	movs	r2, #0
 8007d28:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d2a:	68f8      	ldr	r0, [r7, #12]
 8007d2c:	f7ff ff7a 	bl	8007c24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d30:	bf00      	nop
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	2b21      	cmp	r3, #33	@ 0x21
 8007d4a:	d13e      	bne.n	8007dca <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d54:	d114      	bne.n	8007d80 <UART_Transmit_IT+0x48>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d110      	bne.n	8007d80 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	881b      	ldrh	r3, [r3, #0]
 8007d68:	461a      	mov	r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d72:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6a1b      	ldr	r3, [r3, #32]
 8007d78:	1c9a      	adds	r2, r3, #2
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	621a      	str	r2, [r3, #32]
 8007d7e:	e008      	b.n	8007d92 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a1b      	ldr	r3, [r3, #32]
 8007d84:	1c59      	adds	r1, r3, #1
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	6211      	str	r1, [r2, #32]
 8007d8a:	781a      	ldrb	r2, [r3, #0]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	4619      	mov	r1, r3
 8007da0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10f      	bne.n	8007dc6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68da      	ldr	r2, [r3, #12]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007db4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68da      	ldr	r2, [r3, #12]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007dc4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	e000      	b.n	8007dcc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007dca:	2302      	movs	r3, #2
  }
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3714      	adds	r7, #20
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bc80      	pop	{r7}
 8007dd4:	4770      	bx	lr

08007dd6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007dd6:	b580      	push	{r7, lr}
 8007dd8:	b082      	sub	sp, #8
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68da      	ldr	r2, [r3, #12]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007dec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2220      	movs	r2, #32
 8007df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f7ff ff02 	bl	8007c00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3708      	adds	r7, #8
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}

08007e06 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007e06:	b580      	push	{r7, lr}
 8007e08:	b08c      	sub	sp, #48	@ 0x30
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	2b22      	cmp	r3, #34	@ 0x22
 8007e18:	f040 80ae 	bne.w	8007f78 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e24:	d117      	bne.n	8007e56 <UART_Receive_IT+0x50>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	691b      	ldr	r3, [r3, #16]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d113      	bne.n	8007e56 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e36:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e48:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e4e:	1c9a      	adds	r2, r3, #2
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	629a      	str	r2, [r3, #40]	@ 0x28
 8007e54:	e026      	b.n	8007ea4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e68:	d007      	beq.n	8007e7a <UART_Receive_IT+0x74>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d10a      	bne.n	8007e88 <UART_Receive_IT+0x82>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	691b      	ldr	r3, [r3, #16]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d106      	bne.n	8007e88 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	b2da      	uxtb	r2, r3
 8007e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e84:	701a      	strb	r2, [r3, #0]
 8007e86:	e008      	b.n	8007e9a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e94:	b2da      	uxtb	r2, r3
 8007e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e98:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e9e:	1c5a      	adds	r2, r3, #1
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	4619      	mov	r1, r3
 8007eb2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d15d      	bne.n	8007f74 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	68da      	ldr	r2, [r3, #12]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f022 0220 	bic.w	r2, r2, #32
 8007ec6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68da      	ldr	r2, [r3, #12]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ed6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	695a      	ldr	r2, [r3, #20]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f022 0201 	bic.w	r2, r2, #1
 8007ee6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2220      	movs	r2, #32
 8007eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d135      	bne.n	8007f6a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	330c      	adds	r3, #12
 8007f0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	e853 3f00 	ldrex	r3, [r3]
 8007f12:	613b      	str	r3, [r7, #16]
   return(result);
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	f023 0310 	bic.w	r3, r3, #16
 8007f1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	330c      	adds	r3, #12
 8007f22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f24:	623a      	str	r2, [r7, #32]
 8007f26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f28:	69f9      	ldr	r1, [r7, #28]
 8007f2a:	6a3a      	ldr	r2, [r7, #32]
 8007f2c:	e841 2300 	strex	r3, r2, [r1]
 8007f30:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d1e5      	bne.n	8007f04 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f003 0310 	and.w	r3, r3, #16
 8007f42:	2b10      	cmp	r3, #16
 8007f44:	d10a      	bne.n	8007f5c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f46:	2300      	movs	r3, #0
 8007f48:	60fb      	str	r3, [r7, #12]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	60fb      	str	r3, [r7, #12]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	60fb      	str	r3, [r7, #12]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f60:	4619      	mov	r1, r3
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f7ff fe67 	bl	8007c36 <HAL_UARTEx_RxEventCallback>
 8007f68:	e002      	b.n	8007f70 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f7ff fe51 	bl	8007c12 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007f70:	2300      	movs	r3, #0
 8007f72:	e002      	b.n	8007f7a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007f74:	2300      	movs	r3, #0
 8007f76:	e000      	b.n	8007f7a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007f78:	2302      	movs	r3, #2
  }
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3730      	adds	r7, #48	@ 0x30
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
	...

08007f84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	68da      	ldr	r2, [r3, #12]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	430a      	orrs	r2, r1
 8007fa0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	689a      	ldr	r2, [r3, #8]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	431a      	orrs	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	695b      	ldr	r3, [r3, #20]
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	68db      	ldr	r3, [r3, #12]
 8007fba:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007fbe:	f023 030c 	bic.w	r3, r3, #12
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	6812      	ldr	r2, [r2, #0]
 8007fc6:	68b9      	ldr	r1, [r7, #8]
 8007fc8:	430b      	orrs	r3, r1
 8007fca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	695b      	ldr	r3, [r3, #20]
 8007fd2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	699a      	ldr	r2, [r3, #24]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a2c      	ldr	r2, [pc, #176]	@ (8008098 <UART_SetConfig+0x114>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d103      	bne.n	8007ff4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007fec:	f7fe f8fe 	bl	80061ec <HAL_RCC_GetPCLK2Freq>
 8007ff0:	60f8      	str	r0, [r7, #12]
 8007ff2:	e002      	b.n	8007ffa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007ff4:	f7fe f8e6 	bl	80061c4 <HAL_RCC_GetPCLK1Freq>
 8007ff8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ffa:	68fa      	ldr	r2, [r7, #12]
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4413      	add	r3, r2
 8008002:	009a      	lsls	r2, r3, #2
 8008004:	441a      	add	r2, r3
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008010:	4a22      	ldr	r2, [pc, #136]	@ (800809c <UART_SetConfig+0x118>)
 8008012:	fba2 2303 	umull	r2, r3, r2, r3
 8008016:	095b      	lsrs	r3, r3, #5
 8008018:	0119      	lsls	r1, r3, #4
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	4613      	mov	r3, r2
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	4413      	add	r3, r2
 8008022:	009a      	lsls	r2, r3, #2
 8008024:	441a      	add	r2, r3
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008030:	4b1a      	ldr	r3, [pc, #104]	@ (800809c <UART_SetConfig+0x118>)
 8008032:	fba3 0302 	umull	r0, r3, r3, r2
 8008036:	095b      	lsrs	r3, r3, #5
 8008038:	2064      	movs	r0, #100	@ 0x64
 800803a:	fb00 f303 	mul.w	r3, r0, r3
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	011b      	lsls	r3, r3, #4
 8008042:	3332      	adds	r3, #50	@ 0x32
 8008044:	4a15      	ldr	r2, [pc, #84]	@ (800809c <UART_SetConfig+0x118>)
 8008046:	fba2 2303 	umull	r2, r3, r2, r3
 800804a:	095b      	lsrs	r3, r3, #5
 800804c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008050:	4419      	add	r1, r3
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	4613      	mov	r3, r2
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	4413      	add	r3, r2
 800805a:	009a      	lsls	r2, r3, #2
 800805c:	441a      	add	r2, r3
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	fbb2 f2f3 	udiv	r2, r2, r3
 8008068:	4b0c      	ldr	r3, [pc, #48]	@ (800809c <UART_SetConfig+0x118>)
 800806a:	fba3 0302 	umull	r0, r3, r3, r2
 800806e:	095b      	lsrs	r3, r3, #5
 8008070:	2064      	movs	r0, #100	@ 0x64
 8008072:	fb00 f303 	mul.w	r3, r0, r3
 8008076:	1ad3      	subs	r3, r2, r3
 8008078:	011b      	lsls	r3, r3, #4
 800807a:	3332      	adds	r3, #50	@ 0x32
 800807c:	4a07      	ldr	r2, [pc, #28]	@ (800809c <UART_SetConfig+0x118>)
 800807e:	fba2 2303 	umull	r2, r3, r2, r3
 8008082:	095b      	lsrs	r3, r3, #5
 8008084:	f003 020f 	and.w	r2, r3, #15
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	440a      	add	r2, r1
 800808e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008090:	bf00      	nop
 8008092:	3710      	adds	r7, #16
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}
 8008098:	40013800 	.word	0x40013800
 800809c:	51eb851f 	.word	0x51eb851f

080080a0 <siprintf>:
 80080a0:	b40e      	push	{r1, r2, r3}
 80080a2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80080a6:	b500      	push	{lr}
 80080a8:	b09c      	sub	sp, #112	@ 0x70
 80080aa:	ab1d      	add	r3, sp, #116	@ 0x74
 80080ac:	9002      	str	r0, [sp, #8]
 80080ae:	9006      	str	r0, [sp, #24]
 80080b0:	9107      	str	r1, [sp, #28]
 80080b2:	9104      	str	r1, [sp, #16]
 80080b4:	4808      	ldr	r0, [pc, #32]	@ (80080d8 <siprintf+0x38>)
 80080b6:	4909      	ldr	r1, [pc, #36]	@ (80080dc <siprintf+0x3c>)
 80080b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80080bc:	9105      	str	r1, [sp, #20]
 80080be:	6800      	ldr	r0, [r0, #0]
 80080c0:	a902      	add	r1, sp, #8
 80080c2:	9301      	str	r3, [sp, #4]
 80080c4:	f000 f9b0 	bl	8008428 <_svfiprintf_r>
 80080c8:	2200      	movs	r2, #0
 80080ca:	9b02      	ldr	r3, [sp, #8]
 80080cc:	701a      	strb	r2, [r3, #0]
 80080ce:	b01c      	add	sp, #112	@ 0x70
 80080d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80080d4:	b003      	add	sp, #12
 80080d6:	4770      	bx	lr
 80080d8:	200000b4 	.word	0x200000b4
 80080dc:	ffff0208 	.word	0xffff0208

080080e0 <memcmp>:
 80080e0:	b510      	push	{r4, lr}
 80080e2:	3901      	subs	r1, #1
 80080e4:	4402      	add	r2, r0
 80080e6:	4290      	cmp	r0, r2
 80080e8:	d101      	bne.n	80080ee <memcmp+0xe>
 80080ea:	2000      	movs	r0, #0
 80080ec:	e005      	b.n	80080fa <memcmp+0x1a>
 80080ee:	7803      	ldrb	r3, [r0, #0]
 80080f0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80080f4:	42a3      	cmp	r3, r4
 80080f6:	d001      	beq.n	80080fc <memcmp+0x1c>
 80080f8:	1b18      	subs	r0, r3, r4
 80080fa:	bd10      	pop	{r4, pc}
 80080fc:	3001      	adds	r0, #1
 80080fe:	e7f2      	b.n	80080e6 <memcmp+0x6>

08008100 <memset>:
 8008100:	4603      	mov	r3, r0
 8008102:	4402      	add	r2, r0
 8008104:	4293      	cmp	r3, r2
 8008106:	d100      	bne.n	800810a <memset+0xa>
 8008108:	4770      	bx	lr
 800810a:	f803 1b01 	strb.w	r1, [r3], #1
 800810e:	e7f9      	b.n	8008104 <memset+0x4>

08008110 <__errno>:
 8008110:	4b01      	ldr	r3, [pc, #4]	@ (8008118 <__errno+0x8>)
 8008112:	6818      	ldr	r0, [r3, #0]
 8008114:	4770      	bx	lr
 8008116:	bf00      	nop
 8008118:	200000b4 	.word	0x200000b4

0800811c <__libc_init_array>:
 800811c:	b570      	push	{r4, r5, r6, lr}
 800811e:	2600      	movs	r6, #0
 8008120:	4d0c      	ldr	r5, [pc, #48]	@ (8008154 <__libc_init_array+0x38>)
 8008122:	4c0d      	ldr	r4, [pc, #52]	@ (8008158 <__libc_init_array+0x3c>)
 8008124:	1b64      	subs	r4, r4, r5
 8008126:	10a4      	asrs	r4, r4, #2
 8008128:	42a6      	cmp	r6, r4
 800812a:	d109      	bne.n	8008140 <__libc_init_array+0x24>
 800812c:	f001 ff3e 	bl	8009fac <_init>
 8008130:	2600      	movs	r6, #0
 8008132:	4d0a      	ldr	r5, [pc, #40]	@ (800815c <__libc_init_array+0x40>)
 8008134:	4c0a      	ldr	r4, [pc, #40]	@ (8008160 <__libc_init_array+0x44>)
 8008136:	1b64      	subs	r4, r4, r5
 8008138:	10a4      	asrs	r4, r4, #2
 800813a:	42a6      	cmp	r6, r4
 800813c:	d105      	bne.n	800814a <__libc_init_array+0x2e>
 800813e:	bd70      	pop	{r4, r5, r6, pc}
 8008140:	f855 3b04 	ldr.w	r3, [r5], #4
 8008144:	4798      	blx	r3
 8008146:	3601      	adds	r6, #1
 8008148:	e7ee      	b.n	8008128 <__libc_init_array+0xc>
 800814a:	f855 3b04 	ldr.w	r3, [r5], #4
 800814e:	4798      	blx	r3
 8008150:	3601      	adds	r6, #1
 8008152:	e7f2      	b.n	800813a <__libc_init_array+0x1e>
 8008154:	0800a7b8 	.word	0x0800a7b8
 8008158:	0800a7b8 	.word	0x0800a7b8
 800815c:	0800a7b8 	.word	0x0800a7b8
 8008160:	0800a7bc 	.word	0x0800a7bc

08008164 <__retarget_lock_acquire_recursive>:
 8008164:	4770      	bx	lr

08008166 <__retarget_lock_release_recursive>:
 8008166:	4770      	bx	lr

08008168 <memcpy>:
 8008168:	440a      	add	r2, r1
 800816a:	4291      	cmp	r1, r2
 800816c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008170:	d100      	bne.n	8008174 <memcpy+0xc>
 8008172:	4770      	bx	lr
 8008174:	b510      	push	{r4, lr}
 8008176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800817a:	4291      	cmp	r1, r2
 800817c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008180:	d1f9      	bne.n	8008176 <memcpy+0xe>
 8008182:	bd10      	pop	{r4, pc}

08008184 <_free_r>:
 8008184:	b538      	push	{r3, r4, r5, lr}
 8008186:	4605      	mov	r5, r0
 8008188:	2900      	cmp	r1, #0
 800818a:	d040      	beq.n	800820e <_free_r+0x8a>
 800818c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008190:	1f0c      	subs	r4, r1, #4
 8008192:	2b00      	cmp	r3, #0
 8008194:	bfb8      	it	lt
 8008196:	18e4      	addlt	r4, r4, r3
 8008198:	f000 f8de 	bl	8008358 <__malloc_lock>
 800819c:	4a1c      	ldr	r2, [pc, #112]	@ (8008210 <_free_r+0x8c>)
 800819e:	6813      	ldr	r3, [r2, #0]
 80081a0:	b933      	cbnz	r3, 80081b0 <_free_r+0x2c>
 80081a2:	6063      	str	r3, [r4, #4]
 80081a4:	6014      	str	r4, [r2, #0]
 80081a6:	4628      	mov	r0, r5
 80081a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081ac:	f000 b8da 	b.w	8008364 <__malloc_unlock>
 80081b0:	42a3      	cmp	r3, r4
 80081b2:	d908      	bls.n	80081c6 <_free_r+0x42>
 80081b4:	6820      	ldr	r0, [r4, #0]
 80081b6:	1821      	adds	r1, r4, r0
 80081b8:	428b      	cmp	r3, r1
 80081ba:	bf01      	itttt	eq
 80081bc:	6819      	ldreq	r1, [r3, #0]
 80081be:	685b      	ldreq	r3, [r3, #4]
 80081c0:	1809      	addeq	r1, r1, r0
 80081c2:	6021      	streq	r1, [r4, #0]
 80081c4:	e7ed      	b.n	80081a2 <_free_r+0x1e>
 80081c6:	461a      	mov	r2, r3
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	b10b      	cbz	r3, 80081d0 <_free_r+0x4c>
 80081cc:	42a3      	cmp	r3, r4
 80081ce:	d9fa      	bls.n	80081c6 <_free_r+0x42>
 80081d0:	6811      	ldr	r1, [r2, #0]
 80081d2:	1850      	adds	r0, r2, r1
 80081d4:	42a0      	cmp	r0, r4
 80081d6:	d10b      	bne.n	80081f0 <_free_r+0x6c>
 80081d8:	6820      	ldr	r0, [r4, #0]
 80081da:	4401      	add	r1, r0
 80081dc:	1850      	adds	r0, r2, r1
 80081de:	4283      	cmp	r3, r0
 80081e0:	6011      	str	r1, [r2, #0]
 80081e2:	d1e0      	bne.n	80081a6 <_free_r+0x22>
 80081e4:	6818      	ldr	r0, [r3, #0]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	4408      	add	r0, r1
 80081ea:	6010      	str	r0, [r2, #0]
 80081ec:	6053      	str	r3, [r2, #4]
 80081ee:	e7da      	b.n	80081a6 <_free_r+0x22>
 80081f0:	d902      	bls.n	80081f8 <_free_r+0x74>
 80081f2:	230c      	movs	r3, #12
 80081f4:	602b      	str	r3, [r5, #0]
 80081f6:	e7d6      	b.n	80081a6 <_free_r+0x22>
 80081f8:	6820      	ldr	r0, [r4, #0]
 80081fa:	1821      	adds	r1, r4, r0
 80081fc:	428b      	cmp	r3, r1
 80081fe:	bf01      	itttt	eq
 8008200:	6819      	ldreq	r1, [r3, #0]
 8008202:	685b      	ldreq	r3, [r3, #4]
 8008204:	1809      	addeq	r1, r1, r0
 8008206:	6021      	streq	r1, [r4, #0]
 8008208:	6063      	str	r3, [r4, #4]
 800820a:	6054      	str	r4, [r2, #4]
 800820c:	e7cb      	b.n	80081a6 <_free_r+0x22>
 800820e:	bd38      	pop	{r3, r4, r5, pc}
 8008210:	20000ac4 	.word	0x20000ac4

08008214 <sbrk_aligned>:
 8008214:	b570      	push	{r4, r5, r6, lr}
 8008216:	4e0f      	ldr	r6, [pc, #60]	@ (8008254 <sbrk_aligned+0x40>)
 8008218:	460c      	mov	r4, r1
 800821a:	6831      	ldr	r1, [r6, #0]
 800821c:	4605      	mov	r5, r0
 800821e:	b911      	cbnz	r1, 8008226 <sbrk_aligned+0x12>
 8008220:	f000 fbaa 	bl	8008978 <_sbrk_r>
 8008224:	6030      	str	r0, [r6, #0]
 8008226:	4621      	mov	r1, r4
 8008228:	4628      	mov	r0, r5
 800822a:	f000 fba5 	bl	8008978 <_sbrk_r>
 800822e:	1c43      	adds	r3, r0, #1
 8008230:	d103      	bne.n	800823a <sbrk_aligned+0x26>
 8008232:	f04f 34ff 	mov.w	r4, #4294967295
 8008236:	4620      	mov	r0, r4
 8008238:	bd70      	pop	{r4, r5, r6, pc}
 800823a:	1cc4      	adds	r4, r0, #3
 800823c:	f024 0403 	bic.w	r4, r4, #3
 8008240:	42a0      	cmp	r0, r4
 8008242:	d0f8      	beq.n	8008236 <sbrk_aligned+0x22>
 8008244:	1a21      	subs	r1, r4, r0
 8008246:	4628      	mov	r0, r5
 8008248:	f000 fb96 	bl	8008978 <_sbrk_r>
 800824c:	3001      	adds	r0, #1
 800824e:	d1f2      	bne.n	8008236 <sbrk_aligned+0x22>
 8008250:	e7ef      	b.n	8008232 <sbrk_aligned+0x1e>
 8008252:	bf00      	nop
 8008254:	20000ac0 	.word	0x20000ac0

08008258 <_malloc_r>:
 8008258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800825c:	1ccd      	adds	r5, r1, #3
 800825e:	f025 0503 	bic.w	r5, r5, #3
 8008262:	3508      	adds	r5, #8
 8008264:	2d0c      	cmp	r5, #12
 8008266:	bf38      	it	cc
 8008268:	250c      	movcc	r5, #12
 800826a:	2d00      	cmp	r5, #0
 800826c:	4606      	mov	r6, r0
 800826e:	db01      	blt.n	8008274 <_malloc_r+0x1c>
 8008270:	42a9      	cmp	r1, r5
 8008272:	d904      	bls.n	800827e <_malloc_r+0x26>
 8008274:	230c      	movs	r3, #12
 8008276:	6033      	str	r3, [r6, #0]
 8008278:	2000      	movs	r0, #0
 800827a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800827e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008354 <_malloc_r+0xfc>
 8008282:	f000 f869 	bl	8008358 <__malloc_lock>
 8008286:	f8d8 3000 	ldr.w	r3, [r8]
 800828a:	461c      	mov	r4, r3
 800828c:	bb44      	cbnz	r4, 80082e0 <_malloc_r+0x88>
 800828e:	4629      	mov	r1, r5
 8008290:	4630      	mov	r0, r6
 8008292:	f7ff ffbf 	bl	8008214 <sbrk_aligned>
 8008296:	1c43      	adds	r3, r0, #1
 8008298:	4604      	mov	r4, r0
 800829a:	d158      	bne.n	800834e <_malloc_r+0xf6>
 800829c:	f8d8 4000 	ldr.w	r4, [r8]
 80082a0:	4627      	mov	r7, r4
 80082a2:	2f00      	cmp	r7, #0
 80082a4:	d143      	bne.n	800832e <_malloc_r+0xd6>
 80082a6:	2c00      	cmp	r4, #0
 80082a8:	d04b      	beq.n	8008342 <_malloc_r+0xea>
 80082aa:	6823      	ldr	r3, [r4, #0]
 80082ac:	4639      	mov	r1, r7
 80082ae:	4630      	mov	r0, r6
 80082b0:	eb04 0903 	add.w	r9, r4, r3
 80082b4:	f000 fb60 	bl	8008978 <_sbrk_r>
 80082b8:	4581      	cmp	r9, r0
 80082ba:	d142      	bne.n	8008342 <_malloc_r+0xea>
 80082bc:	6821      	ldr	r1, [r4, #0]
 80082be:	4630      	mov	r0, r6
 80082c0:	1a6d      	subs	r5, r5, r1
 80082c2:	4629      	mov	r1, r5
 80082c4:	f7ff ffa6 	bl	8008214 <sbrk_aligned>
 80082c8:	3001      	adds	r0, #1
 80082ca:	d03a      	beq.n	8008342 <_malloc_r+0xea>
 80082cc:	6823      	ldr	r3, [r4, #0]
 80082ce:	442b      	add	r3, r5
 80082d0:	6023      	str	r3, [r4, #0]
 80082d2:	f8d8 3000 	ldr.w	r3, [r8]
 80082d6:	685a      	ldr	r2, [r3, #4]
 80082d8:	bb62      	cbnz	r2, 8008334 <_malloc_r+0xdc>
 80082da:	f8c8 7000 	str.w	r7, [r8]
 80082de:	e00f      	b.n	8008300 <_malloc_r+0xa8>
 80082e0:	6822      	ldr	r2, [r4, #0]
 80082e2:	1b52      	subs	r2, r2, r5
 80082e4:	d420      	bmi.n	8008328 <_malloc_r+0xd0>
 80082e6:	2a0b      	cmp	r2, #11
 80082e8:	d917      	bls.n	800831a <_malloc_r+0xc2>
 80082ea:	1961      	adds	r1, r4, r5
 80082ec:	42a3      	cmp	r3, r4
 80082ee:	6025      	str	r5, [r4, #0]
 80082f0:	bf18      	it	ne
 80082f2:	6059      	strne	r1, [r3, #4]
 80082f4:	6863      	ldr	r3, [r4, #4]
 80082f6:	bf08      	it	eq
 80082f8:	f8c8 1000 	streq.w	r1, [r8]
 80082fc:	5162      	str	r2, [r4, r5]
 80082fe:	604b      	str	r3, [r1, #4]
 8008300:	4630      	mov	r0, r6
 8008302:	f000 f82f 	bl	8008364 <__malloc_unlock>
 8008306:	f104 000b 	add.w	r0, r4, #11
 800830a:	1d23      	adds	r3, r4, #4
 800830c:	f020 0007 	bic.w	r0, r0, #7
 8008310:	1ac2      	subs	r2, r0, r3
 8008312:	bf1c      	itt	ne
 8008314:	1a1b      	subne	r3, r3, r0
 8008316:	50a3      	strne	r3, [r4, r2]
 8008318:	e7af      	b.n	800827a <_malloc_r+0x22>
 800831a:	6862      	ldr	r2, [r4, #4]
 800831c:	42a3      	cmp	r3, r4
 800831e:	bf0c      	ite	eq
 8008320:	f8c8 2000 	streq.w	r2, [r8]
 8008324:	605a      	strne	r2, [r3, #4]
 8008326:	e7eb      	b.n	8008300 <_malloc_r+0xa8>
 8008328:	4623      	mov	r3, r4
 800832a:	6864      	ldr	r4, [r4, #4]
 800832c:	e7ae      	b.n	800828c <_malloc_r+0x34>
 800832e:	463c      	mov	r4, r7
 8008330:	687f      	ldr	r7, [r7, #4]
 8008332:	e7b6      	b.n	80082a2 <_malloc_r+0x4a>
 8008334:	461a      	mov	r2, r3
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	42a3      	cmp	r3, r4
 800833a:	d1fb      	bne.n	8008334 <_malloc_r+0xdc>
 800833c:	2300      	movs	r3, #0
 800833e:	6053      	str	r3, [r2, #4]
 8008340:	e7de      	b.n	8008300 <_malloc_r+0xa8>
 8008342:	230c      	movs	r3, #12
 8008344:	4630      	mov	r0, r6
 8008346:	6033      	str	r3, [r6, #0]
 8008348:	f000 f80c 	bl	8008364 <__malloc_unlock>
 800834c:	e794      	b.n	8008278 <_malloc_r+0x20>
 800834e:	6005      	str	r5, [r0, #0]
 8008350:	e7d6      	b.n	8008300 <_malloc_r+0xa8>
 8008352:	bf00      	nop
 8008354:	20000ac4 	.word	0x20000ac4

08008358 <__malloc_lock>:
 8008358:	4801      	ldr	r0, [pc, #4]	@ (8008360 <__malloc_lock+0x8>)
 800835a:	f7ff bf03 	b.w	8008164 <__retarget_lock_acquire_recursive>
 800835e:	bf00      	nop
 8008360:	20000abc 	.word	0x20000abc

08008364 <__malloc_unlock>:
 8008364:	4801      	ldr	r0, [pc, #4]	@ (800836c <__malloc_unlock+0x8>)
 8008366:	f7ff befe 	b.w	8008166 <__retarget_lock_release_recursive>
 800836a:	bf00      	nop
 800836c:	20000abc 	.word	0x20000abc

08008370 <__ssputs_r>:
 8008370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008374:	461f      	mov	r7, r3
 8008376:	688e      	ldr	r6, [r1, #8]
 8008378:	4682      	mov	sl, r0
 800837a:	42be      	cmp	r6, r7
 800837c:	460c      	mov	r4, r1
 800837e:	4690      	mov	r8, r2
 8008380:	680b      	ldr	r3, [r1, #0]
 8008382:	d82d      	bhi.n	80083e0 <__ssputs_r+0x70>
 8008384:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008388:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800838c:	d026      	beq.n	80083dc <__ssputs_r+0x6c>
 800838e:	6965      	ldr	r5, [r4, #20]
 8008390:	6909      	ldr	r1, [r1, #16]
 8008392:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008396:	eba3 0901 	sub.w	r9, r3, r1
 800839a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800839e:	1c7b      	adds	r3, r7, #1
 80083a0:	444b      	add	r3, r9
 80083a2:	106d      	asrs	r5, r5, #1
 80083a4:	429d      	cmp	r5, r3
 80083a6:	bf38      	it	cc
 80083a8:	461d      	movcc	r5, r3
 80083aa:	0553      	lsls	r3, r2, #21
 80083ac:	d527      	bpl.n	80083fe <__ssputs_r+0x8e>
 80083ae:	4629      	mov	r1, r5
 80083b0:	f7ff ff52 	bl	8008258 <_malloc_r>
 80083b4:	4606      	mov	r6, r0
 80083b6:	b360      	cbz	r0, 8008412 <__ssputs_r+0xa2>
 80083b8:	464a      	mov	r2, r9
 80083ba:	6921      	ldr	r1, [r4, #16]
 80083bc:	f7ff fed4 	bl	8008168 <memcpy>
 80083c0:	89a3      	ldrh	r3, [r4, #12]
 80083c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80083c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ca:	81a3      	strh	r3, [r4, #12]
 80083cc:	6126      	str	r6, [r4, #16]
 80083ce:	444e      	add	r6, r9
 80083d0:	6026      	str	r6, [r4, #0]
 80083d2:	463e      	mov	r6, r7
 80083d4:	6165      	str	r5, [r4, #20]
 80083d6:	eba5 0509 	sub.w	r5, r5, r9
 80083da:	60a5      	str	r5, [r4, #8]
 80083dc:	42be      	cmp	r6, r7
 80083de:	d900      	bls.n	80083e2 <__ssputs_r+0x72>
 80083e0:	463e      	mov	r6, r7
 80083e2:	4632      	mov	r2, r6
 80083e4:	4641      	mov	r1, r8
 80083e6:	6820      	ldr	r0, [r4, #0]
 80083e8:	f000 faac 	bl	8008944 <memmove>
 80083ec:	2000      	movs	r0, #0
 80083ee:	68a3      	ldr	r3, [r4, #8]
 80083f0:	1b9b      	subs	r3, r3, r6
 80083f2:	60a3      	str	r3, [r4, #8]
 80083f4:	6823      	ldr	r3, [r4, #0]
 80083f6:	4433      	add	r3, r6
 80083f8:	6023      	str	r3, [r4, #0]
 80083fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fe:	462a      	mov	r2, r5
 8008400:	f000 fad8 	bl	80089b4 <_realloc_r>
 8008404:	4606      	mov	r6, r0
 8008406:	2800      	cmp	r0, #0
 8008408:	d1e0      	bne.n	80083cc <__ssputs_r+0x5c>
 800840a:	4650      	mov	r0, sl
 800840c:	6921      	ldr	r1, [r4, #16]
 800840e:	f7ff feb9 	bl	8008184 <_free_r>
 8008412:	230c      	movs	r3, #12
 8008414:	f8ca 3000 	str.w	r3, [sl]
 8008418:	89a3      	ldrh	r3, [r4, #12]
 800841a:	f04f 30ff 	mov.w	r0, #4294967295
 800841e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008422:	81a3      	strh	r3, [r4, #12]
 8008424:	e7e9      	b.n	80083fa <__ssputs_r+0x8a>
	...

08008428 <_svfiprintf_r>:
 8008428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800842c:	4698      	mov	r8, r3
 800842e:	898b      	ldrh	r3, [r1, #12]
 8008430:	4607      	mov	r7, r0
 8008432:	061b      	lsls	r3, r3, #24
 8008434:	460d      	mov	r5, r1
 8008436:	4614      	mov	r4, r2
 8008438:	b09d      	sub	sp, #116	@ 0x74
 800843a:	d510      	bpl.n	800845e <_svfiprintf_r+0x36>
 800843c:	690b      	ldr	r3, [r1, #16]
 800843e:	b973      	cbnz	r3, 800845e <_svfiprintf_r+0x36>
 8008440:	2140      	movs	r1, #64	@ 0x40
 8008442:	f7ff ff09 	bl	8008258 <_malloc_r>
 8008446:	6028      	str	r0, [r5, #0]
 8008448:	6128      	str	r0, [r5, #16]
 800844a:	b930      	cbnz	r0, 800845a <_svfiprintf_r+0x32>
 800844c:	230c      	movs	r3, #12
 800844e:	603b      	str	r3, [r7, #0]
 8008450:	f04f 30ff 	mov.w	r0, #4294967295
 8008454:	b01d      	add	sp, #116	@ 0x74
 8008456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800845a:	2340      	movs	r3, #64	@ 0x40
 800845c:	616b      	str	r3, [r5, #20]
 800845e:	2300      	movs	r3, #0
 8008460:	9309      	str	r3, [sp, #36]	@ 0x24
 8008462:	2320      	movs	r3, #32
 8008464:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008468:	2330      	movs	r3, #48	@ 0x30
 800846a:	f04f 0901 	mov.w	r9, #1
 800846e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008472:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800860c <_svfiprintf_r+0x1e4>
 8008476:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800847a:	4623      	mov	r3, r4
 800847c:	469a      	mov	sl, r3
 800847e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008482:	b10a      	cbz	r2, 8008488 <_svfiprintf_r+0x60>
 8008484:	2a25      	cmp	r2, #37	@ 0x25
 8008486:	d1f9      	bne.n	800847c <_svfiprintf_r+0x54>
 8008488:	ebba 0b04 	subs.w	fp, sl, r4
 800848c:	d00b      	beq.n	80084a6 <_svfiprintf_r+0x7e>
 800848e:	465b      	mov	r3, fp
 8008490:	4622      	mov	r2, r4
 8008492:	4629      	mov	r1, r5
 8008494:	4638      	mov	r0, r7
 8008496:	f7ff ff6b 	bl	8008370 <__ssputs_r>
 800849a:	3001      	adds	r0, #1
 800849c:	f000 80a7 	beq.w	80085ee <_svfiprintf_r+0x1c6>
 80084a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084a2:	445a      	add	r2, fp
 80084a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80084a6:	f89a 3000 	ldrb.w	r3, [sl]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	f000 809f 	beq.w	80085ee <_svfiprintf_r+0x1c6>
 80084b0:	2300      	movs	r3, #0
 80084b2:	f04f 32ff 	mov.w	r2, #4294967295
 80084b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084ba:	f10a 0a01 	add.w	sl, sl, #1
 80084be:	9304      	str	r3, [sp, #16]
 80084c0:	9307      	str	r3, [sp, #28]
 80084c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80084c8:	4654      	mov	r4, sl
 80084ca:	2205      	movs	r2, #5
 80084cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084d0:	484e      	ldr	r0, [pc, #312]	@ (800860c <_svfiprintf_r+0x1e4>)
 80084d2:	f000 fa61 	bl	8008998 <memchr>
 80084d6:	9a04      	ldr	r2, [sp, #16]
 80084d8:	b9d8      	cbnz	r0, 8008512 <_svfiprintf_r+0xea>
 80084da:	06d0      	lsls	r0, r2, #27
 80084dc:	bf44      	itt	mi
 80084de:	2320      	movmi	r3, #32
 80084e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084e4:	0711      	lsls	r1, r2, #28
 80084e6:	bf44      	itt	mi
 80084e8:	232b      	movmi	r3, #43	@ 0x2b
 80084ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084ee:	f89a 3000 	ldrb.w	r3, [sl]
 80084f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80084f4:	d015      	beq.n	8008522 <_svfiprintf_r+0xfa>
 80084f6:	4654      	mov	r4, sl
 80084f8:	2000      	movs	r0, #0
 80084fa:	f04f 0c0a 	mov.w	ip, #10
 80084fe:	9a07      	ldr	r2, [sp, #28]
 8008500:	4621      	mov	r1, r4
 8008502:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008506:	3b30      	subs	r3, #48	@ 0x30
 8008508:	2b09      	cmp	r3, #9
 800850a:	d94b      	bls.n	80085a4 <_svfiprintf_r+0x17c>
 800850c:	b1b0      	cbz	r0, 800853c <_svfiprintf_r+0x114>
 800850e:	9207      	str	r2, [sp, #28]
 8008510:	e014      	b.n	800853c <_svfiprintf_r+0x114>
 8008512:	eba0 0308 	sub.w	r3, r0, r8
 8008516:	fa09 f303 	lsl.w	r3, r9, r3
 800851a:	4313      	orrs	r3, r2
 800851c:	46a2      	mov	sl, r4
 800851e:	9304      	str	r3, [sp, #16]
 8008520:	e7d2      	b.n	80084c8 <_svfiprintf_r+0xa0>
 8008522:	9b03      	ldr	r3, [sp, #12]
 8008524:	1d19      	adds	r1, r3, #4
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	9103      	str	r1, [sp, #12]
 800852a:	2b00      	cmp	r3, #0
 800852c:	bfbb      	ittet	lt
 800852e:	425b      	neglt	r3, r3
 8008530:	f042 0202 	orrlt.w	r2, r2, #2
 8008534:	9307      	strge	r3, [sp, #28]
 8008536:	9307      	strlt	r3, [sp, #28]
 8008538:	bfb8      	it	lt
 800853a:	9204      	strlt	r2, [sp, #16]
 800853c:	7823      	ldrb	r3, [r4, #0]
 800853e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008540:	d10a      	bne.n	8008558 <_svfiprintf_r+0x130>
 8008542:	7863      	ldrb	r3, [r4, #1]
 8008544:	2b2a      	cmp	r3, #42	@ 0x2a
 8008546:	d132      	bne.n	80085ae <_svfiprintf_r+0x186>
 8008548:	9b03      	ldr	r3, [sp, #12]
 800854a:	3402      	adds	r4, #2
 800854c:	1d1a      	adds	r2, r3, #4
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	9203      	str	r2, [sp, #12]
 8008552:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008556:	9305      	str	r3, [sp, #20]
 8008558:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008610 <_svfiprintf_r+0x1e8>
 800855c:	2203      	movs	r2, #3
 800855e:	4650      	mov	r0, sl
 8008560:	7821      	ldrb	r1, [r4, #0]
 8008562:	f000 fa19 	bl	8008998 <memchr>
 8008566:	b138      	cbz	r0, 8008578 <_svfiprintf_r+0x150>
 8008568:	2240      	movs	r2, #64	@ 0x40
 800856a:	9b04      	ldr	r3, [sp, #16]
 800856c:	eba0 000a 	sub.w	r0, r0, sl
 8008570:	4082      	lsls	r2, r0
 8008572:	4313      	orrs	r3, r2
 8008574:	3401      	adds	r4, #1
 8008576:	9304      	str	r3, [sp, #16]
 8008578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800857c:	2206      	movs	r2, #6
 800857e:	4825      	ldr	r0, [pc, #148]	@ (8008614 <_svfiprintf_r+0x1ec>)
 8008580:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008584:	f000 fa08 	bl	8008998 <memchr>
 8008588:	2800      	cmp	r0, #0
 800858a:	d036      	beq.n	80085fa <_svfiprintf_r+0x1d2>
 800858c:	4b22      	ldr	r3, [pc, #136]	@ (8008618 <_svfiprintf_r+0x1f0>)
 800858e:	bb1b      	cbnz	r3, 80085d8 <_svfiprintf_r+0x1b0>
 8008590:	9b03      	ldr	r3, [sp, #12]
 8008592:	3307      	adds	r3, #7
 8008594:	f023 0307 	bic.w	r3, r3, #7
 8008598:	3308      	adds	r3, #8
 800859a:	9303      	str	r3, [sp, #12]
 800859c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800859e:	4433      	add	r3, r6
 80085a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80085a2:	e76a      	b.n	800847a <_svfiprintf_r+0x52>
 80085a4:	460c      	mov	r4, r1
 80085a6:	2001      	movs	r0, #1
 80085a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80085ac:	e7a8      	b.n	8008500 <_svfiprintf_r+0xd8>
 80085ae:	2300      	movs	r3, #0
 80085b0:	f04f 0c0a 	mov.w	ip, #10
 80085b4:	4619      	mov	r1, r3
 80085b6:	3401      	adds	r4, #1
 80085b8:	9305      	str	r3, [sp, #20]
 80085ba:	4620      	mov	r0, r4
 80085bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085c0:	3a30      	subs	r2, #48	@ 0x30
 80085c2:	2a09      	cmp	r2, #9
 80085c4:	d903      	bls.n	80085ce <_svfiprintf_r+0x1a6>
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d0c6      	beq.n	8008558 <_svfiprintf_r+0x130>
 80085ca:	9105      	str	r1, [sp, #20]
 80085cc:	e7c4      	b.n	8008558 <_svfiprintf_r+0x130>
 80085ce:	4604      	mov	r4, r0
 80085d0:	2301      	movs	r3, #1
 80085d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80085d6:	e7f0      	b.n	80085ba <_svfiprintf_r+0x192>
 80085d8:	ab03      	add	r3, sp, #12
 80085da:	9300      	str	r3, [sp, #0]
 80085dc:	462a      	mov	r2, r5
 80085de:	4638      	mov	r0, r7
 80085e0:	4b0e      	ldr	r3, [pc, #56]	@ (800861c <_svfiprintf_r+0x1f4>)
 80085e2:	a904      	add	r1, sp, #16
 80085e4:	f3af 8000 	nop.w
 80085e8:	1c42      	adds	r2, r0, #1
 80085ea:	4606      	mov	r6, r0
 80085ec:	d1d6      	bne.n	800859c <_svfiprintf_r+0x174>
 80085ee:	89ab      	ldrh	r3, [r5, #12]
 80085f0:	065b      	lsls	r3, r3, #25
 80085f2:	f53f af2d 	bmi.w	8008450 <_svfiprintf_r+0x28>
 80085f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085f8:	e72c      	b.n	8008454 <_svfiprintf_r+0x2c>
 80085fa:	ab03      	add	r3, sp, #12
 80085fc:	9300      	str	r3, [sp, #0]
 80085fe:	462a      	mov	r2, r5
 8008600:	4638      	mov	r0, r7
 8008602:	4b06      	ldr	r3, [pc, #24]	@ (800861c <_svfiprintf_r+0x1f4>)
 8008604:	a904      	add	r1, sp, #16
 8008606:	f000 f87d 	bl	8008704 <_printf_i>
 800860a:	e7ed      	b.n	80085e8 <_svfiprintf_r+0x1c0>
 800860c:	0800a6d2 	.word	0x0800a6d2
 8008610:	0800a6d8 	.word	0x0800a6d8
 8008614:	0800a6dc 	.word	0x0800a6dc
 8008618:	00000000 	.word	0x00000000
 800861c:	08008371 	.word	0x08008371

08008620 <_printf_common>:
 8008620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008624:	4616      	mov	r6, r2
 8008626:	4698      	mov	r8, r3
 8008628:	688a      	ldr	r2, [r1, #8]
 800862a:	690b      	ldr	r3, [r1, #16]
 800862c:	4607      	mov	r7, r0
 800862e:	4293      	cmp	r3, r2
 8008630:	bfb8      	it	lt
 8008632:	4613      	movlt	r3, r2
 8008634:	6033      	str	r3, [r6, #0]
 8008636:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800863a:	460c      	mov	r4, r1
 800863c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008640:	b10a      	cbz	r2, 8008646 <_printf_common+0x26>
 8008642:	3301      	adds	r3, #1
 8008644:	6033      	str	r3, [r6, #0]
 8008646:	6823      	ldr	r3, [r4, #0]
 8008648:	0699      	lsls	r1, r3, #26
 800864a:	bf42      	ittt	mi
 800864c:	6833      	ldrmi	r3, [r6, #0]
 800864e:	3302      	addmi	r3, #2
 8008650:	6033      	strmi	r3, [r6, #0]
 8008652:	6825      	ldr	r5, [r4, #0]
 8008654:	f015 0506 	ands.w	r5, r5, #6
 8008658:	d106      	bne.n	8008668 <_printf_common+0x48>
 800865a:	f104 0a19 	add.w	sl, r4, #25
 800865e:	68e3      	ldr	r3, [r4, #12]
 8008660:	6832      	ldr	r2, [r6, #0]
 8008662:	1a9b      	subs	r3, r3, r2
 8008664:	42ab      	cmp	r3, r5
 8008666:	dc2b      	bgt.n	80086c0 <_printf_common+0xa0>
 8008668:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800866c:	6822      	ldr	r2, [r4, #0]
 800866e:	3b00      	subs	r3, #0
 8008670:	bf18      	it	ne
 8008672:	2301      	movne	r3, #1
 8008674:	0692      	lsls	r2, r2, #26
 8008676:	d430      	bmi.n	80086da <_printf_common+0xba>
 8008678:	4641      	mov	r1, r8
 800867a:	4638      	mov	r0, r7
 800867c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008680:	47c8      	blx	r9
 8008682:	3001      	adds	r0, #1
 8008684:	d023      	beq.n	80086ce <_printf_common+0xae>
 8008686:	6823      	ldr	r3, [r4, #0]
 8008688:	6922      	ldr	r2, [r4, #16]
 800868a:	f003 0306 	and.w	r3, r3, #6
 800868e:	2b04      	cmp	r3, #4
 8008690:	bf14      	ite	ne
 8008692:	2500      	movne	r5, #0
 8008694:	6833      	ldreq	r3, [r6, #0]
 8008696:	f04f 0600 	mov.w	r6, #0
 800869a:	bf08      	it	eq
 800869c:	68e5      	ldreq	r5, [r4, #12]
 800869e:	f104 041a 	add.w	r4, r4, #26
 80086a2:	bf08      	it	eq
 80086a4:	1aed      	subeq	r5, r5, r3
 80086a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80086aa:	bf08      	it	eq
 80086ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086b0:	4293      	cmp	r3, r2
 80086b2:	bfc4      	itt	gt
 80086b4:	1a9b      	subgt	r3, r3, r2
 80086b6:	18ed      	addgt	r5, r5, r3
 80086b8:	42b5      	cmp	r5, r6
 80086ba:	d11a      	bne.n	80086f2 <_printf_common+0xd2>
 80086bc:	2000      	movs	r0, #0
 80086be:	e008      	b.n	80086d2 <_printf_common+0xb2>
 80086c0:	2301      	movs	r3, #1
 80086c2:	4652      	mov	r2, sl
 80086c4:	4641      	mov	r1, r8
 80086c6:	4638      	mov	r0, r7
 80086c8:	47c8      	blx	r9
 80086ca:	3001      	adds	r0, #1
 80086cc:	d103      	bne.n	80086d6 <_printf_common+0xb6>
 80086ce:	f04f 30ff 	mov.w	r0, #4294967295
 80086d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086d6:	3501      	adds	r5, #1
 80086d8:	e7c1      	b.n	800865e <_printf_common+0x3e>
 80086da:	2030      	movs	r0, #48	@ 0x30
 80086dc:	18e1      	adds	r1, r4, r3
 80086de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80086e2:	1c5a      	adds	r2, r3, #1
 80086e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80086e8:	4422      	add	r2, r4
 80086ea:	3302      	adds	r3, #2
 80086ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80086f0:	e7c2      	b.n	8008678 <_printf_common+0x58>
 80086f2:	2301      	movs	r3, #1
 80086f4:	4622      	mov	r2, r4
 80086f6:	4641      	mov	r1, r8
 80086f8:	4638      	mov	r0, r7
 80086fa:	47c8      	blx	r9
 80086fc:	3001      	adds	r0, #1
 80086fe:	d0e6      	beq.n	80086ce <_printf_common+0xae>
 8008700:	3601      	adds	r6, #1
 8008702:	e7d9      	b.n	80086b8 <_printf_common+0x98>

08008704 <_printf_i>:
 8008704:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008708:	7e0f      	ldrb	r7, [r1, #24]
 800870a:	4691      	mov	r9, r2
 800870c:	2f78      	cmp	r7, #120	@ 0x78
 800870e:	4680      	mov	r8, r0
 8008710:	460c      	mov	r4, r1
 8008712:	469a      	mov	sl, r3
 8008714:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008716:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800871a:	d807      	bhi.n	800872c <_printf_i+0x28>
 800871c:	2f62      	cmp	r7, #98	@ 0x62
 800871e:	d80a      	bhi.n	8008736 <_printf_i+0x32>
 8008720:	2f00      	cmp	r7, #0
 8008722:	f000 80d3 	beq.w	80088cc <_printf_i+0x1c8>
 8008726:	2f58      	cmp	r7, #88	@ 0x58
 8008728:	f000 80ba 	beq.w	80088a0 <_printf_i+0x19c>
 800872c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008730:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008734:	e03a      	b.n	80087ac <_printf_i+0xa8>
 8008736:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800873a:	2b15      	cmp	r3, #21
 800873c:	d8f6      	bhi.n	800872c <_printf_i+0x28>
 800873e:	a101      	add	r1, pc, #4	@ (adr r1, 8008744 <_printf_i+0x40>)
 8008740:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008744:	0800879d 	.word	0x0800879d
 8008748:	080087b1 	.word	0x080087b1
 800874c:	0800872d 	.word	0x0800872d
 8008750:	0800872d 	.word	0x0800872d
 8008754:	0800872d 	.word	0x0800872d
 8008758:	0800872d 	.word	0x0800872d
 800875c:	080087b1 	.word	0x080087b1
 8008760:	0800872d 	.word	0x0800872d
 8008764:	0800872d 	.word	0x0800872d
 8008768:	0800872d 	.word	0x0800872d
 800876c:	0800872d 	.word	0x0800872d
 8008770:	080088b3 	.word	0x080088b3
 8008774:	080087db 	.word	0x080087db
 8008778:	0800886d 	.word	0x0800886d
 800877c:	0800872d 	.word	0x0800872d
 8008780:	0800872d 	.word	0x0800872d
 8008784:	080088d5 	.word	0x080088d5
 8008788:	0800872d 	.word	0x0800872d
 800878c:	080087db 	.word	0x080087db
 8008790:	0800872d 	.word	0x0800872d
 8008794:	0800872d 	.word	0x0800872d
 8008798:	08008875 	.word	0x08008875
 800879c:	6833      	ldr	r3, [r6, #0]
 800879e:	1d1a      	adds	r2, r3, #4
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	6032      	str	r2, [r6, #0]
 80087a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80087ac:	2301      	movs	r3, #1
 80087ae:	e09e      	b.n	80088ee <_printf_i+0x1ea>
 80087b0:	6833      	ldr	r3, [r6, #0]
 80087b2:	6820      	ldr	r0, [r4, #0]
 80087b4:	1d19      	adds	r1, r3, #4
 80087b6:	6031      	str	r1, [r6, #0]
 80087b8:	0606      	lsls	r6, r0, #24
 80087ba:	d501      	bpl.n	80087c0 <_printf_i+0xbc>
 80087bc:	681d      	ldr	r5, [r3, #0]
 80087be:	e003      	b.n	80087c8 <_printf_i+0xc4>
 80087c0:	0645      	lsls	r5, r0, #25
 80087c2:	d5fb      	bpl.n	80087bc <_printf_i+0xb8>
 80087c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80087c8:	2d00      	cmp	r5, #0
 80087ca:	da03      	bge.n	80087d4 <_printf_i+0xd0>
 80087cc:	232d      	movs	r3, #45	@ 0x2d
 80087ce:	426d      	negs	r5, r5
 80087d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087d4:	230a      	movs	r3, #10
 80087d6:	4859      	ldr	r0, [pc, #356]	@ (800893c <_printf_i+0x238>)
 80087d8:	e011      	b.n	80087fe <_printf_i+0xfa>
 80087da:	6821      	ldr	r1, [r4, #0]
 80087dc:	6833      	ldr	r3, [r6, #0]
 80087de:	0608      	lsls	r0, r1, #24
 80087e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80087e4:	d402      	bmi.n	80087ec <_printf_i+0xe8>
 80087e6:	0649      	lsls	r1, r1, #25
 80087e8:	bf48      	it	mi
 80087ea:	b2ad      	uxthmi	r5, r5
 80087ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80087ee:	6033      	str	r3, [r6, #0]
 80087f0:	bf14      	ite	ne
 80087f2:	230a      	movne	r3, #10
 80087f4:	2308      	moveq	r3, #8
 80087f6:	4851      	ldr	r0, [pc, #324]	@ (800893c <_printf_i+0x238>)
 80087f8:	2100      	movs	r1, #0
 80087fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087fe:	6866      	ldr	r6, [r4, #4]
 8008800:	2e00      	cmp	r6, #0
 8008802:	bfa8      	it	ge
 8008804:	6821      	ldrge	r1, [r4, #0]
 8008806:	60a6      	str	r6, [r4, #8]
 8008808:	bfa4      	itt	ge
 800880a:	f021 0104 	bicge.w	r1, r1, #4
 800880e:	6021      	strge	r1, [r4, #0]
 8008810:	b90d      	cbnz	r5, 8008816 <_printf_i+0x112>
 8008812:	2e00      	cmp	r6, #0
 8008814:	d04b      	beq.n	80088ae <_printf_i+0x1aa>
 8008816:	4616      	mov	r6, r2
 8008818:	fbb5 f1f3 	udiv	r1, r5, r3
 800881c:	fb03 5711 	mls	r7, r3, r1, r5
 8008820:	5dc7      	ldrb	r7, [r0, r7]
 8008822:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008826:	462f      	mov	r7, r5
 8008828:	42bb      	cmp	r3, r7
 800882a:	460d      	mov	r5, r1
 800882c:	d9f4      	bls.n	8008818 <_printf_i+0x114>
 800882e:	2b08      	cmp	r3, #8
 8008830:	d10b      	bne.n	800884a <_printf_i+0x146>
 8008832:	6823      	ldr	r3, [r4, #0]
 8008834:	07df      	lsls	r7, r3, #31
 8008836:	d508      	bpl.n	800884a <_printf_i+0x146>
 8008838:	6923      	ldr	r3, [r4, #16]
 800883a:	6861      	ldr	r1, [r4, #4]
 800883c:	4299      	cmp	r1, r3
 800883e:	bfde      	ittt	le
 8008840:	2330      	movle	r3, #48	@ 0x30
 8008842:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008846:	f106 36ff 	addle.w	r6, r6, #4294967295
 800884a:	1b92      	subs	r2, r2, r6
 800884c:	6122      	str	r2, [r4, #16]
 800884e:	464b      	mov	r3, r9
 8008850:	4621      	mov	r1, r4
 8008852:	4640      	mov	r0, r8
 8008854:	f8cd a000 	str.w	sl, [sp]
 8008858:	aa03      	add	r2, sp, #12
 800885a:	f7ff fee1 	bl	8008620 <_printf_common>
 800885e:	3001      	adds	r0, #1
 8008860:	d14a      	bne.n	80088f8 <_printf_i+0x1f4>
 8008862:	f04f 30ff 	mov.w	r0, #4294967295
 8008866:	b004      	add	sp, #16
 8008868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800886c:	6823      	ldr	r3, [r4, #0]
 800886e:	f043 0320 	orr.w	r3, r3, #32
 8008872:	6023      	str	r3, [r4, #0]
 8008874:	2778      	movs	r7, #120	@ 0x78
 8008876:	4832      	ldr	r0, [pc, #200]	@ (8008940 <_printf_i+0x23c>)
 8008878:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800887c:	6823      	ldr	r3, [r4, #0]
 800887e:	6831      	ldr	r1, [r6, #0]
 8008880:	061f      	lsls	r7, r3, #24
 8008882:	f851 5b04 	ldr.w	r5, [r1], #4
 8008886:	d402      	bmi.n	800888e <_printf_i+0x18a>
 8008888:	065f      	lsls	r7, r3, #25
 800888a:	bf48      	it	mi
 800888c:	b2ad      	uxthmi	r5, r5
 800888e:	6031      	str	r1, [r6, #0]
 8008890:	07d9      	lsls	r1, r3, #31
 8008892:	bf44      	itt	mi
 8008894:	f043 0320 	orrmi.w	r3, r3, #32
 8008898:	6023      	strmi	r3, [r4, #0]
 800889a:	b11d      	cbz	r5, 80088a4 <_printf_i+0x1a0>
 800889c:	2310      	movs	r3, #16
 800889e:	e7ab      	b.n	80087f8 <_printf_i+0xf4>
 80088a0:	4826      	ldr	r0, [pc, #152]	@ (800893c <_printf_i+0x238>)
 80088a2:	e7e9      	b.n	8008878 <_printf_i+0x174>
 80088a4:	6823      	ldr	r3, [r4, #0]
 80088a6:	f023 0320 	bic.w	r3, r3, #32
 80088aa:	6023      	str	r3, [r4, #0]
 80088ac:	e7f6      	b.n	800889c <_printf_i+0x198>
 80088ae:	4616      	mov	r6, r2
 80088b0:	e7bd      	b.n	800882e <_printf_i+0x12a>
 80088b2:	6833      	ldr	r3, [r6, #0]
 80088b4:	6825      	ldr	r5, [r4, #0]
 80088b6:	1d18      	adds	r0, r3, #4
 80088b8:	6961      	ldr	r1, [r4, #20]
 80088ba:	6030      	str	r0, [r6, #0]
 80088bc:	062e      	lsls	r6, r5, #24
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	d501      	bpl.n	80088c6 <_printf_i+0x1c2>
 80088c2:	6019      	str	r1, [r3, #0]
 80088c4:	e002      	b.n	80088cc <_printf_i+0x1c8>
 80088c6:	0668      	lsls	r0, r5, #25
 80088c8:	d5fb      	bpl.n	80088c2 <_printf_i+0x1be>
 80088ca:	8019      	strh	r1, [r3, #0]
 80088cc:	2300      	movs	r3, #0
 80088ce:	4616      	mov	r6, r2
 80088d0:	6123      	str	r3, [r4, #16]
 80088d2:	e7bc      	b.n	800884e <_printf_i+0x14a>
 80088d4:	6833      	ldr	r3, [r6, #0]
 80088d6:	2100      	movs	r1, #0
 80088d8:	1d1a      	adds	r2, r3, #4
 80088da:	6032      	str	r2, [r6, #0]
 80088dc:	681e      	ldr	r6, [r3, #0]
 80088de:	6862      	ldr	r2, [r4, #4]
 80088e0:	4630      	mov	r0, r6
 80088e2:	f000 f859 	bl	8008998 <memchr>
 80088e6:	b108      	cbz	r0, 80088ec <_printf_i+0x1e8>
 80088e8:	1b80      	subs	r0, r0, r6
 80088ea:	6060      	str	r0, [r4, #4]
 80088ec:	6863      	ldr	r3, [r4, #4]
 80088ee:	6123      	str	r3, [r4, #16]
 80088f0:	2300      	movs	r3, #0
 80088f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088f6:	e7aa      	b.n	800884e <_printf_i+0x14a>
 80088f8:	4632      	mov	r2, r6
 80088fa:	4649      	mov	r1, r9
 80088fc:	4640      	mov	r0, r8
 80088fe:	6923      	ldr	r3, [r4, #16]
 8008900:	47d0      	blx	sl
 8008902:	3001      	adds	r0, #1
 8008904:	d0ad      	beq.n	8008862 <_printf_i+0x15e>
 8008906:	6823      	ldr	r3, [r4, #0]
 8008908:	079b      	lsls	r3, r3, #30
 800890a:	d413      	bmi.n	8008934 <_printf_i+0x230>
 800890c:	68e0      	ldr	r0, [r4, #12]
 800890e:	9b03      	ldr	r3, [sp, #12]
 8008910:	4298      	cmp	r0, r3
 8008912:	bfb8      	it	lt
 8008914:	4618      	movlt	r0, r3
 8008916:	e7a6      	b.n	8008866 <_printf_i+0x162>
 8008918:	2301      	movs	r3, #1
 800891a:	4632      	mov	r2, r6
 800891c:	4649      	mov	r1, r9
 800891e:	4640      	mov	r0, r8
 8008920:	47d0      	blx	sl
 8008922:	3001      	adds	r0, #1
 8008924:	d09d      	beq.n	8008862 <_printf_i+0x15e>
 8008926:	3501      	adds	r5, #1
 8008928:	68e3      	ldr	r3, [r4, #12]
 800892a:	9903      	ldr	r1, [sp, #12]
 800892c:	1a5b      	subs	r3, r3, r1
 800892e:	42ab      	cmp	r3, r5
 8008930:	dcf2      	bgt.n	8008918 <_printf_i+0x214>
 8008932:	e7eb      	b.n	800890c <_printf_i+0x208>
 8008934:	2500      	movs	r5, #0
 8008936:	f104 0619 	add.w	r6, r4, #25
 800893a:	e7f5      	b.n	8008928 <_printf_i+0x224>
 800893c:	0800a6e3 	.word	0x0800a6e3
 8008940:	0800a6f4 	.word	0x0800a6f4

08008944 <memmove>:
 8008944:	4288      	cmp	r0, r1
 8008946:	b510      	push	{r4, lr}
 8008948:	eb01 0402 	add.w	r4, r1, r2
 800894c:	d902      	bls.n	8008954 <memmove+0x10>
 800894e:	4284      	cmp	r4, r0
 8008950:	4623      	mov	r3, r4
 8008952:	d807      	bhi.n	8008964 <memmove+0x20>
 8008954:	1e43      	subs	r3, r0, #1
 8008956:	42a1      	cmp	r1, r4
 8008958:	d008      	beq.n	800896c <memmove+0x28>
 800895a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800895e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008962:	e7f8      	b.n	8008956 <memmove+0x12>
 8008964:	4601      	mov	r1, r0
 8008966:	4402      	add	r2, r0
 8008968:	428a      	cmp	r2, r1
 800896a:	d100      	bne.n	800896e <memmove+0x2a>
 800896c:	bd10      	pop	{r4, pc}
 800896e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008972:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008976:	e7f7      	b.n	8008968 <memmove+0x24>

08008978 <_sbrk_r>:
 8008978:	b538      	push	{r3, r4, r5, lr}
 800897a:	2300      	movs	r3, #0
 800897c:	4d05      	ldr	r5, [pc, #20]	@ (8008994 <_sbrk_r+0x1c>)
 800897e:	4604      	mov	r4, r0
 8008980:	4608      	mov	r0, r1
 8008982:	602b      	str	r3, [r5, #0]
 8008984:	f7fa f96a 	bl	8002c5c <_sbrk>
 8008988:	1c43      	adds	r3, r0, #1
 800898a:	d102      	bne.n	8008992 <_sbrk_r+0x1a>
 800898c:	682b      	ldr	r3, [r5, #0]
 800898e:	b103      	cbz	r3, 8008992 <_sbrk_r+0x1a>
 8008990:	6023      	str	r3, [r4, #0]
 8008992:	bd38      	pop	{r3, r4, r5, pc}
 8008994:	20000ab8 	.word	0x20000ab8

08008998 <memchr>:
 8008998:	4603      	mov	r3, r0
 800899a:	b510      	push	{r4, lr}
 800899c:	b2c9      	uxtb	r1, r1
 800899e:	4402      	add	r2, r0
 80089a0:	4293      	cmp	r3, r2
 80089a2:	4618      	mov	r0, r3
 80089a4:	d101      	bne.n	80089aa <memchr+0x12>
 80089a6:	2000      	movs	r0, #0
 80089a8:	e003      	b.n	80089b2 <memchr+0x1a>
 80089aa:	7804      	ldrb	r4, [r0, #0]
 80089ac:	3301      	adds	r3, #1
 80089ae:	428c      	cmp	r4, r1
 80089b0:	d1f6      	bne.n	80089a0 <memchr+0x8>
 80089b2:	bd10      	pop	{r4, pc}

080089b4 <_realloc_r>:
 80089b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089b8:	4680      	mov	r8, r0
 80089ba:	4615      	mov	r5, r2
 80089bc:	460c      	mov	r4, r1
 80089be:	b921      	cbnz	r1, 80089ca <_realloc_r+0x16>
 80089c0:	4611      	mov	r1, r2
 80089c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089c6:	f7ff bc47 	b.w	8008258 <_malloc_r>
 80089ca:	b92a      	cbnz	r2, 80089d8 <_realloc_r+0x24>
 80089cc:	f7ff fbda 	bl	8008184 <_free_r>
 80089d0:	2400      	movs	r4, #0
 80089d2:	4620      	mov	r0, r4
 80089d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089d8:	f000 f81a 	bl	8008a10 <_malloc_usable_size_r>
 80089dc:	4285      	cmp	r5, r0
 80089de:	4606      	mov	r6, r0
 80089e0:	d802      	bhi.n	80089e8 <_realloc_r+0x34>
 80089e2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80089e6:	d8f4      	bhi.n	80089d2 <_realloc_r+0x1e>
 80089e8:	4629      	mov	r1, r5
 80089ea:	4640      	mov	r0, r8
 80089ec:	f7ff fc34 	bl	8008258 <_malloc_r>
 80089f0:	4607      	mov	r7, r0
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d0ec      	beq.n	80089d0 <_realloc_r+0x1c>
 80089f6:	42b5      	cmp	r5, r6
 80089f8:	462a      	mov	r2, r5
 80089fa:	4621      	mov	r1, r4
 80089fc:	bf28      	it	cs
 80089fe:	4632      	movcs	r2, r6
 8008a00:	f7ff fbb2 	bl	8008168 <memcpy>
 8008a04:	4621      	mov	r1, r4
 8008a06:	4640      	mov	r0, r8
 8008a08:	f7ff fbbc 	bl	8008184 <_free_r>
 8008a0c:	463c      	mov	r4, r7
 8008a0e:	e7e0      	b.n	80089d2 <_realloc_r+0x1e>

08008a10 <_malloc_usable_size_r>:
 8008a10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a14:	1f18      	subs	r0, r3, #4
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	bfbc      	itt	lt
 8008a1a:	580b      	ldrlt	r3, [r1, r0]
 8008a1c:	18c0      	addlt	r0, r0, r3
 8008a1e:	4770      	bx	lr

08008a20 <atan2>:
 8008a20:	f000 bb26 	b.w	8009070 <__ieee754_atan2>

08008a24 <fmod>:
 8008a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a28:	4680      	mov	r8, r0
 8008a2a:	4689      	mov	r9, r1
 8008a2c:	4616      	mov	r6, r2
 8008a2e:	461f      	mov	r7, r3
 8008a30:	f000 fbf0 	bl	8009214 <__ieee754_fmod>
 8008a34:	4632      	mov	r2, r6
 8008a36:	4604      	mov	r4, r0
 8008a38:	460d      	mov	r5, r1
 8008a3a:	463b      	mov	r3, r7
 8008a3c:	4640      	mov	r0, r8
 8008a3e:	4649      	mov	r1, r9
 8008a40:	f7f7 ffdc 	bl	80009fc <__aeabi_dcmpun>
 8008a44:	b990      	cbnz	r0, 8008a6c <fmod+0x48>
 8008a46:	2200      	movs	r2, #0
 8008a48:	2300      	movs	r3, #0
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	4639      	mov	r1, r7
 8008a4e:	f7f7 ffa3 	bl	8000998 <__aeabi_dcmpeq>
 8008a52:	b158      	cbz	r0, 8008a6c <fmod+0x48>
 8008a54:	f7ff fb5c 	bl	8008110 <__errno>
 8008a58:	2321      	movs	r3, #33	@ 0x21
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	6003      	str	r3, [r0, #0]
 8008a5e:	2300      	movs	r3, #0
 8008a60:	4610      	mov	r0, r2
 8008a62:	4619      	mov	r1, r3
 8008a64:	f7f7 fe5a 	bl	800071c <__aeabi_ddiv>
 8008a68:	4604      	mov	r4, r0
 8008a6a:	460d      	mov	r5, r1
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	4629      	mov	r1, r5
 8008a70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008a74 <pow>:
 8008a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a78:	4614      	mov	r4, r2
 8008a7a:	461d      	mov	r5, r3
 8008a7c:	4680      	mov	r8, r0
 8008a7e:	4689      	mov	r9, r1
 8008a80:	f000 fcce 	bl	8009420 <__ieee754_pow>
 8008a84:	4622      	mov	r2, r4
 8008a86:	4606      	mov	r6, r0
 8008a88:	460f      	mov	r7, r1
 8008a8a:	462b      	mov	r3, r5
 8008a8c:	4620      	mov	r0, r4
 8008a8e:	4629      	mov	r1, r5
 8008a90:	f7f7 ffb4 	bl	80009fc <__aeabi_dcmpun>
 8008a94:	bbc8      	cbnz	r0, 8008b0a <pow+0x96>
 8008a96:	2200      	movs	r2, #0
 8008a98:	2300      	movs	r3, #0
 8008a9a:	4640      	mov	r0, r8
 8008a9c:	4649      	mov	r1, r9
 8008a9e:	f7f7 ff7b 	bl	8000998 <__aeabi_dcmpeq>
 8008aa2:	b1b8      	cbz	r0, 8008ad4 <pow+0x60>
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	4629      	mov	r1, r5
 8008aac:	f7f7 ff74 	bl	8000998 <__aeabi_dcmpeq>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	d141      	bne.n	8008b38 <pow+0xc4>
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	4629      	mov	r1, r5
 8008ab8:	f000 f9fe 	bl	8008eb8 <finite>
 8008abc:	b328      	cbz	r0, 8008b0a <pow+0x96>
 8008abe:	2200      	movs	r2, #0
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	4629      	mov	r1, r5
 8008ac6:	f7f7 ff71 	bl	80009ac <__aeabi_dcmplt>
 8008aca:	b1f0      	cbz	r0, 8008b0a <pow+0x96>
 8008acc:	f7ff fb20 	bl	8008110 <__errno>
 8008ad0:	2322      	movs	r3, #34	@ 0x22
 8008ad2:	e019      	b.n	8008b08 <pow+0x94>
 8008ad4:	4630      	mov	r0, r6
 8008ad6:	4639      	mov	r1, r7
 8008ad8:	f000 f9ee 	bl	8008eb8 <finite>
 8008adc:	b9c8      	cbnz	r0, 8008b12 <pow+0x9e>
 8008ade:	4640      	mov	r0, r8
 8008ae0:	4649      	mov	r1, r9
 8008ae2:	f000 f9e9 	bl	8008eb8 <finite>
 8008ae6:	b1a0      	cbz	r0, 8008b12 <pow+0x9e>
 8008ae8:	4620      	mov	r0, r4
 8008aea:	4629      	mov	r1, r5
 8008aec:	f000 f9e4 	bl	8008eb8 <finite>
 8008af0:	b178      	cbz	r0, 8008b12 <pow+0x9e>
 8008af2:	4632      	mov	r2, r6
 8008af4:	463b      	mov	r3, r7
 8008af6:	4630      	mov	r0, r6
 8008af8:	4639      	mov	r1, r7
 8008afa:	f7f7 ff7f 	bl	80009fc <__aeabi_dcmpun>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d0e4      	beq.n	8008acc <pow+0x58>
 8008b02:	f7ff fb05 	bl	8008110 <__errno>
 8008b06:	2321      	movs	r3, #33	@ 0x21
 8008b08:	6003      	str	r3, [r0, #0]
 8008b0a:	4630      	mov	r0, r6
 8008b0c:	4639      	mov	r1, r7
 8008b0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b12:	2200      	movs	r2, #0
 8008b14:	2300      	movs	r3, #0
 8008b16:	4630      	mov	r0, r6
 8008b18:	4639      	mov	r1, r7
 8008b1a:	f7f7 ff3d 	bl	8000998 <__aeabi_dcmpeq>
 8008b1e:	2800      	cmp	r0, #0
 8008b20:	d0f3      	beq.n	8008b0a <pow+0x96>
 8008b22:	4640      	mov	r0, r8
 8008b24:	4649      	mov	r1, r9
 8008b26:	f000 f9c7 	bl	8008eb8 <finite>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	d0ed      	beq.n	8008b0a <pow+0x96>
 8008b2e:	4620      	mov	r0, r4
 8008b30:	4629      	mov	r1, r5
 8008b32:	f000 f9c1 	bl	8008eb8 <finite>
 8008b36:	e7c8      	b.n	8008aca <pow+0x56>
 8008b38:	2600      	movs	r6, #0
 8008b3a:	4f01      	ldr	r7, [pc, #4]	@ (8008b40 <pow+0xcc>)
 8008b3c:	e7e5      	b.n	8008b0a <pow+0x96>
 8008b3e:	bf00      	nop
 8008b40:	3ff00000 	.word	0x3ff00000

08008b44 <sqrt>:
 8008b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b46:	4606      	mov	r6, r0
 8008b48:	460f      	mov	r7, r1
 8008b4a:	f000 f9bb 	bl	8008ec4 <__ieee754_sqrt>
 8008b4e:	4632      	mov	r2, r6
 8008b50:	4604      	mov	r4, r0
 8008b52:	460d      	mov	r5, r1
 8008b54:	463b      	mov	r3, r7
 8008b56:	4630      	mov	r0, r6
 8008b58:	4639      	mov	r1, r7
 8008b5a:	f7f7 ff4f 	bl	80009fc <__aeabi_dcmpun>
 8008b5e:	b990      	cbnz	r0, 8008b86 <sqrt+0x42>
 8008b60:	2200      	movs	r2, #0
 8008b62:	2300      	movs	r3, #0
 8008b64:	4630      	mov	r0, r6
 8008b66:	4639      	mov	r1, r7
 8008b68:	f7f7 ff20 	bl	80009ac <__aeabi_dcmplt>
 8008b6c:	b158      	cbz	r0, 8008b86 <sqrt+0x42>
 8008b6e:	f7ff facf 	bl	8008110 <__errno>
 8008b72:	2321      	movs	r3, #33	@ 0x21
 8008b74:	2200      	movs	r2, #0
 8008b76:	6003      	str	r3, [r0, #0]
 8008b78:	2300      	movs	r3, #0
 8008b7a:	4610      	mov	r0, r2
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	f7f7 fdcd 	bl	800071c <__aeabi_ddiv>
 8008b82:	4604      	mov	r4, r0
 8008b84:	460d      	mov	r5, r1
 8008b86:	4620      	mov	r0, r4
 8008b88:	4629      	mov	r1, r5
 8008b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b8c:	0000      	movs	r0, r0
	...

08008b90 <atan>:
 8008b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b94:	4bbc      	ldr	r3, [pc, #752]	@ (8008e88 <atan+0x2f8>)
 8008b96:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8008b9a:	429e      	cmp	r6, r3
 8008b9c:	4604      	mov	r4, r0
 8008b9e:	460d      	mov	r5, r1
 8008ba0:	468b      	mov	fp, r1
 8008ba2:	d918      	bls.n	8008bd6 <atan+0x46>
 8008ba4:	4bb9      	ldr	r3, [pc, #740]	@ (8008e8c <atan+0x2fc>)
 8008ba6:	429e      	cmp	r6, r3
 8008ba8:	d801      	bhi.n	8008bae <atan+0x1e>
 8008baa:	d109      	bne.n	8008bc0 <atan+0x30>
 8008bac:	b140      	cbz	r0, 8008bc0 <atan+0x30>
 8008bae:	4622      	mov	r2, r4
 8008bb0:	462b      	mov	r3, r5
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	4629      	mov	r1, r5
 8008bb6:	f7f7 fad1 	bl	800015c <__adddf3>
 8008bba:	4604      	mov	r4, r0
 8008bbc:	460d      	mov	r5, r1
 8008bbe:	e006      	b.n	8008bce <atan+0x3e>
 8008bc0:	f1bb 0f00 	cmp.w	fp, #0
 8008bc4:	f340 8123 	ble.w	8008e0e <atan+0x27e>
 8008bc8:	a593      	add	r5, pc, #588	@ (adr r5, 8008e18 <atan+0x288>)
 8008bca:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008bce:	4620      	mov	r0, r4
 8008bd0:	4629      	mov	r1, r5
 8008bd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bd6:	4bae      	ldr	r3, [pc, #696]	@ (8008e90 <atan+0x300>)
 8008bd8:	429e      	cmp	r6, r3
 8008bda:	d811      	bhi.n	8008c00 <atan+0x70>
 8008bdc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8008be0:	429e      	cmp	r6, r3
 8008be2:	d80a      	bhi.n	8008bfa <atan+0x6a>
 8008be4:	a38e      	add	r3, pc, #568	@ (adr r3, 8008e20 <atan+0x290>)
 8008be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bea:	f7f7 fab7 	bl	800015c <__adddf3>
 8008bee:	2200      	movs	r2, #0
 8008bf0:	4ba8      	ldr	r3, [pc, #672]	@ (8008e94 <atan+0x304>)
 8008bf2:	f7f7 fef9 	bl	80009e8 <__aeabi_dcmpgt>
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	d1e9      	bne.n	8008bce <atan+0x3e>
 8008bfa:	f04f 3aff 	mov.w	sl, #4294967295
 8008bfe:	e027      	b.n	8008c50 <atan+0xc0>
 8008c00:	f000 f956 	bl	8008eb0 <fabs>
 8008c04:	4ba4      	ldr	r3, [pc, #656]	@ (8008e98 <atan+0x308>)
 8008c06:	4604      	mov	r4, r0
 8008c08:	429e      	cmp	r6, r3
 8008c0a:	460d      	mov	r5, r1
 8008c0c:	f200 80b8 	bhi.w	8008d80 <atan+0x1f0>
 8008c10:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8008c14:	429e      	cmp	r6, r3
 8008c16:	f200 809c 	bhi.w	8008d52 <atan+0x1c2>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	f7f7 fa9d 	bl	800015c <__adddf3>
 8008c22:	2200      	movs	r2, #0
 8008c24:	4b9b      	ldr	r3, [pc, #620]	@ (8008e94 <atan+0x304>)
 8008c26:	f7f7 fa97 	bl	8000158 <__aeabi_dsub>
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	4606      	mov	r6, r0
 8008c2e:	460f      	mov	r7, r1
 8008c30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008c34:	4620      	mov	r0, r4
 8008c36:	4629      	mov	r1, r5
 8008c38:	f7f7 fa90 	bl	800015c <__adddf3>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	460b      	mov	r3, r1
 8008c40:	4630      	mov	r0, r6
 8008c42:	4639      	mov	r1, r7
 8008c44:	f7f7 fd6a 	bl	800071c <__aeabi_ddiv>
 8008c48:	f04f 0a00 	mov.w	sl, #0
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	460d      	mov	r5, r1
 8008c50:	4622      	mov	r2, r4
 8008c52:	462b      	mov	r3, r5
 8008c54:	4620      	mov	r0, r4
 8008c56:	4629      	mov	r1, r5
 8008c58:	f7f7 fc36 	bl	80004c8 <__aeabi_dmul>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	460b      	mov	r3, r1
 8008c60:	4680      	mov	r8, r0
 8008c62:	4689      	mov	r9, r1
 8008c64:	f7f7 fc30 	bl	80004c8 <__aeabi_dmul>
 8008c68:	a36f      	add	r3, pc, #444	@ (adr r3, 8008e28 <atan+0x298>)
 8008c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6e:	4606      	mov	r6, r0
 8008c70:	460f      	mov	r7, r1
 8008c72:	f7f7 fc29 	bl	80004c8 <__aeabi_dmul>
 8008c76:	a36e      	add	r3, pc, #440	@ (adr r3, 8008e30 <atan+0x2a0>)
 8008c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c7c:	f7f7 fa6e 	bl	800015c <__adddf3>
 8008c80:	4632      	mov	r2, r6
 8008c82:	463b      	mov	r3, r7
 8008c84:	f7f7 fc20 	bl	80004c8 <__aeabi_dmul>
 8008c88:	a36b      	add	r3, pc, #428	@ (adr r3, 8008e38 <atan+0x2a8>)
 8008c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8e:	f7f7 fa65 	bl	800015c <__adddf3>
 8008c92:	4632      	mov	r2, r6
 8008c94:	463b      	mov	r3, r7
 8008c96:	f7f7 fc17 	bl	80004c8 <__aeabi_dmul>
 8008c9a:	a369      	add	r3, pc, #420	@ (adr r3, 8008e40 <atan+0x2b0>)
 8008c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca0:	f7f7 fa5c 	bl	800015c <__adddf3>
 8008ca4:	4632      	mov	r2, r6
 8008ca6:	463b      	mov	r3, r7
 8008ca8:	f7f7 fc0e 	bl	80004c8 <__aeabi_dmul>
 8008cac:	a366      	add	r3, pc, #408	@ (adr r3, 8008e48 <atan+0x2b8>)
 8008cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb2:	f7f7 fa53 	bl	800015c <__adddf3>
 8008cb6:	4632      	mov	r2, r6
 8008cb8:	463b      	mov	r3, r7
 8008cba:	f7f7 fc05 	bl	80004c8 <__aeabi_dmul>
 8008cbe:	a364      	add	r3, pc, #400	@ (adr r3, 8008e50 <atan+0x2c0>)
 8008cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc4:	f7f7 fa4a 	bl	800015c <__adddf3>
 8008cc8:	4642      	mov	r2, r8
 8008cca:	464b      	mov	r3, r9
 8008ccc:	f7f7 fbfc 	bl	80004c8 <__aeabi_dmul>
 8008cd0:	a361      	add	r3, pc, #388	@ (adr r3, 8008e58 <atan+0x2c8>)
 8008cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd6:	4680      	mov	r8, r0
 8008cd8:	4689      	mov	r9, r1
 8008cda:	4630      	mov	r0, r6
 8008cdc:	4639      	mov	r1, r7
 8008cde:	f7f7 fbf3 	bl	80004c8 <__aeabi_dmul>
 8008ce2:	a35f      	add	r3, pc, #380	@ (adr r3, 8008e60 <atan+0x2d0>)
 8008ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce8:	f7f7 fa36 	bl	8000158 <__aeabi_dsub>
 8008cec:	4632      	mov	r2, r6
 8008cee:	463b      	mov	r3, r7
 8008cf0:	f7f7 fbea 	bl	80004c8 <__aeabi_dmul>
 8008cf4:	a35c      	add	r3, pc, #368	@ (adr r3, 8008e68 <atan+0x2d8>)
 8008cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfa:	f7f7 fa2d 	bl	8000158 <__aeabi_dsub>
 8008cfe:	4632      	mov	r2, r6
 8008d00:	463b      	mov	r3, r7
 8008d02:	f7f7 fbe1 	bl	80004c8 <__aeabi_dmul>
 8008d06:	a35a      	add	r3, pc, #360	@ (adr r3, 8008e70 <atan+0x2e0>)
 8008d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0c:	f7f7 fa24 	bl	8000158 <__aeabi_dsub>
 8008d10:	4632      	mov	r2, r6
 8008d12:	463b      	mov	r3, r7
 8008d14:	f7f7 fbd8 	bl	80004c8 <__aeabi_dmul>
 8008d18:	a357      	add	r3, pc, #348	@ (adr r3, 8008e78 <atan+0x2e8>)
 8008d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1e:	f7f7 fa1b 	bl	8000158 <__aeabi_dsub>
 8008d22:	4632      	mov	r2, r6
 8008d24:	463b      	mov	r3, r7
 8008d26:	f7f7 fbcf 	bl	80004c8 <__aeabi_dmul>
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	460b      	mov	r3, r1
 8008d2e:	4640      	mov	r0, r8
 8008d30:	4649      	mov	r1, r9
 8008d32:	f7f7 fa13 	bl	800015c <__adddf3>
 8008d36:	4622      	mov	r2, r4
 8008d38:	462b      	mov	r3, r5
 8008d3a:	f7f7 fbc5 	bl	80004c8 <__aeabi_dmul>
 8008d3e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008d42:	4602      	mov	r2, r0
 8008d44:	460b      	mov	r3, r1
 8008d46:	d144      	bne.n	8008dd2 <atan+0x242>
 8008d48:	4620      	mov	r0, r4
 8008d4a:	4629      	mov	r1, r5
 8008d4c:	f7f7 fa04 	bl	8000158 <__aeabi_dsub>
 8008d50:	e733      	b.n	8008bba <atan+0x2a>
 8008d52:	2200      	movs	r2, #0
 8008d54:	4b4f      	ldr	r3, [pc, #316]	@ (8008e94 <atan+0x304>)
 8008d56:	f7f7 f9ff 	bl	8000158 <__aeabi_dsub>
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	4606      	mov	r6, r0
 8008d5e:	460f      	mov	r7, r1
 8008d60:	4620      	mov	r0, r4
 8008d62:	4629      	mov	r1, r5
 8008d64:	4b4b      	ldr	r3, [pc, #300]	@ (8008e94 <atan+0x304>)
 8008d66:	f7f7 f9f9 	bl	800015c <__adddf3>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4630      	mov	r0, r6
 8008d70:	4639      	mov	r1, r7
 8008d72:	f7f7 fcd3 	bl	800071c <__aeabi_ddiv>
 8008d76:	f04f 0a01 	mov.w	sl, #1
 8008d7a:	4604      	mov	r4, r0
 8008d7c:	460d      	mov	r5, r1
 8008d7e:	e767      	b.n	8008c50 <atan+0xc0>
 8008d80:	4b46      	ldr	r3, [pc, #280]	@ (8008e9c <atan+0x30c>)
 8008d82:	429e      	cmp	r6, r3
 8008d84:	d21a      	bcs.n	8008dbc <atan+0x22c>
 8008d86:	2200      	movs	r2, #0
 8008d88:	4b45      	ldr	r3, [pc, #276]	@ (8008ea0 <atan+0x310>)
 8008d8a:	f7f7 f9e5 	bl	8000158 <__aeabi_dsub>
 8008d8e:	2200      	movs	r2, #0
 8008d90:	4606      	mov	r6, r0
 8008d92:	460f      	mov	r7, r1
 8008d94:	4620      	mov	r0, r4
 8008d96:	4629      	mov	r1, r5
 8008d98:	4b41      	ldr	r3, [pc, #260]	@ (8008ea0 <atan+0x310>)
 8008d9a:	f7f7 fb95 	bl	80004c8 <__aeabi_dmul>
 8008d9e:	2200      	movs	r2, #0
 8008da0:	4b3c      	ldr	r3, [pc, #240]	@ (8008e94 <atan+0x304>)
 8008da2:	f7f7 f9db 	bl	800015c <__adddf3>
 8008da6:	4602      	mov	r2, r0
 8008da8:	460b      	mov	r3, r1
 8008daa:	4630      	mov	r0, r6
 8008dac:	4639      	mov	r1, r7
 8008dae:	f7f7 fcb5 	bl	800071c <__aeabi_ddiv>
 8008db2:	f04f 0a02 	mov.w	sl, #2
 8008db6:	4604      	mov	r4, r0
 8008db8:	460d      	mov	r5, r1
 8008dba:	e749      	b.n	8008c50 <atan+0xc0>
 8008dbc:	4602      	mov	r2, r0
 8008dbe:	460b      	mov	r3, r1
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	4938      	ldr	r1, [pc, #224]	@ (8008ea4 <atan+0x314>)
 8008dc4:	f7f7 fcaa 	bl	800071c <__aeabi_ddiv>
 8008dc8:	f04f 0a03 	mov.w	sl, #3
 8008dcc:	4604      	mov	r4, r0
 8008dce:	460d      	mov	r5, r1
 8008dd0:	e73e      	b.n	8008c50 <atan+0xc0>
 8008dd2:	4b35      	ldr	r3, [pc, #212]	@ (8008ea8 <atan+0x318>)
 8008dd4:	4e35      	ldr	r6, [pc, #212]	@ (8008eac <atan+0x31c>)
 8008dd6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dde:	f7f7 f9bb 	bl	8000158 <__aeabi_dsub>
 8008de2:	4622      	mov	r2, r4
 8008de4:	462b      	mov	r3, r5
 8008de6:	f7f7 f9b7 	bl	8000158 <__aeabi_dsub>
 8008dea:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008dee:	4602      	mov	r2, r0
 8008df0:	460b      	mov	r3, r1
 8008df2:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008df6:	f7f7 f9af 	bl	8000158 <__aeabi_dsub>
 8008dfa:	f1bb 0f00 	cmp.w	fp, #0
 8008dfe:	4604      	mov	r4, r0
 8008e00:	460d      	mov	r5, r1
 8008e02:	f6bf aee4 	bge.w	8008bce <atan+0x3e>
 8008e06:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008e0a:	461d      	mov	r5, r3
 8008e0c:	e6df      	b.n	8008bce <atan+0x3e>
 8008e0e:	a51c      	add	r5, pc, #112	@ (adr r5, 8008e80 <atan+0x2f0>)
 8008e10:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008e14:	e6db      	b.n	8008bce <atan+0x3e>
 8008e16:	bf00      	nop
 8008e18:	54442d18 	.word	0x54442d18
 8008e1c:	3ff921fb 	.word	0x3ff921fb
 8008e20:	8800759c 	.word	0x8800759c
 8008e24:	7e37e43c 	.word	0x7e37e43c
 8008e28:	e322da11 	.word	0xe322da11
 8008e2c:	3f90ad3a 	.word	0x3f90ad3a
 8008e30:	24760deb 	.word	0x24760deb
 8008e34:	3fa97b4b 	.word	0x3fa97b4b
 8008e38:	a0d03d51 	.word	0xa0d03d51
 8008e3c:	3fb10d66 	.word	0x3fb10d66
 8008e40:	c54c206e 	.word	0xc54c206e
 8008e44:	3fb745cd 	.word	0x3fb745cd
 8008e48:	920083ff 	.word	0x920083ff
 8008e4c:	3fc24924 	.word	0x3fc24924
 8008e50:	5555550d 	.word	0x5555550d
 8008e54:	3fd55555 	.word	0x3fd55555
 8008e58:	2c6a6c2f 	.word	0x2c6a6c2f
 8008e5c:	bfa2b444 	.word	0xbfa2b444
 8008e60:	52defd9a 	.word	0x52defd9a
 8008e64:	3fadde2d 	.word	0x3fadde2d
 8008e68:	af749a6d 	.word	0xaf749a6d
 8008e6c:	3fb3b0f2 	.word	0x3fb3b0f2
 8008e70:	fe231671 	.word	0xfe231671
 8008e74:	3fbc71c6 	.word	0x3fbc71c6
 8008e78:	9998ebc4 	.word	0x9998ebc4
 8008e7c:	3fc99999 	.word	0x3fc99999
 8008e80:	54442d18 	.word	0x54442d18
 8008e84:	bff921fb 	.word	0xbff921fb
 8008e88:	440fffff 	.word	0x440fffff
 8008e8c:	7ff00000 	.word	0x7ff00000
 8008e90:	3fdbffff 	.word	0x3fdbffff
 8008e94:	3ff00000 	.word	0x3ff00000
 8008e98:	3ff2ffff 	.word	0x3ff2ffff
 8008e9c:	40038000 	.word	0x40038000
 8008ea0:	3ff80000 	.word	0x3ff80000
 8008ea4:	bff00000 	.word	0xbff00000
 8008ea8:	0800a708 	.word	0x0800a708
 8008eac:	0800a728 	.word	0x0800a728

08008eb0 <fabs>:
 8008eb0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	4770      	bx	lr

08008eb8 <finite>:
 8008eb8:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 8008ebc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8008ec0:	0fc0      	lsrs	r0, r0, #31
 8008ec2:	4770      	bx	lr

08008ec4 <__ieee754_sqrt>:
 8008ec4:	4a67      	ldr	r2, [pc, #412]	@ (8009064 <__ieee754_sqrt+0x1a0>)
 8008ec6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eca:	438a      	bics	r2, r1
 8008ecc:	4606      	mov	r6, r0
 8008ece:	460f      	mov	r7, r1
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	4604      	mov	r4, r0
 8008ed4:	d10e      	bne.n	8008ef4 <__ieee754_sqrt+0x30>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	f7f7 faf6 	bl	80004c8 <__aeabi_dmul>
 8008edc:	4602      	mov	r2, r0
 8008ede:	460b      	mov	r3, r1
 8008ee0:	4630      	mov	r0, r6
 8008ee2:	4639      	mov	r1, r7
 8008ee4:	f7f7 f93a 	bl	800015c <__adddf3>
 8008ee8:	4606      	mov	r6, r0
 8008eea:	460f      	mov	r7, r1
 8008eec:	4630      	mov	r0, r6
 8008eee:	4639      	mov	r1, r7
 8008ef0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ef4:	2900      	cmp	r1, #0
 8008ef6:	dc0c      	bgt.n	8008f12 <__ieee754_sqrt+0x4e>
 8008ef8:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8008efc:	4302      	orrs	r2, r0
 8008efe:	d0f5      	beq.n	8008eec <__ieee754_sqrt+0x28>
 8008f00:	b189      	cbz	r1, 8008f26 <__ieee754_sqrt+0x62>
 8008f02:	4602      	mov	r2, r0
 8008f04:	f7f7 f928 	bl	8000158 <__aeabi_dsub>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	f7f7 fc06 	bl	800071c <__aeabi_ddiv>
 8008f10:	e7ea      	b.n	8008ee8 <__ieee754_sqrt+0x24>
 8008f12:	150a      	asrs	r2, r1, #20
 8008f14:	d115      	bne.n	8008f42 <__ieee754_sqrt+0x7e>
 8008f16:	2100      	movs	r1, #0
 8008f18:	e009      	b.n	8008f2e <__ieee754_sqrt+0x6a>
 8008f1a:	0ae3      	lsrs	r3, r4, #11
 8008f1c:	3a15      	subs	r2, #21
 8008f1e:	0564      	lsls	r4, r4, #21
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d0fa      	beq.n	8008f1a <__ieee754_sqrt+0x56>
 8008f24:	e7f7      	b.n	8008f16 <__ieee754_sqrt+0x52>
 8008f26:	460a      	mov	r2, r1
 8008f28:	e7fa      	b.n	8008f20 <__ieee754_sqrt+0x5c>
 8008f2a:	005b      	lsls	r3, r3, #1
 8008f2c:	3101      	adds	r1, #1
 8008f2e:	02d8      	lsls	r0, r3, #11
 8008f30:	d5fb      	bpl.n	8008f2a <__ieee754_sqrt+0x66>
 8008f32:	1e48      	subs	r0, r1, #1
 8008f34:	1a12      	subs	r2, r2, r0
 8008f36:	f1c1 0020 	rsb	r0, r1, #32
 8008f3a:	fa24 f000 	lsr.w	r0, r4, r0
 8008f3e:	4303      	orrs	r3, r0
 8008f40:	408c      	lsls	r4, r1
 8008f42:	2600      	movs	r6, #0
 8008f44:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8008f48:	2116      	movs	r1, #22
 8008f4a:	07d2      	lsls	r2, r2, #31
 8008f4c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8008f50:	4632      	mov	r2, r6
 8008f52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f5a:	bf5c      	itt	pl
 8008f5c:	005b      	lslpl	r3, r3, #1
 8008f5e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8008f62:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008f66:	bf58      	it	pl
 8008f68:	0064      	lslpl	r4, r4, #1
 8008f6a:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8008f6e:	107f      	asrs	r7, r7, #1
 8008f70:	0064      	lsls	r4, r4, #1
 8008f72:	1815      	adds	r5, r2, r0
 8008f74:	429d      	cmp	r5, r3
 8008f76:	bfde      	ittt	le
 8008f78:	182a      	addle	r2, r5, r0
 8008f7a:	1b5b      	suble	r3, r3, r5
 8008f7c:	1836      	addle	r6, r6, r0
 8008f7e:	0fe5      	lsrs	r5, r4, #31
 8008f80:	3901      	subs	r1, #1
 8008f82:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8008f86:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8008f8a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8008f8e:	d1f0      	bne.n	8008f72 <__ieee754_sqrt+0xae>
 8008f90:	460d      	mov	r5, r1
 8008f92:	f04f 0a20 	mov.w	sl, #32
 8008f96:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	eb01 0c00 	add.w	ip, r1, r0
 8008fa0:	db02      	blt.n	8008fa8 <__ieee754_sqrt+0xe4>
 8008fa2:	d113      	bne.n	8008fcc <__ieee754_sqrt+0x108>
 8008fa4:	45a4      	cmp	ip, r4
 8008fa6:	d811      	bhi.n	8008fcc <__ieee754_sqrt+0x108>
 8008fa8:	f1bc 0f00 	cmp.w	ip, #0
 8008fac:	eb0c 0100 	add.w	r1, ip, r0
 8008fb0:	da42      	bge.n	8009038 <__ieee754_sqrt+0x174>
 8008fb2:	2900      	cmp	r1, #0
 8008fb4:	db40      	blt.n	8009038 <__ieee754_sqrt+0x174>
 8008fb6:	f102 0e01 	add.w	lr, r2, #1
 8008fba:	1a9b      	subs	r3, r3, r2
 8008fbc:	4672      	mov	r2, lr
 8008fbe:	45a4      	cmp	ip, r4
 8008fc0:	bf88      	it	hi
 8008fc2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008fc6:	eba4 040c 	sub.w	r4, r4, ip
 8008fca:	4405      	add	r5, r0
 8008fcc:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8008fd0:	f1ba 0a01 	subs.w	sl, sl, #1
 8008fd4:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8008fd8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8008fdc:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8008fe0:	d1db      	bne.n	8008f9a <__ieee754_sqrt+0xd6>
 8008fe2:	431c      	orrs	r4, r3
 8008fe4:	d01a      	beq.n	800901c <__ieee754_sqrt+0x158>
 8008fe6:	4c20      	ldr	r4, [pc, #128]	@ (8009068 <__ieee754_sqrt+0x1a4>)
 8008fe8:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800906c <__ieee754_sqrt+0x1a8>
 8008fec:	e9d4 0100 	ldrd	r0, r1, [r4]
 8008ff0:	e9db 2300 	ldrd	r2, r3, [fp]
 8008ff4:	f7f7 f8b0 	bl	8000158 <__aeabi_dsub>
 8008ff8:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	460b      	mov	r3, r1
 8009000:	4640      	mov	r0, r8
 8009002:	4649      	mov	r1, r9
 8009004:	f7f7 fcdc 	bl	80009c0 <__aeabi_dcmple>
 8009008:	b140      	cbz	r0, 800901c <__ieee754_sqrt+0x158>
 800900a:	e9d4 0100 	ldrd	r0, r1, [r4]
 800900e:	e9db 2300 	ldrd	r2, r3, [fp]
 8009012:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009016:	d111      	bne.n	800903c <__ieee754_sqrt+0x178>
 8009018:	4655      	mov	r5, sl
 800901a:	3601      	adds	r6, #1
 800901c:	1072      	asrs	r2, r6, #1
 800901e:	086b      	lsrs	r3, r5, #1
 8009020:	07f1      	lsls	r1, r6, #31
 8009022:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009026:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800902a:	bf48      	it	mi
 800902c:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8009030:	4618      	mov	r0, r3
 8009032:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 8009036:	e757      	b.n	8008ee8 <__ieee754_sqrt+0x24>
 8009038:	4696      	mov	lr, r2
 800903a:	e7be      	b.n	8008fba <__ieee754_sqrt+0xf6>
 800903c:	f7f7 f88e 	bl	800015c <__adddf3>
 8009040:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009044:	4602      	mov	r2, r0
 8009046:	460b      	mov	r3, r1
 8009048:	4640      	mov	r0, r8
 800904a:	4649      	mov	r1, r9
 800904c:	f7f7 fcae 	bl	80009ac <__aeabi_dcmplt>
 8009050:	b120      	cbz	r0, 800905c <__ieee754_sqrt+0x198>
 8009052:	1ca8      	adds	r0, r5, #2
 8009054:	bf08      	it	eq
 8009056:	3601      	addeq	r6, #1
 8009058:	3502      	adds	r5, #2
 800905a:	e7df      	b.n	800901c <__ieee754_sqrt+0x158>
 800905c:	1c6b      	adds	r3, r5, #1
 800905e:	f023 0501 	bic.w	r5, r3, #1
 8009062:	e7db      	b.n	800901c <__ieee754_sqrt+0x158>
 8009064:	7ff00000 	.word	0x7ff00000
 8009068:	20000110 	.word	0x20000110
 800906c:	20000108 	.word	0x20000108

08009070 <__ieee754_atan2>:
 8009070:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009074:	4617      	mov	r7, r2
 8009076:	4690      	mov	r8, r2
 8009078:	4699      	mov	r9, r3
 800907a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800907e:	427b      	negs	r3, r7
 8009080:	f8df a184 	ldr.w	sl, [pc, #388]	@ 8009208 <__ieee754_atan2+0x198>
 8009084:	433b      	orrs	r3, r7
 8009086:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800908a:	4553      	cmp	r3, sl
 800908c:	4604      	mov	r4, r0
 800908e:	460d      	mov	r5, r1
 8009090:	d809      	bhi.n	80090a6 <__ieee754_atan2+0x36>
 8009092:	4246      	negs	r6, r0
 8009094:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009098:	4306      	orrs	r6, r0
 800909a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800909e:	4556      	cmp	r6, sl
 80090a0:	468e      	mov	lr, r1
 80090a2:	4683      	mov	fp, r0
 80090a4:	d908      	bls.n	80090b8 <__ieee754_atan2+0x48>
 80090a6:	4642      	mov	r2, r8
 80090a8:	464b      	mov	r3, r9
 80090aa:	4620      	mov	r0, r4
 80090ac:	4629      	mov	r1, r5
 80090ae:	f7f7 f855 	bl	800015c <__adddf3>
 80090b2:	4604      	mov	r4, r0
 80090b4:	460d      	mov	r5, r1
 80090b6:	e016      	b.n	80090e6 <__ieee754_atan2+0x76>
 80090b8:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 80090bc:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80090c0:	433e      	orrs	r6, r7
 80090c2:	d103      	bne.n	80090cc <__ieee754_atan2+0x5c>
 80090c4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c8:	f7ff bd62 	b.w	8008b90 <atan>
 80090cc:	ea4f 76a9 	mov.w	r6, r9, asr #30
 80090d0:	f006 0602 	and.w	r6, r6, #2
 80090d4:	ea53 0b0b 	orrs.w	fp, r3, fp
 80090d8:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80090dc:	d107      	bne.n	80090ee <__ieee754_atan2+0x7e>
 80090de:	2e02      	cmp	r6, #2
 80090e0:	d064      	beq.n	80091ac <__ieee754_atan2+0x13c>
 80090e2:	2e03      	cmp	r6, #3
 80090e4:	d066      	beq.n	80091b4 <__ieee754_atan2+0x144>
 80090e6:	4620      	mov	r0, r4
 80090e8:	4629      	mov	r1, r5
 80090ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ee:	4317      	orrs	r7, r2
 80090f0:	d106      	bne.n	8009100 <__ieee754_atan2+0x90>
 80090f2:	f1be 0f00 	cmp.w	lr, #0
 80090f6:	da68      	bge.n	80091ca <__ieee754_atan2+0x15a>
 80090f8:	a537      	add	r5, pc, #220	@ (adr r5, 80091d8 <__ieee754_atan2+0x168>)
 80090fa:	e9d5 4500 	ldrd	r4, r5, [r5]
 80090fe:	e7f2      	b.n	80090e6 <__ieee754_atan2+0x76>
 8009100:	4552      	cmp	r2, sl
 8009102:	d10f      	bne.n	8009124 <__ieee754_atan2+0xb4>
 8009104:	4293      	cmp	r3, r2
 8009106:	f106 36ff 	add.w	r6, r6, #4294967295
 800910a:	d107      	bne.n	800911c <__ieee754_atan2+0xac>
 800910c:	2e02      	cmp	r6, #2
 800910e:	d855      	bhi.n	80091bc <__ieee754_atan2+0x14c>
 8009110:	4b3e      	ldr	r3, [pc, #248]	@ (800920c <__ieee754_atan2+0x19c>)
 8009112:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009116:	e9d3 4500 	ldrd	r4, r5, [r3]
 800911a:	e7e4      	b.n	80090e6 <__ieee754_atan2+0x76>
 800911c:	2e02      	cmp	r6, #2
 800911e:	d851      	bhi.n	80091c4 <__ieee754_atan2+0x154>
 8009120:	4b3b      	ldr	r3, [pc, #236]	@ (8009210 <__ieee754_atan2+0x1a0>)
 8009122:	e7f6      	b.n	8009112 <__ieee754_atan2+0xa2>
 8009124:	4553      	cmp	r3, sl
 8009126:	d0e4      	beq.n	80090f2 <__ieee754_atan2+0x82>
 8009128:	1a9b      	subs	r3, r3, r2
 800912a:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800912e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009132:	da21      	bge.n	8009178 <__ieee754_atan2+0x108>
 8009134:	f1b9 0f00 	cmp.w	r9, #0
 8009138:	da01      	bge.n	800913e <__ieee754_atan2+0xce>
 800913a:	323c      	adds	r2, #60	@ 0x3c
 800913c:	db20      	blt.n	8009180 <__ieee754_atan2+0x110>
 800913e:	4642      	mov	r2, r8
 8009140:	464b      	mov	r3, r9
 8009142:	4620      	mov	r0, r4
 8009144:	4629      	mov	r1, r5
 8009146:	f7f7 fae9 	bl	800071c <__aeabi_ddiv>
 800914a:	f7ff feb1 	bl	8008eb0 <fabs>
 800914e:	f7ff fd1f 	bl	8008b90 <atan>
 8009152:	4604      	mov	r4, r0
 8009154:	460d      	mov	r5, r1
 8009156:	2e01      	cmp	r6, #1
 8009158:	d015      	beq.n	8009186 <__ieee754_atan2+0x116>
 800915a:	2e02      	cmp	r6, #2
 800915c:	d017      	beq.n	800918e <__ieee754_atan2+0x11e>
 800915e:	2e00      	cmp	r6, #0
 8009160:	d0c1      	beq.n	80090e6 <__ieee754_atan2+0x76>
 8009162:	a31f      	add	r3, pc, #124	@ (adr r3, 80091e0 <__ieee754_atan2+0x170>)
 8009164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009168:	4620      	mov	r0, r4
 800916a:	4629      	mov	r1, r5
 800916c:	f7f6 fff4 	bl	8000158 <__aeabi_dsub>
 8009170:	a31d      	add	r3, pc, #116	@ (adr r3, 80091e8 <__ieee754_atan2+0x178>)
 8009172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009176:	e016      	b.n	80091a6 <__ieee754_atan2+0x136>
 8009178:	a51d      	add	r5, pc, #116	@ (adr r5, 80091f0 <__ieee754_atan2+0x180>)
 800917a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800917e:	e7ea      	b.n	8009156 <__ieee754_atan2+0xe6>
 8009180:	2400      	movs	r4, #0
 8009182:	2500      	movs	r5, #0
 8009184:	e7e7      	b.n	8009156 <__ieee754_atan2+0xe6>
 8009186:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800918a:	461d      	mov	r5, r3
 800918c:	e7ab      	b.n	80090e6 <__ieee754_atan2+0x76>
 800918e:	a314      	add	r3, pc, #80	@ (adr r3, 80091e0 <__ieee754_atan2+0x170>)
 8009190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009194:	4620      	mov	r0, r4
 8009196:	4629      	mov	r1, r5
 8009198:	f7f6 ffde 	bl	8000158 <__aeabi_dsub>
 800919c:	4602      	mov	r2, r0
 800919e:	460b      	mov	r3, r1
 80091a0:	a111      	add	r1, pc, #68	@ (adr r1, 80091e8 <__ieee754_atan2+0x178>)
 80091a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091a6:	f7f6 ffd7 	bl	8000158 <__aeabi_dsub>
 80091aa:	e782      	b.n	80090b2 <__ieee754_atan2+0x42>
 80091ac:	a50e      	add	r5, pc, #56	@ (adr r5, 80091e8 <__ieee754_atan2+0x178>)
 80091ae:	e9d5 4500 	ldrd	r4, r5, [r5]
 80091b2:	e798      	b.n	80090e6 <__ieee754_atan2+0x76>
 80091b4:	a510      	add	r5, pc, #64	@ (adr r5, 80091f8 <__ieee754_atan2+0x188>)
 80091b6:	e9d5 4500 	ldrd	r4, r5, [r5]
 80091ba:	e794      	b.n	80090e6 <__ieee754_atan2+0x76>
 80091bc:	a510      	add	r5, pc, #64	@ (adr r5, 8009200 <__ieee754_atan2+0x190>)
 80091be:	e9d5 4500 	ldrd	r4, r5, [r5]
 80091c2:	e790      	b.n	80090e6 <__ieee754_atan2+0x76>
 80091c4:	2400      	movs	r4, #0
 80091c6:	2500      	movs	r5, #0
 80091c8:	e78d      	b.n	80090e6 <__ieee754_atan2+0x76>
 80091ca:	a509      	add	r5, pc, #36	@ (adr r5, 80091f0 <__ieee754_atan2+0x180>)
 80091cc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80091d0:	e789      	b.n	80090e6 <__ieee754_atan2+0x76>
 80091d2:	bf00      	nop
 80091d4:	f3af 8000 	nop.w
 80091d8:	54442d18 	.word	0x54442d18
 80091dc:	bff921fb 	.word	0xbff921fb
 80091e0:	33145c07 	.word	0x33145c07
 80091e4:	3ca1a626 	.word	0x3ca1a626
 80091e8:	54442d18 	.word	0x54442d18
 80091ec:	400921fb 	.word	0x400921fb
 80091f0:	54442d18 	.word	0x54442d18
 80091f4:	3ff921fb 	.word	0x3ff921fb
 80091f8:	54442d18 	.word	0x54442d18
 80091fc:	c00921fb 	.word	0xc00921fb
 8009200:	54442d18 	.word	0x54442d18
 8009204:	3fe921fb 	.word	0x3fe921fb
 8009208:	7ff00000 	.word	0x7ff00000
 800920c:	0800a760 	.word	0x0800a760
 8009210:	0800a748 	.word	0x0800a748

08009214 <__ieee754_fmod>:
 8009214:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 8009218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800921c:	ea52 040c 	orrs.w	r4, r2, ip
 8009220:	461e      	mov	r6, r3
 8009222:	4617      	mov	r7, r2
 8009224:	4696      	mov	lr, r2
 8009226:	d00c      	beq.n	8009242 <__ieee754_fmod+0x2e>
 8009228:	4c76      	ldr	r4, [pc, #472]	@ (8009404 <__ieee754_fmod+0x1f0>)
 800922a:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 800922e:	45a0      	cmp	r8, r4
 8009230:	4689      	mov	r9, r1
 8009232:	d806      	bhi.n	8009242 <__ieee754_fmod+0x2e>
 8009234:	4254      	negs	r4, r2
 8009236:	4d74      	ldr	r5, [pc, #464]	@ (8009408 <__ieee754_fmod+0x1f4>)
 8009238:	4314      	orrs	r4, r2
 800923a:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800923e:	42ac      	cmp	r4, r5
 8009240:	d907      	bls.n	8009252 <__ieee754_fmod+0x3e>
 8009242:	f7f7 f941 	bl	80004c8 <__aeabi_dmul>
 8009246:	4602      	mov	r2, r0
 8009248:	460b      	mov	r3, r1
 800924a:	f7f7 fa67 	bl	800071c <__aeabi_ddiv>
 800924e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009252:	45e0      	cmp	r8, ip
 8009254:	4682      	mov	sl, r0
 8009256:	4604      	mov	r4, r0
 8009258:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800925c:	dc09      	bgt.n	8009272 <__ieee754_fmod+0x5e>
 800925e:	dbf6      	blt.n	800924e <__ieee754_fmod+0x3a>
 8009260:	4282      	cmp	r2, r0
 8009262:	d8f4      	bhi.n	800924e <__ieee754_fmod+0x3a>
 8009264:	d105      	bne.n	8009272 <__ieee754_fmod+0x5e>
 8009266:	4b69      	ldr	r3, [pc, #420]	@ (800940c <__ieee754_fmod+0x1f8>)
 8009268:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800926c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009270:	e7ed      	b.n	800924e <__ieee754_fmod+0x3a>
 8009272:	4a65      	ldr	r2, [pc, #404]	@ (8009408 <__ieee754_fmod+0x1f4>)
 8009274:	ea19 0f02 	tst.w	r9, r2
 8009278:	d148      	bne.n	800930c <__ieee754_fmod+0xf8>
 800927a:	f1b8 0f00 	cmp.w	r8, #0
 800927e:	d13d      	bne.n	80092fc <__ieee754_fmod+0xe8>
 8009280:	4653      	mov	r3, sl
 8009282:	4963      	ldr	r1, [pc, #396]	@ (8009410 <__ieee754_fmod+0x1fc>)
 8009284:	2b00      	cmp	r3, #0
 8009286:	dc36      	bgt.n	80092f6 <__ieee754_fmod+0xe2>
 8009288:	4216      	tst	r6, r2
 800928a:	d14f      	bne.n	800932c <__ieee754_fmod+0x118>
 800928c:	f1bc 0f00 	cmp.w	ip, #0
 8009290:	d144      	bne.n	800931c <__ieee754_fmod+0x108>
 8009292:	463b      	mov	r3, r7
 8009294:	4a5e      	ldr	r2, [pc, #376]	@ (8009410 <__ieee754_fmod+0x1fc>)
 8009296:	2b00      	cmp	r3, #0
 8009298:	dc3d      	bgt.n	8009316 <__ieee754_fmod+0x102>
 800929a:	485e      	ldr	r0, [pc, #376]	@ (8009414 <__ieee754_fmod+0x200>)
 800929c:	4281      	cmp	r1, r0
 800929e:	db4a      	blt.n	8009336 <__ieee754_fmod+0x122>
 80092a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80092a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092a8:	485a      	ldr	r0, [pc, #360]	@ (8009414 <__ieee754_fmod+0x200>)
 80092aa:	4282      	cmp	r2, r0
 80092ac:	db57      	blt.n	800935e <__ieee754_fmod+0x14a>
 80092ae:	f3c6 0613 	ubfx	r6, r6, #0, #20
 80092b2:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 80092b6:	1a89      	subs	r1, r1, r2
 80092b8:	1b98      	subs	r0, r3, r6
 80092ba:	eba4 070e 	sub.w	r7, r4, lr
 80092be:	2900      	cmp	r1, #0
 80092c0:	d162      	bne.n	8009388 <__ieee754_fmod+0x174>
 80092c2:	4574      	cmp	r4, lr
 80092c4:	bf38      	it	cc
 80092c6:	f100 30ff 	addcc.w	r0, r0, #4294967295
 80092ca:	2800      	cmp	r0, #0
 80092cc:	bfa4      	itt	ge
 80092ce:	463c      	movge	r4, r7
 80092d0:	4603      	movge	r3, r0
 80092d2:	ea53 0104 	orrs.w	r1, r3, r4
 80092d6:	d0c6      	beq.n	8009266 <__ieee754_fmod+0x52>
 80092d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092dc:	db69      	blt.n	80093b2 <__ieee754_fmod+0x19e>
 80092de:	494d      	ldr	r1, [pc, #308]	@ (8009414 <__ieee754_fmod+0x200>)
 80092e0:	428a      	cmp	r2, r1
 80092e2:	db6c      	blt.n	80093be <__ieee754_fmod+0x1aa>
 80092e4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80092e8:	432b      	orrs	r3, r5
 80092ea:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 80092ee:	4620      	mov	r0, r4
 80092f0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80092f4:	e7ab      	b.n	800924e <__ieee754_fmod+0x3a>
 80092f6:	3901      	subs	r1, #1
 80092f8:	005b      	lsls	r3, r3, #1
 80092fa:	e7c3      	b.n	8009284 <__ieee754_fmod+0x70>
 80092fc:	4945      	ldr	r1, [pc, #276]	@ (8009414 <__ieee754_fmod+0x200>)
 80092fe:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8009302:	2b00      	cmp	r3, #0
 8009304:	ddc0      	ble.n	8009288 <__ieee754_fmod+0x74>
 8009306:	3901      	subs	r1, #1
 8009308:	005b      	lsls	r3, r3, #1
 800930a:	e7fa      	b.n	8009302 <__ieee754_fmod+0xee>
 800930c:	ea4f 5128 	mov.w	r1, r8, asr #20
 8009310:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009314:	e7b8      	b.n	8009288 <__ieee754_fmod+0x74>
 8009316:	3a01      	subs	r2, #1
 8009318:	005b      	lsls	r3, r3, #1
 800931a:	e7bc      	b.n	8009296 <__ieee754_fmod+0x82>
 800931c:	4a3d      	ldr	r2, [pc, #244]	@ (8009414 <__ieee754_fmod+0x200>)
 800931e:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 8009322:	2b00      	cmp	r3, #0
 8009324:	ddb9      	ble.n	800929a <__ieee754_fmod+0x86>
 8009326:	3a01      	subs	r2, #1
 8009328:	005b      	lsls	r3, r3, #1
 800932a:	e7fa      	b.n	8009322 <__ieee754_fmod+0x10e>
 800932c:	ea4f 522c 	mov.w	r2, ip, asr #20
 8009330:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009334:	e7b1      	b.n	800929a <__ieee754_fmod+0x86>
 8009336:	1a40      	subs	r0, r0, r1
 8009338:	281f      	cmp	r0, #31
 800933a:	dc0a      	bgt.n	8009352 <__ieee754_fmod+0x13e>
 800933c:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 8009340:	fa08 f800 	lsl.w	r8, r8, r0
 8009344:	fa2a f303 	lsr.w	r3, sl, r3
 8009348:	ea43 0308 	orr.w	r3, r3, r8
 800934c:	fa0a f400 	lsl.w	r4, sl, r0
 8009350:	e7aa      	b.n	80092a8 <__ieee754_fmod+0x94>
 8009352:	4b31      	ldr	r3, [pc, #196]	@ (8009418 <__ieee754_fmod+0x204>)
 8009354:	2400      	movs	r4, #0
 8009356:	1a5b      	subs	r3, r3, r1
 8009358:	fa0a f303 	lsl.w	r3, sl, r3
 800935c:	e7a4      	b.n	80092a8 <__ieee754_fmod+0x94>
 800935e:	1a80      	subs	r0, r0, r2
 8009360:	281f      	cmp	r0, #31
 8009362:	dc0a      	bgt.n	800937a <__ieee754_fmod+0x166>
 8009364:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 8009368:	fa0c fc00 	lsl.w	ip, ip, r0
 800936c:	fa27 f606 	lsr.w	r6, r7, r6
 8009370:	ea46 060c 	orr.w	r6, r6, ip
 8009374:	fa07 fe00 	lsl.w	lr, r7, r0
 8009378:	e79d      	b.n	80092b6 <__ieee754_fmod+0xa2>
 800937a:	4e27      	ldr	r6, [pc, #156]	@ (8009418 <__ieee754_fmod+0x204>)
 800937c:	f04f 0e00 	mov.w	lr, #0
 8009380:	1ab6      	subs	r6, r6, r2
 8009382:	fa07 f606 	lsl.w	r6, r7, r6
 8009386:	e796      	b.n	80092b6 <__ieee754_fmod+0xa2>
 8009388:	4574      	cmp	r4, lr
 800938a:	bf38      	it	cc
 800938c:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8009390:	2800      	cmp	r0, #0
 8009392:	da05      	bge.n	80093a0 <__ieee754_fmod+0x18c>
 8009394:	0fe0      	lsrs	r0, r4, #31
 8009396:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800939a:	0064      	lsls	r4, r4, #1
 800939c:	3901      	subs	r1, #1
 800939e:	e78b      	b.n	80092b8 <__ieee754_fmod+0xa4>
 80093a0:	ea50 0307 	orrs.w	r3, r0, r7
 80093a4:	f43f af5f 	beq.w	8009266 <__ieee754_fmod+0x52>
 80093a8:	0ffb      	lsrs	r3, r7, #31
 80093aa:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80093ae:	007c      	lsls	r4, r7, #1
 80093b0:	e7f4      	b.n	800939c <__ieee754_fmod+0x188>
 80093b2:	0fe1      	lsrs	r1, r4, #31
 80093b4:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80093b8:	0064      	lsls	r4, r4, #1
 80093ba:	3a01      	subs	r2, #1
 80093bc:	e78c      	b.n	80092d8 <__ieee754_fmod+0xc4>
 80093be:	1a89      	subs	r1, r1, r2
 80093c0:	2914      	cmp	r1, #20
 80093c2:	dc0a      	bgt.n	80093da <__ieee754_fmod+0x1c6>
 80093c4:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 80093c8:	fa03 f202 	lsl.w	r2, r3, r2
 80093cc:	40cc      	lsrs	r4, r1
 80093ce:	4322      	orrs	r2, r4
 80093d0:	410b      	asrs	r3, r1
 80093d2:	4610      	mov	r0, r2
 80093d4:	ea43 0105 	orr.w	r1, r3, r5
 80093d8:	e739      	b.n	800924e <__ieee754_fmod+0x3a>
 80093da:	291f      	cmp	r1, #31
 80093dc:	dc07      	bgt.n	80093ee <__ieee754_fmod+0x1da>
 80093de:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 80093e2:	40cc      	lsrs	r4, r1
 80093e4:	fa03 f202 	lsl.w	r2, r3, r2
 80093e8:	4322      	orrs	r2, r4
 80093ea:	462b      	mov	r3, r5
 80093ec:	e7f1      	b.n	80093d2 <__ieee754_fmod+0x1be>
 80093ee:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 80093f2:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 80093f6:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 80093fa:	32e2      	adds	r2, #226	@ 0xe2
 80093fc:	fa43 f202 	asr.w	r2, r3, r2
 8009400:	e7f3      	b.n	80093ea <__ieee754_fmod+0x1d6>
 8009402:	bf00      	nop
 8009404:	7fefffff 	.word	0x7fefffff
 8009408:	7ff00000 	.word	0x7ff00000
 800940c:	0800a778 	.word	0x0800a778
 8009410:	fffffbed 	.word	0xfffffbed
 8009414:	fffffc02 	.word	0xfffffc02
 8009418:	fffffbe2 	.word	0xfffffbe2
 800941c:	00000000 	.word	0x00000000

08009420 <__ieee754_pow>:
 8009420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009424:	b091      	sub	sp, #68	@ 0x44
 8009426:	e9cd 2300 	strd	r2, r3, [sp]
 800942a:	468b      	mov	fp, r1
 800942c:	e9dd 1800 	ldrd	r1, r8, [sp]
 8009430:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 8009434:	4682      	mov	sl, r0
 8009436:	ea57 0001 	orrs.w	r0, r7, r1
 800943a:	d112      	bne.n	8009462 <__ieee754_pow+0x42>
 800943c:	4653      	mov	r3, sl
 800943e:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 8009442:	18db      	adds	r3, r3, r3
 8009444:	4152      	adcs	r2, r2
 8009446:	4298      	cmp	r0, r3
 8009448:	4b91      	ldr	r3, [pc, #580]	@ (8009690 <__ieee754_pow+0x270>)
 800944a:	4193      	sbcs	r3, r2
 800944c:	f080 84ce 	bcs.w	8009dec <__ieee754_pow+0x9cc>
 8009450:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009454:	4650      	mov	r0, sl
 8009456:	4659      	mov	r1, fp
 8009458:	f7f6 fe80 	bl	800015c <__adddf3>
 800945c:	b011      	add	sp, #68	@ 0x44
 800945e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009462:	4b8c      	ldr	r3, [pc, #560]	@ (8009694 <__ieee754_pow+0x274>)
 8009464:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8009468:	429e      	cmp	r6, r3
 800946a:	465d      	mov	r5, fp
 800946c:	46d1      	mov	r9, sl
 800946e:	d807      	bhi.n	8009480 <__ieee754_pow+0x60>
 8009470:	d102      	bne.n	8009478 <__ieee754_pow+0x58>
 8009472:	f1ba 0f00 	cmp.w	sl, #0
 8009476:	d1eb      	bne.n	8009450 <__ieee754_pow+0x30>
 8009478:	429f      	cmp	r7, r3
 800947a:	d801      	bhi.n	8009480 <__ieee754_pow+0x60>
 800947c:	d10f      	bne.n	800949e <__ieee754_pow+0x7e>
 800947e:	b171      	cbz	r1, 800949e <__ieee754_pow+0x7e>
 8009480:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009484:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009488:	ea55 0509 	orrs.w	r5, r5, r9
 800948c:	d1e0      	bne.n	8009450 <__ieee754_pow+0x30>
 800948e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009492:	18db      	adds	r3, r3, r3
 8009494:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009498:	4152      	adcs	r2, r2
 800949a:	429d      	cmp	r5, r3
 800949c:	e7d4      	b.n	8009448 <__ieee754_pow+0x28>
 800949e:	2d00      	cmp	r5, #0
 80094a0:	4633      	mov	r3, r6
 80094a2:	da39      	bge.n	8009518 <__ieee754_pow+0xf8>
 80094a4:	4a7c      	ldr	r2, [pc, #496]	@ (8009698 <__ieee754_pow+0x278>)
 80094a6:	4297      	cmp	r7, r2
 80094a8:	d84e      	bhi.n	8009548 <__ieee754_pow+0x128>
 80094aa:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80094ae:	4297      	cmp	r7, r2
 80094b0:	f240 84ab 	bls.w	8009e0a <__ieee754_pow+0x9ea>
 80094b4:	153a      	asrs	r2, r7, #20
 80094b6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80094ba:	2a14      	cmp	r2, #20
 80094bc:	dd0f      	ble.n	80094de <__ieee754_pow+0xbe>
 80094be:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80094c2:	fa21 f402 	lsr.w	r4, r1, r2
 80094c6:	fa04 f202 	lsl.w	r2, r4, r2
 80094ca:	428a      	cmp	r2, r1
 80094cc:	f040 849d 	bne.w	8009e0a <__ieee754_pow+0x9ea>
 80094d0:	f004 0401 	and.w	r4, r4, #1
 80094d4:	f1c4 0402 	rsb	r4, r4, #2
 80094d8:	2900      	cmp	r1, #0
 80094da:	d15a      	bne.n	8009592 <__ieee754_pow+0x172>
 80094dc:	e00e      	b.n	80094fc <__ieee754_pow+0xdc>
 80094de:	2900      	cmp	r1, #0
 80094e0:	d156      	bne.n	8009590 <__ieee754_pow+0x170>
 80094e2:	f1c2 0214 	rsb	r2, r2, #20
 80094e6:	fa47 f402 	asr.w	r4, r7, r2
 80094ea:	fa04 f202 	lsl.w	r2, r4, r2
 80094ee:	42ba      	cmp	r2, r7
 80094f0:	f040 8488 	bne.w	8009e04 <__ieee754_pow+0x9e4>
 80094f4:	f004 0401 	and.w	r4, r4, #1
 80094f8:	f1c4 0402 	rsb	r4, r4, #2
 80094fc:	4a67      	ldr	r2, [pc, #412]	@ (800969c <__ieee754_pow+0x27c>)
 80094fe:	4297      	cmp	r7, r2
 8009500:	d130      	bne.n	8009564 <__ieee754_pow+0x144>
 8009502:	f1b8 0f00 	cmp.w	r8, #0
 8009506:	f280 8479 	bge.w	8009dfc <__ieee754_pow+0x9dc>
 800950a:	4652      	mov	r2, sl
 800950c:	465b      	mov	r3, fp
 800950e:	2000      	movs	r0, #0
 8009510:	4962      	ldr	r1, [pc, #392]	@ (800969c <__ieee754_pow+0x27c>)
 8009512:	f7f7 f903 	bl	800071c <__aeabi_ddiv>
 8009516:	e7a1      	b.n	800945c <__ieee754_pow+0x3c>
 8009518:	2400      	movs	r4, #0
 800951a:	2900      	cmp	r1, #0
 800951c:	d139      	bne.n	8009592 <__ieee754_pow+0x172>
 800951e:	4a5d      	ldr	r2, [pc, #372]	@ (8009694 <__ieee754_pow+0x274>)
 8009520:	4297      	cmp	r7, r2
 8009522:	d1eb      	bne.n	80094fc <__ieee754_pow+0xdc>
 8009524:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 8009528:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800952c:	ea53 0309 	orrs.w	r3, r3, r9
 8009530:	f000 845c 	beq.w	8009dec <__ieee754_pow+0x9cc>
 8009534:	4b5a      	ldr	r3, [pc, #360]	@ (80096a0 <__ieee754_pow+0x280>)
 8009536:	429e      	cmp	r6, r3
 8009538:	d908      	bls.n	800954c <__ieee754_pow+0x12c>
 800953a:	f1b8 0f00 	cmp.w	r8, #0
 800953e:	f2c0 8459 	blt.w	8009df4 <__ieee754_pow+0x9d4>
 8009542:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009546:	e789      	b.n	800945c <__ieee754_pow+0x3c>
 8009548:	2402      	movs	r4, #2
 800954a:	e7e6      	b.n	800951a <__ieee754_pow+0xfa>
 800954c:	f1b8 0f00 	cmp.w	r8, #0
 8009550:	f04f 0000 	mov.w	r0, #0
 8009554:	f04f 0100 	mov.w	r1, #0
 8009558:	da80      	bge.n	800945c <__ieee754_pow+0x3c>
 800955a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800955e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009562:	e77b      	b.n	800945c <__ieee754_pow+0x3c>
 8009564:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8009568:	d106      	bne.n	8009578 <__ieee754_pow+0x158>
 800956a:	4652      	mov	r2, sl
 800956c:	465b      	mov	r3, fp
 800956e:	4650      	mov	r0, sl
 8009570:	4659      	mov	r1, fp
 8009572:	f7f6 ffa9 	bl	80004c8 <__aeabi_dmul>
 8009576:	e771      	b.n	800945c <__ieee754_pow+0x3c>
 8009578:	4a4a      	ldr	r2, [pc, #296]	@ (80096a4 <__ieee754_pow+0x284>)
 800957a:	4590      	cmp	r8, r2
 800957c:	d109      	bne.n	8009592 <__ieee754_pow+0x172>
 800957e:	2d00      	cmp	r5, #0
 8009580:	db07      	blt.n	8009592 <__ieee754_pow+0x172>
 8009582:	4650      	mov	r0, sl
 8009584:	4659      	mov	r1, fp
 8009586:	b011      	add	sp, #68	@ 0x44
 8009588:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800958c:	f7ff bc9a 	b.w	8008ec4 <__ieee754_sqrt>
 8009590:	2400      	movs	r4, #0
 8009592:	4650      	mov	r0, sl
 8009594:	4659      	mov	r1, fp
 8009596:	9302      	str	r3, [sp, #8]
 8009598:	f7ff fc8a 	bl	8008eb0 <fabs>
 800959c:	9b02      	ldr	r3, [sp, #8]
 800959e:	f1b9 0f00 	cmp.w	r9, #0
 80095a2:	d127      	bne.n	80095f4 <__ieee754_pow+0x1d4>
 80095a4:	4a3d      	ldr	r2, [pc, #244]	@ (800969c <__ieee754_pow+0x27c>)
 80095a6:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 80095aa:	4594      	cmp	ip, r2
 80095ac:	d000      	beq.n	80095b0 <__ieee754_pow+0x190>
 80095ae:	bb0e      	cbnz	r6, 80095f4 <__ieee754_pow+0x1d4>
 80095b0:	f1b8 0f00 	cmp.w	r8, #0
 80095b4:	da05      	bge.n	80095c2 <__ieee754_pow+0x1a2>
 80095b6:	4602      	mov	r2, r0
 80095b8:	460b      	mov	r3, r1
 80095ba:	2000      	movs	r0, #0
 80095bc:	4937      	ldr	r1, [pc, #220]	@ (800969c <__ieee754_pow+0x27c>)
 80095be:	f7f7 f8ad 	bl	800071c <__aeabi_ddiv>
 80095c2:	2d00      	cmp	r5, #0
 80095c4:	f6bf af4a 	bge.w	800945c <__ieee754_pow+0x3c>
 80095c8:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80095cc:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80095d0:	4326      	orrs	r6, r4
 80095d2:	d108      	bne.n	80095e6 <__ieee754_pow+0x1c6>
 80095d4:	4602      	mov	r2, r0
 80095d6:	460b      	mov	r3, r1
 80095d8:	4610      	mov	r0, r2
 80095da:	4619      	mov	r1, r3
 80095dc:	f7f6 fdbc 	bl	8000158 <__aeabi_dsub>
 80095e0:	4602      	mov	r2, r0
 80095e2:	460b      	mov	r3, r1
 80095e4:	e795      	b.n	8009512 <__ieee754_pow+0xf2>
 80095e6:	2c01      	cmp	r4, #1
 80095e8:	f47f af38 	bne.w	800945c <__ieee754_pow+0x3c>
 80095ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095f0:	4619      	mov	r1, r3
 80095f2:	e733      	b.n	800945c <__ieee754_pow+0x3c>
 80095f4:	0fea      	lsrs	r2, r5, #31
 80095f6:	3a01      	subs	r2, #1
 80095f8:	ea52 0c04 	orrs.w	ip, r2, r4
 80095fc:	d102      	bne.n	8009604 <__ieee754_pow+0x1e4>
 80095fe:	4652      	mov	r2, sl
 8009600:	465b      	mov	r3, fp
 8009602:	e7e9      	b.n	80095d8 <__ieee754_pow+0x1b8>
 8009604:	f04f 0900 	mov.w	r9, #0
 8009608:	3c01      	subs	r4, #1
 800960a:	4314      	orrs	r4, r2
 800960c:	bf14      	ite	ne
 800960e:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800969c <__ieee754_pow+0x27c>
 8009612:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 80096a8 <__ieee754_pow+0x288>
 8009616:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800961a:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800961e:	f240 8107 	bls.w	8009830 <__ieee754_pow+0x410>
 8009622:	4b22      	ldr	r3, [pc, #136]	@ (80096ac <__ieee754_pow+0x28c>)
 8009624:	429f      	cmp	r7, r3
 8009626:	4b1e      	ldr	r3, [pc, #120]	@ (80096a0 <__ieee754_pow+0x280>)
 8009628:	d913      	bls.n	8009652 <__ieee754_pow+0x232>
 800962a:	429e      	cmp	r6, r3
 800962c:	d808      	bhi.n	8009640 <__ieee754_pow+0x220>
 800962e:	f1b8 0f00 	cmp.w	r8, #0
 8009632:	da08      	bge.n	8009646 <__ieee754_pow+0x226>
 8009634:	2000      	movs	r0, #0
 8009636:	b011      	add	sp, #68	@ 0x44
 8009638:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800963c:	f000 bcb0 	b.w	8009fa0 <__math_oflow>
 8009640:	f1b8 0f00 	cmp.w	r8, #0
 8009644:	dcf6      	bgt.n	8009634 <__ieee754_pow+0x214>
 8009646:	2000      	movs	r0, #0
 8009648:	b011      	add	sp, #68	@ 0x44
 800964a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800964e:	f000 bca2 	b.w	8009f96 <__math_uflow>
 8009652:	429e      	cmp	r6, r3
 8009654:	d20c      	bcs.n	8009670 <__ieee754_pow+0x250>
 8009656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800965a:	2200      	movs	r2, #0
 800965c:	2300      	movs	r3, #0
 800965e:	f7f7 f9a5 	bl	80009ac <__aeabi_dcmplt>
 8009662:	3800      	subs	r0, #0
 8009664:	bf18      	it	ne
 8009666:	2001      	movne	r0, #1
 8009668:	f1b8 0f00 	cmp.w	r8, #0
 800966c:	daec      	bge.n	8009648 <__ieee754_pow+0x228>
 800966e:	e7e2      	b.n	8009636 <__ieee754_pow+0x216>
 8009670:	4b0a      	ldr	r3, [pc, #40]	@ (800969c <__ieee754_pow+0x27c>)
 8009672:	2200      	movs	r2, #0
 8009674:	429e      	cmp	r6, r3
 8009676:	d91b      	bls.n	80096b0 <__ieee754_pow+0x290>
 8009678:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800967c:	2300      	movs	r3, #0
 800967e:	f7f7 f995 	bl	80009ac <__aeabi_dcmplt>
 8009682:	3800      	subs	r0, #0
 8009684:	bf18      	it	ne
 8009686:	2001      	movne	r0, #1
 8009688:	f1b8 0f00 	cmp.w	r8, #0
 800968c:	dcd3      	bgt.n	8009636 <__ieee754_pow+0x216>
 800968e:	e7db      	b.n	8009648 <__ieee754_pow+0x228>
 8009690:	fff00000 	.word	0xfff00000
 8009694:	7ff00000 	.word	0x7ff00000
 8009698:	433fffff 	.word	0x433fffff
 800969c:	3ff00000 	.word	0x3ff00000
 80096a0:	3fefffff 	.word	0x3fefffff
 80096a4:	3fe00000 	.word	0x3fe00000
 80096a8:	bff00000 	.word	0xbff00000
 80096ac:	43f00000 	.word	0x43f00000
 80096b0:	4b5b      	ldr	r3, [pc, #364]	@ (8009820 <__ieee754_pow+0x400>)
 80096b2:	f7f6 fd51 	bl	8000158 <__aeabi_dsub>
 80096b6:	a352      	add	r3, pc, #328	@ (adr r3, 8009800 <__ieee754_pow+0x3e0>)
 80096b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096bc:	4604      	mov	r4, r0
 80096be:	460d      	mov	r5, r1
 80096c0:	f7f6 ff02 	bl	80004c8 <__aeabi_dmul>
 80096c4:	a350      	add	r3, pc, #320	@ (adr r3, 8009808 <__ieee754_pow+0x3e8>)
 80096c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ca:	4606      	mov	r6, r0
 80096cc:	460f      	mov	r7, r1
 80096ce:	4620      	mov	r0, r4
 80096d0:	4629      	mov	r1, r5
 80096d2:	f7f6 fef9 	bl	80004c8 <__aeabi_dmul>
 80096d6:	2200      	movs	r2, #0
 80096d8:	4682      	mov	sl, r0
 80096da:	468b      	mov	fp, r1
 80096dc:	4620      	mov	r0, r4
 80096de:	4629      	mov	r1, r5
 80096e0:	4b50      	ldr	r3, [pc, #320]	@ (8009824 <__ieee754_pow+0x404>)
 80096e2:	f7f6 fef1 	bl	80004c8 <__aeabi_dmul>
 80096e6:	4602      	mov	r2, r0
 80096e8:	460b      	mov	r3, r1
 80096ea:	a149      	add	r1, pc, #292	@ (adr r1, 8009810 <__ieee754_pow+0x3f0>)
 80096ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096f0:	f7f6 fd32 	bl	8000158 <__aeabi_dsub>
 80096f4:	4622      	mov	r2, r4
 80096f6:	462b      	mov	r3, r5
 80096f8:	f7f6 fee6 	bl	80004c8 <__aeabi_dmul>
 80096fc:	4602      	mov	r2, r0
 80096fe:	460b      	mov	r3, r1
 8009700:	2000      	movs	r0, #0
 8009702:	4949      	ldr	r1, [pc, #292]	@ (8009828 <__ieee754_pow+0x408>)
 8009704:	f7f6 fd28 	bl	8000158 <__aeabi_dsub>
 8009708:	4622      	mov	r2, r4
 800970a:	4680      	mov	r8, r0
 800970c:	4689      	mov	r9, r1
 800970e:	462b      	mov	r3, r5
 8009710:	4620      	mov	r0, r4
 8009712:	4629      	mov	r1, r5
 8009714:	f7f6 fed8 	bl	80004c8 <__aeabi_dmul>
 8009718:	4602      	mov	r2, r0
 800971a:	460b      	mov	r3, r1
 800971c:	4640      	mov	r0, r8
 800971e:	4649      	mov	r1, r9
 8009720:	f7f6 fed2 	bl	80004c8 <__aeabi_dmul>
 8009724:	a33c      	add	r3, pc, #240	@ (adr r3, 8009818 <__ieee754_pow+0x3f8>)
 8009726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972a:	f7f6 fecd 	bl	80004c8 <__aeabi_dmul>
 800972e:	4602      	mov	r2, r0
 8009730:	460b      	mov	r3, r1
 8009732:	4650      	mov	r0, sl
 8009734:	4659      	mov	r1, fp
 8009736:	f7f6 fd0f 	bl	8000158 <__aeabi_dsub>
 800973a:	2400      	movs	r4, #0
 800973c:	4602      	mov	r2, r0
 800973e:	460b      	mov	r3, r1
 8009740:	4680      	mov	r8, r0
 8009742:	4689      	mov	r9, r1
 8009744:	4630      	mov	r0, r6
 8009746:	4639      	mov	r1, r7
 8009748:	f7f6 fd08 	bl	800015c <__adddf3>
 800974c:	4632      	mov	r2, r6
 800974e:	463b      	mov	r3, r7
 8009750:	4620      	mov	r0, r4
 8009752:	460d      	mov	r5, r1
 8009754:	f7f6 fd00 	bl	8000158 <__aeabi_dsub>
 8009758:	4602      	mov	r2, r0
 800975a:	460b      	mov	r3, r1
 800975c:	4640      	mov	r0, r8
 800975e:	4649      	mov	r1, r9
 8009760:	f7f6 fcfa 	bl	8000158 <__aeabi_dsub>
 8009764:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009768:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800976c:	2300      	movs	r3, #0
 800976e:	9304      	str	r3, [sp, #16]
 8009770:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009774:	4606      	mov	r6, r0
 8009776:	460f      	mov	r7, r1
 8009778:	e9dd 0100 	ldrd	r0, r1, [sp]
 800977c:	4652      	mov	r2, sl
 800977e:	465b      	mov	r3, fp
 8009780:	f7f6 fcea 	bl	8000158 <__aeabi_dsub>
 8009784:	4622      	mov	r2, r4
 8009786:	462b      	mov	r3, r5
 8009788:	f7f6 fe9e 	bl	80004c8 <__aeabi_dmul>
 800978c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009790:	4680      	mov	r8, r0
 8009792:	4689      	mov	r9, r1
 8009794:	4630      	mov	r0, r6
 8009796:	4639      	mov	r1, r7
 8009798:	f7f6 fe96 	bl	80004c8 <__aeabi_dmul>
 800979c:	4602      	mov	r2, r0
 800979e:	460b      	mov	r3, r1
 80097a0:	4640      	mov	r0, r8
 80097a2:	4649      	mov	r1, r9
 80097a4:	f7f6 fcda 	bl	800015c <__adddf3>
 80097a8:	4652      	mov	r2, sl
 80097aa:	465b      	mov	r3, fp
 80097ac:	4606      	mov	r6, r0
 80097ae:	460f      	mov	r7, r1
 80097b0:	4620      	mov	r0, r4
 80097b2:	4629      	mov	r1, r5
 80097b4:	f7f6 fe88 	bl	80004c8 <__aeabi_dmul>
 80097b8:	460b      	mov	r3, r1
 80097ba:	4602      	mov	r2, r0
 80097bc:	4680      	mov	r8, r0
 80097be:	4689      	mov	r9, r1
 80097c0:	4630      	mov	r0, r6
 80097c2:	4639      	mov	r1, r7
 80097c4:	f7f6 fcca 	bl	800015c <__adddf3>
 80097c8:	4b18      	ldr	r3, [pc, #96]	@ (800982c <__ieee754_pow+0x40c>)
 80097ca:	4604      	mov	r4, r0
 80097cc:	4299      	cmp	r1, r3
 80097ce:	460d      	mov	r5, r1
 80097d0:	468a      	mov	sl, r1
 80097d2:	468b      	mov	fp, r1
 80097d4:	f340 82e0 	ble.w	8009d98 <__ieee754_pow+0x978>
 80097d8:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80097dc:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80097e0:	4303      	orrs	r3, r0
 80097e2:	f000 81df 	beq.w	8009ba4 <__ieee754_pow+0x784>
 80097e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097ea:	2200      	movs	r2, #0
 80097ec:	2300      	movs	r3, #0
 80097ee:	f7f7 f8dd 	bl	80009ac <__aeabi_dcmplt>
 80097f2:	3800      	subs	r0, #0
 80097f4:	bf18      	it	ne
 80097f6:	2001      	movne	r0, #1
 80097f8:	e71d      	b.n	8009636 <__ieee754_pow+0x216>
 80097fa:	bf00      	nop
 80097fc:	f3af 8000 	nop.w
 8009800:	60000000 	.word	0x60000000
 8009804:	3ff71547 	.word	0x3ff71547
 8009808:	f85ddf44 	.word	0xf85ddf44
 800980c:	3e54ae0b 	.word	0x3e54ae0b
 8009810:	55555555 	.word	0x55555555
 8009814:	3fd55555 	.word	0x3fd55555
 8009818:	652b82fe 	.word	0x652b82fe
 800981c:	3ff71547 	.word	0x3ff71547
 8009820:	3ff00000 	.word	0x3ff00000
 8009824:	3fd00000 	.word	0x3fd00000
 8009828:	3fe00000 	.word	0x3fe00000
 800982c:	408fffff 	.word	0x408fffff
 8009830:	4ad3      	ldr	r2, [pc, #844]	@ (8009b80 <__ieee754_pow+0x760>)
 8009832:	402a      	ands	r2, r5
 8009834:	2a00      	cmp	r2, #0
 8009836:	f040 817a 	bne.w	8009b2e <__ieee754_pow+0x70e>
 800983a:	4bd2      	ldr	r3, [pc, #840]	@ (8009b84 <__ieee754_pow+0x764>)
 800983c:	2200      	movs	r2, #0
 800983e:	f7f6 fe43 	bl	80004c8 <__aeabi_dmul>
 8009842:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8009846:	460b      	mov	r3, r1
 8009848:	151a      	asrs	r2, r3, #20
 800984a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800984e:	4422      	add	r2, r4
 8009850:	920a      	str	r2, [sp, #40]	@ 0x28
 8009852:	4acd      	ldr	r2, [pc, #820]	@ (8009b88 <__ieee754_pow+0x768>)
 8009854:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009858:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800985c:	4293      	cmp	r3, r2
 800985e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009862:	dd08      	ble.n	8009876 <__ieee754_pow+0x456>
 8009864:	4ac9      	ldr	r2, [pc, #804]	@ (8009b8c <__ieee754_pow+0x76c>)
 8009866:	4293      	cmp	r3, r2
 8009868:	f340 8163 	ble.w	8009b32 <__ieee754_pow+0x712>
 800986c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800986e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009872:	3301      	adds	r3, #1
 8009874:	930a      	str	r3, [sp, #40]	@ 0x28
 8009876:	2600      	movs	r6, #0
 8009878:	00f3      	lsls	r3, r6, #3
 800987a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800987c:	4bc4      	ldr	r3, [pc, #784]	@ (8009b90 <__ieee754_pow+0x770>)
 800987e:	4629      	mov	r1, r5
 8009880:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009884:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009888:	461a      	mov	r2, r3
 800988a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800988e:	4623      	mov	r3, r4
 8009890:	4682      	mov	sl, r0
 8009892:	f7f6 fc61 	bl	8000158 <__aeabi_dsub>
 8009896:	4652      	mov	r2, sl
 8009898:	462b      	mov	r3, r5
 800989a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800989e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098a2:	f7f6 fc5b 	bl	800015c <__adddf3>
 80098a6:	4602      	mov	r2, r0
 80098a8:	460b      	mov	r3, r1
 80098aa:	2000      	movs	r0, #0
 80098ac:	49b9      	ldr	r1, [pc, #740]	@ (8009b94 <__ieee754_pow+0x774>)
 80098ae:	f7f6 ff35 	bl	800071c <__aeabi_ddiv>
 80098b2:	4602      	mov	r2, r0
 80098b4:	460b      	mov	r3, r1
 80098b6:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80098ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098be:	f7f6 fe03 	bl	80004c8 <__aeabi_dmul>
 80098c2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80098c6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80098ca:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80098ce:	2300      	movs	r3, #0
 80098d0:	2200      	movs	r2, #0
 80098d2:	46ab      	mov	fp, r5
 80098d4:	106d      	asrs	r5, r5, #1
 80098d6:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80098da:	9304      	str	r3, [sp, #16]
 80098dc:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80098e0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80098e4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80098e8:	4640      	mov	r0, r8
 80098ea:	4649      	mov	r1, r9
 80098ec:	4614      	mov	r4, r2
 80098ee:	461d      	mov	r5, r3
 80098f0:	f7f6 fdea 	bl	80004c8 <__aeabi_dmul>
 80098f4:	4602      	mov	r2, r0
 80098f6:	460b      	mov	r3, r1
 80098f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098fc:	f7f6 fc2c 	bl	8000158 <__aeabi_dsub>
 8009900:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009904:	4606      	mov	r6, r0
 8009906:	460f      	mov	r7, r1
 8009908:	4620      	mov	r0, r4
 800990a:	4629      	mov	r1, r5
 800990c:	f7f6 fc24 	bl	8000158 <__aeabi_dsub>
 8009910:	4602      	mov	r2, r0
 8009912:	460b      	mov	r3, r1
 8009914:	4650      	mov	r0, sl
 8009916:	4659      	mov	r1, fp
 8009918:	f7f6 fc1e 	bl	8000158 <__aeabi_dsub>
 800991c:	4642      	mov	r2, r8
 800991e:	464b      	mov	r3, r9
 8009920:	f7f6 fdd2 	bl	80004c8 <__aeabi_dmul>
 8009924:	4602      	mov	r2, r0
 8009926:	460b      	mov	r3, r1
 8009928:	4630      	mov	r0, r6
 800992a:	4639      	mov	r1, r7
 800992c:	f7f6 fc14 	bl	8000158 <__aeabi_dsub>
 8009930:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009934:	f7f6 fdc8 	bl	80004c8 <__aeabi_dmul>
 8009938:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800993c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009940:	4610      	mov	r0, r2
 8009942:	4619      	mov	r1, r3
 8009944:	f7f6 fdc0 	bl	80004c8 <__aeabi_dmul>
 8009948:	a37b      	add	r3, pc, #492	@ (adr r3, 8009b38 <__ieee754_pow+0x718>)
 800994a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994e:	4604      	mov	r4, r0
 8009950:	460d      	mov	r5, r1
 8009952:	f7f6 fdb9 	bl	80004c8 <__aeabi_dmul>
 8009956:	a37a      	add	r3, pc, #488	@ (adr r3, 8009b40 <__ieee754_pow+0x720>)
 8009958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995c:	f7f6 fbfe 	bl	800015c <__adddf3>
 8009960:	4622      	mov	r2, r4
 8009962:	462b      	mov	r3, r5
 8009964:	f7f6 fdb0 	bl	80004c8 <__aeabi_dmul>
 8009968:	a377      	add	r3, pc, #476	@ (adr r3, 8009b48 <__ieee754_pow+0x728>)
 800996a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996e:	f7f6 fbf5 	bl	800015c <__adddf3>
 8009972:	4622      	mov	r2, r4
 8009974:	462b      	mov	r3, r5
 8009976:	f7f6 fda7 	bl	80004c8 <__aeabi_dmul>
 800997a:	a375      	add	r3, pc, #468	@ (adr r3, 8009b50 <__ieee754_pow+0x730>)
 800997c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009980:	f7f6 fbec 	bl	800015c <__adddf3>
 8009984:	4622      	mov	r2, r4
 8009986:	462b      	mov	r3, r5
 8009988:	f7f6 fd9e 	bl	80004c8 <__aeabi_dmul>
 800998c:	a372      	add	r3, pc, #456	@ (adr r3, 8009b58 <__ieee754_pow+0x738>)
 800998e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009992:	f7f6 fbe3 	bl	800015c <__adddf3>
 8009996:	4622      	mov	r2, r4
 8009998:	462b      	mov	r3, r5
 800999a:	f7f6 fd95 	bl	80004c8 <__aeabi_dmul>
 800999e:	a370      	add	r3, pc, #448	@ (adr r3, 8009b60 <__ieee754_pow+0x740>)
 80099a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a4:	f7f6 fbda 	bl	800015c <__adddf3>
 80099a8:	4622      	mov	r2, r4
 80099aa:	4606      	mov	r6, r0
 80099ac:	460f      	mov	r7, r1
 80099ae:	462b      	mov	r3, r5
 80099b0:	4620      	mov	r0, r4
 80099b2:	4629      	mov	r1, r5
 80099b4:	f7f6 fd88 	bl	80004c8 <__aeabi_dmul>
 80099b8:	4602      	mov	r2, r0
 80099ba:	460b      	mov	r3, r1
 80099bc:	4630      	mov	r0, r6
 80099be:	4639      	mov	r1, r7
 80099c0:	f7f6 fd82 	bl	80004c8 <__aeabi_dmul>
 80099c4:	4604      	mov	r4, r0
 80099c6:	460d      	mov	r5, r1
 80099c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099cc:	4642      	mov	r2, r8
 80099ce:	464b      	mov	r3, r9
 80099d0:	f7f6 fbc4 	bl	800015c <__adddf3>
 80099d4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80099d8:	f7f6 fd76 	bl	80004c8 <__aeabi_dmul>
 80099dc:	4622      	mov	r2, r4
 80099de:	462b      	mov	r3, r5
 80099e0:	f7f6 fbbc 	bl	800015c <__adddf3>
 80099e4:	4642      	mov	r2, r8
 80099e6:	4682      	mov	sl, r0
 80099e8:	468b      	mov	fp, r1
 80099ea:	464b      	mov	r3, r9
 80099ec:	4640      	mov	r0, r8
 80099ee:	4649      	mov	r1, r9
 80099f0:	f7f6 fd6a 	bl	80004c8 <__aeabi_dmul>
 80099f4:	2200      	movs	r2, #0
 80099f6:	4b68      	ldr	r3, [pc, #416]	@ (8009b98 <__ieee754_pow+0x778>)
 80099f8:	4606      	mov	r6, r0
 80099fa:	460f      	mov	r7, r1
 80099fc:	f7f6 fbae 	bl	800015c <__adddf3>
 8009a00:	4652      	mov	r2, sl
 8009a02:	465b      	mov	r3, fp
 8009a04:	f7f6 fbaa 	bl	800015c <__adddf3>
 8009a08:	2400      	movs	r4, #0
 8009a0a:	460d      	mov	r5, r1
 8009a0c:	4622      	mov	r2, r4
 8009a0e:	460b      	mov	r3, r1
 8009a10:	4640      	mov	r0, r8
 8009a12:	4649      	mov	r1, r9
 8009a14:	f7f6 fd58 	bl	80004c8 <__aeabi_dmul>
 8009a18:	2200      	movs	r2, #0
 8009a1a:	4680      	mov	r8, r0
 8009a1c:	4689      	mov	r9, r1
 8009a1e:	4620      	mov	r0, r4
 8009a20:	4629      	mov	r1, r5
 8009a22:	4b5d      	ldr	r3, [pc, #372]	@ (8009b98 <__ieee754_pow+0x778>)
 8009a24:	f7f6 fb98 	bl	8000158 <__aeabi_dsub>
 8009a28:	4632      	mov	r2, r6
 8009a2a:	463b      	mov	r3, r7
 8009a2c:	f7f6 fb94 	bl	8000158 <__aeabi_dsub>
 8009a30:	4602      	mov	r2, r0
 8009a32:	460b      	mov	r3, r1
 8009a34:	4650      	mov	r0, sl
 8009a36:	4659      	mov	r1, fp
 8009a38:	f7f6 fb8e 	bl	8000158 <__aeabi_dsub>
 8009a3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a40:	f7f6 fd42 	bl	80004c8 <__aeabi_dmul>
 8009a44:	4622      	mov	r2, r4
 8009a46:	4606      	mov	r6, r0
 8009a48:	460f      	mov	r7, r1
 8009a4a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a4e:	462b      	mov	r3, r5
 8009a50:	f7f6 fd3a 	bl	80004c8 <__aeabi_dmul>
 8009a54:	4602      	mov	r2, r0
 8009a56:	460b      	mov	r3, r1
 8009a58:	4630      	mov	r0, r6
 8009a5a:	4639      	mov	r1, r7
 8009a5c:	f7f6 fb7e 	bl	800015c <__adddf3>
 8009a60:	2400      	movs	r4, #0
 8009a62:	4606      	mov	r6, r0
 8009a64:	460f      	mov	r7, r1
 8009a66:	4602      	mov	r2, r0
 8009a68:	460b      	mov	r3, r1
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	4649      	mov	r1, r9
 8009a6e:	f7f6 fb75 	bl	800015c <__adddf3>
 8009a72:	a33d      	add	r3, pc, #244	@ (adr r3, 8009b68 <__ieee754_pow+0x748>)
 8009a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a78:	4620      	mov	r0, r4
 8009a7a:	460d      	mov	r5, r1
 8009a7c:	f7f6 fd24 	bl	80004c8 <__aeabi_dmul>
 8009a80:	4642      	mov	r2, r8
 8009a82:	464b      	mov	r3, r9
 8009a84:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009a88:	4620      	mov	r0, r4
 8009a8a:	4629      	mov	r1, r5
 8009a8c:	f7f6 fb64 	bl	8000158 <__aeabi_dsub>
 8009a90:	4602      	mov	r2, r0
 8009a92:	460b      	mov	r3, r1
 8009a94:	4630      	mov	r0, r6
 8009a96:	4639      	mov	r1, r7
 8009a98:	f7f6 fb5e 	bl	8000158 <__aeabi_dsub>
 8009a9c:	a334      	add	r3, pc, #208	@ (adr r3, 8009b70 <__ieee754_pow+0x750>)
 8009a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa2:	f7f6 fd11 	bl	80004c8 <__aeabi_dmul>
 8009aa6:	a334      	add	r3, pc, #208	@ (adr r3, 8009b78 <__ieee754_pow+0x758>)
 8009aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aac:	4606      	mov	r6, r0
 8009aae:	460f      	mov	r7, r1
 8009ab0:	4620      	mov	r0, r4
 8009ab2:	4629      	mov	r1, r5
 8009ab4:	f7f6 fd08 	bl	80004c8 <__aeabi_dmul>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	460b      	mov	r3, r1
 8009abc:	4630      	mov	r0, r6
 8009abe:	4639      	mov	r1, r7
 8009ac0:	f7f6 fb4c 	bl	800015c <__adddf3>
 8009ac4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009ac6:	4b35      	ldr	r3, [pc, #212]	@ (8009b9c <__ieee754_pow+0x77c>)
 8009ac8:	2400      	movs	r4, #0
 8009aca:	4413      	add	r3, r2
 8009acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad0:	f7f6 fb44 	bl	800015c <__adddf3>
 8009ad4:	4682      	mov	sl, r0
 8009ad6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009ad8:	468b      	mov	fp, r1
 8009ada:	f7f6 fc8b 	bl	80003f4 <__aeabi_i2d>
 8009ade:	4606      	mov	r6, r0
 8009ae0:	460f      	mov	r7, r1
 8009ae2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8009ba0 <__ieee754_pow+0x780>)
 8009ae6:	4413      	add	r3, r2
 8009ae8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009aec:	4652      	mov	r2, sl
 8009aee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009af2:	465b      	mov	r3, fp
 8009af4:	f7f6 fb32 	bl	800015c <__adddf3>
 8009af8:	4642      	mov	r2, r8
 8009afa:	464b      	mov	r3, r9
 8009afc:	f7f6 fb2e 	bl	800015c <__adddf3>
 8009b00:	4632      	mov	r2, r6
 8009b02:	463b      	mov	r3, r7
 8009b04:	f7f6 fb2a 	bl	800015c <__adddf3>
 8009b08:	4632      	mov	r2, r6
 8009b0a:	463b      	mov	r3, r7
 8009b0c:	4620      	mov	r0, r4
 8009b0e:	460d      	mov	r5, r1
 8009b10:	f7f6 fb22 	bl	8000158 <__aeabi_dsub>
 8009b14:	4642      	mov	r2, r8
 8009b16:	464b      	mov	r3, r9
 8009b18:	f7f6 fb1e 	bl	8000158 <__aeabi_dsub>
 8009b1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b20:	f7f6 fb1a 	bl	8000158 <__aeabi_dsub>
 8009b24:	4602      	mov	r2, r0
 8009b26:	460b      	mov	r3, r1
 8009b28:	4650      	mov	r0, sl
 8009b2a:	4659      	mov	r1, fp
 8009b2c:	e618      	b.n	8009760 <__ieee754_pow+0x340>
 8009b2e:	2400      	movs	r4, #0
 8009b30:	e68a      	b.n	8009848 <__ieee754_pow+0x428>
 8009b32:	2601      	movs	r6, #1
 8009b34:	e6a0      	b.n	8009878 <__ieee754_pow+0x458>
 8009b36:	bf00      	nop
 8009b38:	4a454eef 	.word	0x4a454eef
 8009b3c:	3fca7e28 	.word	0x3fca7e28
 8009b40:	93c9db65 	.word	0x93c9db65
 8009b44:	3fcd864a 	.word	0x3fcd864a
 8009b48:	a91d4101 	.word	0xa91d4101
 8009b4c:	3fd17460 	.word	0x3fd17460
 8009b50:	518f264d 	.word	0x518f264d
 8009b54:	3fd55555 	.word	0x3fd55555
 8009b58:	db6fabff 	.word	0xdb6fabff
 8009b5c:	3fdb6db6 	.word	0x3fdb6db6
 8009b60:	33333303 	.word	0x33333303
 8009b64:	3fe33333 	.word	0x3fe33333
 8009b68:	e0000000 	.word	0xe0000000
 8009b6c:	3feec709 	.word	0x3feec709
 8009b70:	dc3a03fd 	.word	0xdc3a03fd
 8009b74:	3feec709 	.word	0x3feec709
 8009b78:	145b01f5 	.word	0x145b01f5
 8009b7c:	be3e2fe0 	.word	0xbe3e2fe0
 8009b80:	7ff00000 	.word	0x7ff00000
 8009b84:	43400000 	.word	0x43400000
 8009b88:	0003988e 	.word	0x0003988e
 8009b8c:	000bb679 	.word	0x000bb679
 8009b90:	0800a7a8 	.word	0x0800a7a8
 8009b94:	3ff00000 	.word	0x3ff00000
 8009b98:	40080000 	.word	0x40080000
 8009b9c:	0800a788 	.word	0x0800a788
 8009ba0:	0800a798 	.word	0x0800a798
 8009ba4:	a39a      	add	r3, pc, #616	@ (adr r3, 8009e10 <__ieee754_pow+0x9f0>)
 8009ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009baa:	4630      	mov	r0, r6
 8009bac:	4639      	mov	r1, r7
 8009bae:	f7f6 fad5 	bl	800015c <__adddf3>
 8009bb2:	4642      	mov	r2, r8
 8009bb4:	e9cd 0100 	strd	r0, r1, [sp]
 8009bb8:	464b      	mov	r3, r9
 8009bba:	4620      	mov	r0, r4
 8009bbc:	4629      	mov	r1, r5
 8009bbe:	f7f6 facb 	bl	8000158 <__aeabi_dsub>
 8009bc2:	4602      	mov	r2, r0
 8009bc4:	460b      	mov	r3, r1
 8009bc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bca:	f7f6 ff0d 	bl	80009e8 <__aeabi_dcmpgt>
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	f47f ae09 	bne.w	80097e6 <__ieee754_pow+0x3c6>
 8009bd4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009bd8:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009bdc:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8009be0:	fa43 fa0a 	asr.w	sl, r3, sl
 8009be4:	44da      	add	sl, fp
 8009be6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009bea:	489b      	ldr	r0, [pc, #620]	@ (8009e58 <__ieee754_pow+0xa38>)
 8009bec:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009bf0:	4108      	asrs	r0, r1
 8009bf2:	ea00 030a 	and.w	r3, r0, sl
 8009bf6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009bfa:	f1c1 0114 	rsb	r1, r1, #20
 8009bfe:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009c02:	4640      	mov	r0, r8
 8009c04:	fa4a fa01 	asr.w	sl, sl, r1
 8009c08:	f1bb 0f00 	cmp.w	fp, #0
 8009c0c:	4649      	mov	r1, r9
 8009c0e:	f04f 0200 	mov.w	r2, #0
 8009c12:	bfb8      	it	lt
 8009c14:	f1ca 0a00 	rsblt	sl, sl, #0
 8009c18:	f7f6 fa9e 	bl	8000158 <__aeabi_dsub>
 8009c1c:	4680      	mov	r8, r0
 8009c1e:	4689      	mov	r9, r1
 8009c20:	2400      	movs	r4, #0
 8009c22:	4632      	mov	r2, r6
 8009c24:	463b      	mov	r3, r7
 8009c26:	4640      	mov	r0, r8
 8009c28:	4649      	mov	r1, r9
 8009c2a:	f7f6 fa97 	bl	800015c <__adddf3>
 8009c2e:	a37a      	add	r3, pc, #488	@ (adr r3, 8009e18 <__ieee754_pow+0x9f8>)
 8009c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c34:	4620      	mov	r0, r4
 8009c36:	460d      	mov	r5, r1
 8009c38:	f7f6 fc46 	bl	80004c8 <__aeabi_dmul>
 8009c3c:	4642      	mov	r2, r8
 8009c3e:	464b      	mov	r3, r9
 8009c40:	e9cd 0100 	strd	r0, r1, [sp]
 8009c44:	4620      	mov	r0, r4
 8009c46:	4629      	mov	r1, r5
 8009c48:	f7f6 fa86 	bl	8000158 <__aeabi_dsub>
 8009c4c:	4602      	mov	r2, r0
 8009c4e:	460b      	mov	r3, r1
 8009c50:	4630      	mov	r0, r6
 8009c52:	4639      	mov	r1, r7
 8009c54:	f7f6 fa80 	bl	8000158 <__aeabi_dsub>
 8009c58:	a371      	add	r3, pc, #452	@ (adr r3, 8009e20 <__ieee754_pow+0xa00>)
 8009c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c5e:	f7f6 fc33 	bl	80004c8 <__aeabi_dmul>
 8009c62:	a371      	add	r3, pc, #452	@ (adr r3, 8009e28 <__ieee754_pow+0xa08>)
 8009c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c68:	4680      	mov	r8, r0
 8009c6a:	4689      	mov	r9, r1
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	4629      	mov	r1, r5
 8009c70:	f7f6 fc2a 	bl	80004c8 <__aeabi_dmul>
 8009c74:	4602      	mov	r2, r0
 8009c76:	460b      	mov	r3, r1
 8009c78:	4640      	mov	r0, r8
 8009c7a:	4649      	mov	r1, r9
 8009c7c:	f7f6 fa6e 	bl	800015c <__adddf3>
 8009c80:	4604      	mov	r4, r0
 8009c82:	460d      	mov	r5, r1
 8009c84:	4602      	mov	r2, r0
 8009c86:	460b      	mov	r3, r1
 8009c88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c8c:	f7f6 fa66 	bl	800015c <__adddf3>
 8009c90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c94:	4680      	mov	r8, r0
 8009c96:	4689      	mov	r9, r1
 8009c98:	f7f6 fa5e 	bl	8000158 <__aeabi_dsub>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	460b      	mov	r3, r1
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	4629      	mov	r1, r5
 8009ca4:	f7f6 fa58 	bl	8000158 <__aeabi_dsub>
 8009ca8:	4642      	mov	r2, r8
 8009caa:	4606      	mov	r6, r0
 8009cac:	460f      	mov	r7, r1
 8009cae:	464b      	mov	r3, r9
 8009cb0:	4640      	mov	r0, r8
 8009cb2:	4649      	mov	r1, r9
 8009cb4:	f7f6 fc08 	bl	80004c8 <__aeabi_dmul>
 8009cb8:	a35d      	add	r3, pc, #372	@ (adr r3, 8009e30 <__ieee754_pow+0xa10>)
 8009cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cbe:	4604      	mov	r4, r0
 8009cc0:	460d      	mov	r5, r1
 8009cc2:	f7f6 fc01 	bl	80004c8 <__aeabi_dmul>
 8009cc6:	a35c      	add	r3, pc, #368	@ (adr r3, 8009e38 <__ieee754_pow+0xa18>)
 8009cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ccc:	f7f6 fa44 	bl	8000158 <__aeabi_dsub>
 8009cd0:	4622      	mov	r2, r4
 8009cd2:	462b      	mov	r3, r5
 8009cd4:	f7f6 fbf8 	bl	80004c8 <__aeabi_dmul>
 8009cd8:	a359      	add	r3, pc, #356	@ (adr r3, 8009e40 <__ieee754_pow+0xa20>)
 8009cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cde:	f7f6 fa3d 	bl	800015c <__adddf3>
 8009ce2:	4622      	mov	r2, r4
 8009ce4:	462b      	mov	r3, r5
 8009ce6:	f7f6 fbef 	bl	80004c8 <__aeabi_dmul>
 8009cea:	a357      	add	r3, pc, #348	@ (adr r3, 8009e48 <__ieee754_pow+0xa28>)
 8009cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf0:	f7f6 fa32 	bl	8000158 <__aeabi_dsub>
 8009cf4:	4622      	mov	r2, r4
 8009cf6:	462b      	mov	r3, r5
 8009cf8:	f7f6 fbe6 	bl	80004c8 <__aeabi_dmul>
 8009cfc:	a354      	add	r3, pc, #336	@ (adr r3, 8009e50 <__ieee754_pow+0xa30>)
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	f7f6 fa2b 	bl	800015c <__adddf3>
 8009d06:	4622      	mov	r2, r4
 8009d08:	462b      	mov	r3, r5
 8009d0a:	f7f6 fbdd 	bl	80004c8 <__aeabi_dmul>
 8009d0e:	4602      	mov	r2, r0
 8009d10:	460b      	mov	r3, r1
 8009d12:	4640      	mov	r0, r8
 8009d14:	4649      	mov	r1, r9
 8009d16:	f7f6 fa1f 	bl	8000158 <__aeabi_dsub>
 8009d1a:	4604      	mov	r4, r0
 8009d1c:	460d      	mov	r5, r1
 8009d1e:	4602      	mov	r2, r0
 8009d20:	460b      	mov	r3, r1
 8009d22:	4640      	mov	r0, r8
 8009d24:	4649      	mov	r1, r9
 8009d26:	f7f6 fbcf 	bl	80004c8 <__aeabi_dmul>
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	e9cd 0100 	strd	r0, r1, [sp]
 8009d30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009d34:	4620      	mov	r0, r4
 8009d36:	4629      	mov	r1, r5
 8009d38:	f7f6 fa0e 	bl	8000158 <__aeabi_dsub>
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	460b      	mov	r3, r1
 8009d40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d44:	f7f6 fcea 	bl	800071c <__aeabi_ddiv>
 8009d48:	4632      	mov	r2, r6
 8009d4a:	4604      	mov	r4, r0
 8009d4c:	460d      	mov	r5, r1
 8009d4e:	463b      	mov	r3, r7
 8009d50:	4640      	mov	r0, r8
 8009d52:	4649      	mov	r1, r9
 8009d54:	f7f6 fbb8 	bl	80004c8 <__aeabi_dmul>
 8009d58:	4632      	mov	r2, r6
 8009d5a:	463b      	mov	r3, r7
 8009d5c:	f7f6 f9fe 	bl	800015c <__adddf3>
 8009d60:	4602      	mov	r2, r0
 8009d62:	460b      	mov	r3, r1
 8009d64:	4620      	mov	r0, r4
 8009d66:	4629      	mov	r1, r5
 8009d68:	f7f6 f9f6 	bl	8000158 <__aeabi_dsub>
 8009d6c:	4642      	mov	r2, r8
 8009d6e:	464b      	mov	r3, r9
 8009d70:	f7f6 f9f2 	bl	8000158 <__aeabi_dsub>
 8009d74:	4602      	mov	r2, r0
 8009d76:	460b      	mov	r3, r1
 8009d78:	2000      	movs	r0, #0
 8009d7a:	4938      	ldr	r1, [pc, #224]	@ (8009e5c <__ieee754_pow+0xa3c>)
 8009d7c:	f7f6 f9ec 	bl	8000158 <__aeabi_dsub>
 8009d80:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009d84:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8009d88:	da2e      	bge.n	8009de8 <__ieee754_pow+0x9c8>
 8009d8a:	4652      	mov	r2, sl
 8009d8c:	f000 f870 	bl	8009e70 <scalbn>
 8009d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d94:	f7ff bbed 	b.w	8009572 <__ieee754_pow+0x152>
 8009d98:	4c31      	ldr	r4, [pc, #196]	@ (8009e60 <__ieee754_pow+0xa40>)
 8009d9a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009d9e:	42a3      	cmp	r3, r4
 8009da0:	d91a      	bls.n	8009dd8 <__ieee754_pow+0x9b8>
 8009da2:	4b30      	ldr	r3, [pc, #192]	@ (8009e64 <__ieee754_pow+0xa44>)
 8009da4:	440b      	add	r3, r1
 8009da6:	4303      	orrs	r3, r0
 8009da8:	d009      	beq.n	8009dbe <__ieee754_pow+0x99e>
 8009daa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009dae:	2200      	movs	r2, #0
 8009db0:	2300      	movs	r3, #0
 8009db2:	f7f6 fdfb 	bl	80009ac <__aeabi_dcmplt>
 8009db6:	3800      	subs	r0, #0
 8009db8:	bf18      	it	ne
 8009dba:	2001      	movne	r0, #1
 8009dbc:	e444      	b.n	8009648 <__ieee754_pow+0x228>
 8009dbe:	4642      	mov	r2, r8
 8009dc0:	464b      	mov	r3, r9
 8009dc2:	f7f6 f9c9 	bl	8000158 <__aeabi_dsub>
 8009dc6:	4632      	mov	r2, r6
 8009dc8:	463b      	mov	r3, r7
 8009dca:	f7f6 fe03 	bl	80009d4 <__aeabi_dcmpge>
 8009dce:	2800      	cmp	r0, #0
 8009dd0:	d1eb      	bne.n	8009daa <__ieee754_pow+0x98a>
 8009dd2:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8009e68 <__ieee754_pow+0xa48>
 8009dd6:	e6fd      	b.n	8009bd4 <__ieee754_pow+0x7b4>
 8009dd8:	469a      	mov	sl, r3
 8009dda:	4b24      	ldr	r3, [pc, #144]	@ (8009e6c <__ieee754_pow+0xa4c>)
 8009ddc:	459a      	cmp	sl, r3
 8009dde:	f63f aef9 	bhi.w	8009bd4 <__ieee754_pow+0x7b4>
 8009de2:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009de6:	e71b      	b.n	8009c20 <__ieee754_pow+0x800>
 8009de8:	4621      	mov	r1, r4
 8009dea:	e7d1      	b.n	8009d90 <__ieee754_pow+0x970>
 8009dec:	2000      	movs	r0, #0
 8009dee:	491b      	ldr	r1, [pc, #108]	@ (8009e5c <__ieee754_pow+0xa3c>)
 8009df0:	f7ff bb34 	b.w	800945c <__ieee754_pow+0x3c>
 8009df4:	2000      	movs	r0, #0
 8009df6:	2100      	movs	r1, #0
 8009df8:	f7ff bb30 	b.w	800945c <__ieee754_pow+0x3c>
 8009dfc:	4650      	mov	r0, sl
 8009dfe:	4659      	mov	r1, fp
 8009e00:	f7ff bb2c 	b.w	800945c <__ieee754_pow+0x3c>
 8009e04:	460c      	mov	r4, r1
 8009e06:	f7ff bb79 	b.w	80094fc <__ieee754_pow+0xdc>
 8009e0a:	2400      	movs	r4, #0
 8009e0c:	f7ff bb64 	b.w	80094d8 <__ieee754_pow+0xb8>
 8009e10:	652b82fe 	.word	0x652b82fe
 8009e14:	3c971547 	.word	0x3c971547
 8009e18:	00000000 	.word	0x00000000
 8009e1c:	3fe62e43 	.word	0x3fe62e43
 8009e20:	fefa39ef 	.word	0xfefa39ef
 8009e24:	3fe62e42 	.word	0x3fe62e42
 8009e28:	0ca86c39 	.word	0x0ca86c39
 8009e2c:	be205c61 	.word	0xbe205c61
 8009e30:	72bea4d0 	.word	0x72bea4d0
 8009e34:	3e663769 	.word	0x3e663769
 8009e38:	c5d26bf1 	.word	0xc5d26bf1
 8009e3c:	3ebbbd41 	.word	0x3ebbbd41
 8009e40:	af25de2c 	.word	0xaf25de2c
 8009e44:	3f11566a 	.word	0x3f11566a
 8009e48:	16bebd93 	.word	0x16bebd93
 8009e4c:	3f66c16c 	.word	0x3f66c16c
 8009e50:	5555553e 	.word	0x5555553e
 8009e54:	3fc55555 	.word	0x3fc55555
 8009e58:	fff00000 	.word	0xfff00000
 8009e5c:	3ff00000 	.word	0x3ff00000
 8009e60:	4090cbff 	.word	0x4090cbff
 8009e64:	3f6f3400 	.word	0x3f6f3400
 8009e68:	4090cc00 	.word	0x4090cc00
 8009e6c:	3fe00000 	.word	0x3fe00000

08009e70 <scalbn>:
 8009e70:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8009e74:	4616      	mov	r6, r2
 8009e76:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009e7a:	4683      	mov	fp, r0
 8009e7c:	468c      	mov	ip, r1
 8009e7e:	460b      	mov	r3, r1
 8009e80:	b982      	cbnz	r2, 8009ea4 <scalbn+0x34>
 8009e82:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009e86:	4303      	orrs	r3, r0
 8009e88:	d039      	beq.n	8009efe <scalbn+0x8e>
 8009e8a:	4b2f      	ldr	r3, [pc, #188]	@ (8009f48 <scalbn+0xd8>)
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f7f6 fb1b 	bl	80004c8 <__aeabi_dmul>
 8009e92:	4b2e      	ldr	r3, [pc, #184]	@ (8009f4c <scalbn+0xdc>)
 8009e94:	4683      	mov	fp, r0
 8009e96:	429e      	cmp	r6, r3
 8009e98:	468c      	mov	ip, r1
 8009e9a:	da0d      	bge.n	8009eb8 <scalbn+0x48>
 8009e9c:	a326      	add	r3, pc, #152	@ (adr r3, 8009f38 <scalbn+0xc8>)
 8009e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea2:	e01b      	b.n	8009edc <scalbn+0x6c>
 8009ea4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8009ea8:	42ba      	cmp	r2, r7
 8009eaa:	d109      	bne.n	8009ec0 <scalbn+0x50>
 8009eac:	4602      	mov	r2, r0
 8009eae:	f7f6 f955 	bl	800015c <__adddf3>
 8009eb2:	4683      	mov	fp, r0
 8009eb4:	468c      	mov	ip, r1
 8009eb6:	e022      	b.n	8009efe <scalbn+0x8e>
 8009eb8:	460b      	mov	r3, r1
 8009eba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009ebe:	3a36      	subs	r2, #54	@ 0x36
 8009ec0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8009ec4:	428e      	cmp	r6, r1
 8009ec6:	dd0c      	ble.n	8009ee2 <scalbn+0x72>
 8009ec8:	a31d      	add	r3, pc, #116	@ (adr r3, 8009f40 <scalbn+0xd0>)
 8009eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ece:	461c      	mov	r4, r3
 8009ed0:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 8009ed4:	f361 74df 	bfi	r4, r1, #31, #1
 8009ed8:	4621      	mov	r1, r4
 8009eda:	481d      	ldr	r0, [pc, #116]	@ (8009f50 <scalbn+0xe0>)
 8009edc:	f7f6 faf4 	bl	80004c8 <__aeabi_dmul>
 8009ee0:	e7e7      	b.n	8009eb2 <scalbn+0x42>
 8009ee2:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009ee6:	4432      	add	r2, r6
 8009ee8:	428a      	cmp	r2, r1
 8009eea:	dced      	bgt.n	8009ec8 <scalbn+0x58>
 8009eec:	2a00      	cmp	r2, #0
 8009eee:	dd0a      	ble.n	8009f06 <scalbn+0x96>
 8009ef0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009ef4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009ef8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009efc:	46ac      	mov	ip, r5
 8009efe:	4658      	mov	r0, fp
 8009f00:	4661      	mov	r1, ip
 8009f02:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8009f06:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009f0a:	da09      	bge.n	8009f20 <scalbn+0xb0>
 8009f0c:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8009f10:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8009f14:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8009f18:	480e      	ldr	r0, [pc, #56]	@ (8009f54 <scalbn+0xe4>)
 8009f1a:	f041 011f 	orr.w	r1, r1, #31
 8009f1e:	e7bd      	b.n	8009e9c <scalbn+0x2c>
 8009f20:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009f24:	3236      	adds	r2, #54	@ 0x36
 8009f26:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009f2a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009f2e:	4658      	mov	r0, fp
 8009f30:	4629      	mov	r1, r5
 8009f32:	2200      	movs	r2, #0
 8009f34:	4b08      	ldr	r3, [pc, #32]	@ (8009f58 <scalbn+0xe8>)
 8009f36:	e7d1      	b.n	8009edc <scalbn+0x6c>
 8009f38:	c2f8f359 	.word	0xc2f8f359
 8009f3c:	01a56e1f 	.word	0x01a56e1f
 8009f40:	8800759c 	.word	0x8800759c
 8009f44:	7e37e43c 	.word	0x7e37e43c
 8009f48:	43500000 	.word	0x43500000
 8009f4c:	ffff3cb0 	.word	0xffff3cb0
 8009f50:	8800759c 	.word	0x8800759c
 8009f54:	c2f8f359 	.word	0xc2f8f359
 8009f58:	3c900000 	.word	0x3c900000

08009f5c <with_errno>:
 8009f5c:	b570      	push	{r4, r5, r6, lr}
 8009f5e:	4604      	mov	r4, r0
 8009f60:	460d      	mov	r5, r1
 8009f62:	4616      	mov	r6, r2
 8009f64:	f7fe f8d4 	bl	8008110 <__errno>
 8009f68:	4629      	mov	r1, r5
 8009f6a:	6006      	str	r6, [r0, #0]
 8009f6c:	4620      	mov	r0, r4
 8009f6e:	bd70      	pop	{r4, r5, r6, pc}

08009f70 <xflow>:
 8009f70:	b513      	push	{r0, r1, r4, lr}
 8009f72:	4604      	mov	r4, r0
 8009f74:	4619      	mov	r1, r3
 8009f76:	4610      	mov	r0, r2
 8009f78:	b10c      	cbz	r4, 8009f7e <xflow+0xe>
 8009f7a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009f7e:	e9cd 2300 	strd	r2, r3, [sp]
 8009f82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f86:	f7f6 fa9f 	bl	80004c8 <__aeabi_dmul>
 8009f8a:	2222      	movs	r2, #34	@ 0x22
 8009f8c:	b002      	add	sp, #8
 8009f8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f92:	f7ff bfe3 	b.w	8009f5c <with_errno>

08009f96 <__math_uflow>:
 8009f96:	2200      	movs	r2, #0
 8009f98:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009f9c:	f7ff bfe8 	b.w	8009f70 <xflow>

08009fa0 <__math_oflow>:
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8009fa6:	f7ff bfe3 	b.w	8009f70 <xflow>
	...

08009fac <_init>:
 8009fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fae:	bf00      	nop
 8009fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fb2:	bc08      	pop	{r3}
 8009fb4:	469e      	mov	lr, r3
 8009fb6:	4770      	bx	lr

08009fb8 <_fini>:
 8009fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fba:	bf00      	nop
 8009fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fbe:	bc08      	pop	{r3}
 8009fc0:	469e      	mov	lr, r3
 8009fc2:	4770      	bx	lr
