
---------- Begin Simulation Statistics ----------
final_tick                               16086822272136                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78098                       # Simulator instruction rate (inst/s)
host_mem_usage                               17101452                       # Number of bytes of host memory used
host_op_rate                                   109261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3201.12                       # Real time elapsed on the host
host_tick_rate                               71040657                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000024                       # Number of instructions simulated
sim_ops                                     349757033                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.227409                       # Number of seconds simulated
sim_ticks                                227409452910                       # Number of ticks simulated
system.cpu.committedInsts                          24                       # Number of instructions committed
system.cpu.committedOps                            24                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests     25088528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops         1279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests     50163295                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops         1279                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     24                       # Number of float alu accesses
system.cpu.num_fp_insts                            24                       # number of float instructions
system.cpu.num_fp_register_reads                   44                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  22                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    10                       # Number of integer alu accesses
system.cpu.num_int_insts                           10                       # number of integer instructions
system.cpu.num_int_register_reads                  30                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     25.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  8     33.33%     58.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     58.33% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     33.33%     91.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2      8.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         24                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4149496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        8303567                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4031675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8133482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          71042283                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         51301186                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             349757009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.731645                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.731645                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         296813627                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        151657466                       # number of floating regfile writes
system.switch_cpus.idleCycles                  270723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        21818                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         19587023                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.515858                       # Inst execution rate
system.switch_cpus.iew.exec_refs            130623736                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           36758273                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        66115852                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      91697433                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     36802196                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    350252961                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      93865463                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        41965                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     352284993                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         680988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     198799738                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          22751                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     200260429                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         2260                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         358042049                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             349989315                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.644473                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         230748465                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.512496                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              349996396                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        384629625                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       139899959                       # number of integer regfile writes
system.switch_cpus.ipc                       0.366080                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.366080                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         5807      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     136238560     38.67%     38.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       250644      0.07%     38.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            14      0.00%     38.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      6295901      1.79%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            2      0.00%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          168      0.00%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1147376      0.33%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1694      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      2863953      0.81%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     27045230      7.68%     49.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       592712      0.17%     49.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      2310026      0.66%     50.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     44923052     12.75%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     41028879     11.65%     74.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      6819395      1.94%     76.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     52863583     15.00%     91.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     29939949      8.50%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      352326958                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       194102630                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    381790534                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    186769080                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    187014437                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            10096140                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028656                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          212606      2.11%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            182      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              8      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           147      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       594196      5.89%      7.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      7.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        36950      0.37%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        15722      0.16%      8.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1573583     15.59%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3412269     33.80%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         73691      0.73%     58.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      4169799     41.30%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         6987      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      168314661                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1015610341                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    163220235                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    163736720                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          350252934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         352326958                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       495952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10303                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       808116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    682640516                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.516124                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.424961                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    570838918     83.62%     83.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     31953791      4.68%     88.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     20509845      3.00%     91.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     15536887      2.28%     93.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     16590641      2.43%     96.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     10397008      1.52%     97.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      7188734      1.05%     98.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5734728      0.84%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3889964      0.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    682640516                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.515919                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      6744537                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1335449                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     91697433                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     36802196                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       179709908                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                682911239                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    1284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     81591825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81591832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            7                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     81591884                       # number of overall hits
system.cpu.dcache.overall_hits::total        81591891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     29727886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29727889                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     30330586                       # number of overall misses
system.cpu.dcache.overall_misses::total      30330589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 859205705959                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 859205705959                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 859205705959                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 859205705959                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    111319711                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111319721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    111922470                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111922480                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.300000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.267050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.267050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.300000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.270996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.270996                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28902.347983                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28902.345066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28328.028544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28328.025742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     28679197                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1575                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            713181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.213069                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          225                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     25072597                       # number of writebacks
system.cpu.dcache.writebacks::total          25072597                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      5242680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5242680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      5242680                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5242680                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     24485206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     24485206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     25087892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     25087892                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 633031800931                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 633031800931                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 690257592523                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 690257592523                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.219954                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.219954                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.224154                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.224154                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25853.644071                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25853.644071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27513.574776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27513.574776                       # average overall mshr miss latency
system.cpu.dcache.replacements               25072597                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     56025183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        56025188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     18546014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18546017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 682912594809                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 682912594809                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     74571197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     74571205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.375000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.248702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.248702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36822.607532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36822.601576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4751106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4751106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     13794908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13794908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 462241234395                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 462241234395                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33508.105628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33508.105628                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     25566642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25566644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     11181872                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11181872                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 176293111150                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 176293111150                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     36748514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36748516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.304281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.304281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15765.974709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15765.974709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       491574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       491574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data     10690298                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10690298                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 170790566536                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 170790566536                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.290904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.290904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15976.221293                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15976.221293                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           59                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            59                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       602700                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       602700                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.999902                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999902                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data       602686                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       602686                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data  57225791592                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  57225791592                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 94951.254205                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94951.254205                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.990671                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           106679797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          25073109                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.254749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.990566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         920452949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        920452949                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           27                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     30998145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30998172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           27                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     30998145                       # number of overall hits
system.cpu.icache.overall_hits::total        30998172                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2627                       # number of overall misses
system.cpu.icache.overall_misses::total          2630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    221862582                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    221862582                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    221862582                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    221862582                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     31000772                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31000802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     31000772                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31000802                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84454.732394                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84358.396198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84454.732394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84358.396198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1145                       # number of writebacks
system.cpu.icache.writebacks::total              1145                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          973                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          973                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          973                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          973                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1654                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1654                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1654                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1654                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    138868659                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    138868659                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    138868659                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    138868659                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83959.285973                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83959.285973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83959.285973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83959.285973                       # average overall mshr miss latency
system.cpu.icache.replacements                   1145                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           27                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     30998145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30998172                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    221862582                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    221862582                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     31000772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31000802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84454.732394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84358.396198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1654                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1654                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    138868659                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    138868659                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83959.285973                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83959.285973                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           483.691857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30999829                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1657                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18708.406156                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.543081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   483.148776                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.943650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.944711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         248008073                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        248008073                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          30                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp        14358274                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty     14178760                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean     15045723                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq         14786                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp        14786                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq       10716493                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp      10716492                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq     14358274                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         4459                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     75248388                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total            75252847                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port       179328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   3209325184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total           3209504512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                       4150741                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic               265647424                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples       29240294                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.000044                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.006668                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0             29238994    100.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                 1300      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total         29240294                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy      33403487409                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization           14.7                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy         1652678                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy     25052956964                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization          11.0                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.inst          183                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data     20920502                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total        20920685                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst          183                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data     20920502                       # number of overall hits
system.cpu.l2cache.overall_hits::total       20920685                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         1471                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data      4152605                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       4154082                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         1471                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data      4152605                       # number of overall misses
system.cpu.l2cache.overall_misses::total      4154082                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    137008188                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data 538792028973                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 538929037161                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    137008188                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data 538792028973                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 538929037161                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst         1654                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data     25073107                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total     25074767                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst         1654                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data     25073107                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total     25074767                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.889359                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.165620                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.165668                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.889359                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.165620                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.165668                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 93139.488783                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 129747.960370                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 129734.809559                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 93139.488783                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 129747.960370                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 129734.809559                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks      4150741                       # number of writebacks
system.cpu.l2cache.writebacks::total          4150741                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         1471                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data      4152605                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      4154076                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         1471                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data      4152605                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4154076                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    136518345                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data 537409211508                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 537545729853                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    136518345                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data 537409211508                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 537545729853                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.889359                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.165620                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.165668                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.889359                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.165620                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.165668                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92806.488783                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 129414.960370                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 129401.996943                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92806.488783                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 129414.960370                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 129401.996943                       # average overall mshr miss latency
system.cpu.l2cache.replacements               4150741                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks     12186034                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total     12186034                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks     12186034                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total     12186034                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks     12887687                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total     12887687                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks     12887687                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total     12887687                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data        14785                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total        14785                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data        14786                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total        14786                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.000068                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.000068                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.000068                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        17982                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data      9501471                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total      9501471                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data      1215022                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total      1215022                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data 117012201669                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 117012201669                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data     10716493                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total     10716493                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.113379                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.113379                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 96304.595035                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96304.595035                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data      1215022                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total      1215022                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data 116607599343                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 116607599343                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.113379                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.113379                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 95971.595035                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95971.595035                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.inst          183                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data     11419031                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total     11419214                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst         1471                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data      2937583                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      2939060                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst    137008188                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data 421779827304                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 421916835492                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst         1654                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data     14356614                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total     14358274                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.889359                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.204615                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.204695                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 93139.488783                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 143580.565146                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 143555.026264                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst         1471                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data      2937583                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      2939054                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    136518345                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 420801612165                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 420938130510                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.889359                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.204615                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.204694                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 92806.488783                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 143247.565146                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 143222.319328                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4095.387848                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs           50163273                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs          4154837                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            12.073464                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     3.993136                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.001197                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.000800                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     1.258389                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4090.134326                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.000975                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000307                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.998568                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1198                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2735                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses        806767221                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses       806767221                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 227409442910                       # Cumulative time (in ticks) in various power states
system.cpu.thread13419.numInsts                     0                       # Number of Instructions committed
system.cpu.thread13419.numOps                       0                       # Number of Ops committed
system.cpu.thread13419.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2939060                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       3913469                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       2156737                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           2110920                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            1215022                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           1215022                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2939060                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port     12457629                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port    531426880                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4031663                       # Total snoops (count)
system.l3bus.snoopTraffic                   122927552                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            8185747                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  8185747    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              8185747                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4146863964                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          2766614949                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus.data        52262                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               52263                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus.data        52262                       # number of overall hits
system.l3cache.overall_hits::total              52263                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst         1470                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data      4100343                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4101819                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst         1470                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data      4100343                       # number of overall misses
system.l3cache.overall_misses::total          4101819                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst    130601933                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data 520079199534                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 520209801467                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst    130601933                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data 520079199534                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 520209801467                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst         1471                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data      4152605                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4154082                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst         1471                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data      4152605                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4154082                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst     0.999320                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.987415                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.987419                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst     0.999320                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.987415                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.987419                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 88844.852381                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 126837.974173                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 126824.172755                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 88844.852381                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 126837.974173                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 126824.172755                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1920743                       # number of writebacks
system.l3cache.writebacks::total              1920743                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst         1470                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data      4100343                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4101813                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst         1470                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data      4100343                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4101813                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst    120811733                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data 492770915154                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 492891726887                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst    120811733                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data 492770915154                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 492891726887                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst     0.999320                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.987415                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.987417                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst     0.999320                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.987415                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.987417                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82184.852381                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 120177.974173                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 120164.358270                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82184.852381                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 120177.974173                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 120164.358270                       # average overall mshr miss latency
system.l3cache.replacements                   4031663                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1992726                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1992726                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1992726                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1992726                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      2156737                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      2156737                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      2156737                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      2156737                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data        23406                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            23406                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus.data      1191616                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        1191616                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data 111425013117                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 111425013117                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus.data      1215022                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      1215022                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.980736                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.980736                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 93507.483214                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 93507.483214                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data      1191616                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      1191616                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data 103488850557                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 103488850557                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.980736                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.980736                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86847.483214                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 86847.483214                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus.data        28856                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        28857                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst         1470                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data      2908727                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      2910203                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst    130601933                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data 408654186417                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 408784788350                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst         1471                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data      2937583                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2939060                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.999320                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.990177                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.990182                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 88844.852381                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 140492.451308                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 140466.073449                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst         1470                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data      2908727                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      2910197                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    120811733                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 389282064597                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 389402876330                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.999320                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.990177                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.990180                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 82184.852381                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 133832.451308                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 133806.363050                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            65308.549656                       # Cycle average of tags in use
system.l3cache.tags.total_refs                4201727                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4149463                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.012595                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15859458304029                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 65308.549656                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.996529                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.996529                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65536                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1198                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        12173                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        52029                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            137006199                       # Number of tag accesses
system.l3cache.tags.data_accesses           137006199                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1920743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4100343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000136872674                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       108878                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       108878                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7986544                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1827801                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4101813                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1920743                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4101813                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1920743                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      57.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4101813                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1920743                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1479573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  291928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  272979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  234356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  255002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  215215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  146520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  146151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  145920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 146002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 178336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 146137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  73611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  72791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  70563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  39695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  45712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  62157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  76849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  90070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  99344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 103733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 109316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 116124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 118341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 118671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 121854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 125307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 131557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 135961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 141748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 142756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 127156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   6057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       108878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.673479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    160.017988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       108877    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52224-53247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        108878                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       108878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.640800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.497359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.399903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            62168     57.10%     57.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4594      4.22%     61.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15186     13.95%     75.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1883      1.73%     77.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1974      1.81%     78.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21            17959     16.49%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1987      1.82%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              828      0.76%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              564      0.52%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              598      0.55%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              599      0.55%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              158      0.15%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              338      0.31%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               23      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::65                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::91                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        108878                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               262516032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            122927552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1154.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    540.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  227408751612                       # Total gap between requests
system.mem_ctrls.avgGap                      37759.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        94080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data    262421952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    122924480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 413703.119180508656                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1153962373.340111732483                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 540542525.506399393082                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1470                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      4100343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1920743                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     65688105                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 339037469549                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12821263201378                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     44685.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     82685.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6675158.10                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        94080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data    262421952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     262516416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        94080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        94272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    122927552                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    122927552                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1470                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      4100343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4101819                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1920743                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1920743                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       413703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1153962373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1154377765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       413703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       414547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    540556034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       540556034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    540556034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       413703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1153962373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1694933799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4101813                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1920695                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       128380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       128134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       128618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       128417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       128550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       128566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       128519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       128750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       128585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       128903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       128552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       128898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       128528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       128207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       128371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       128145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       128176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       128022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       127948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       127922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       127972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       127817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       127915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       127481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       127368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       127818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       127357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       127837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       128088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       128074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       127940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       127955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        60112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        59950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        60331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        60206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        60292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        60398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        60275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        60398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        60244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        60452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        60246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        60198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        60064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        59888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        59893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        59757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        59970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        59870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        59898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        59892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        59848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        59852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        59804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        59744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        59811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        59858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        59620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        59855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        59959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        60237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        59912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        59861                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            267354244658                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           13667240916                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       339103157654                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                65179.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           82671.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1301398                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             685595                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            31.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           35.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      4035489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    95.512271                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    77.141689                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   122.158443                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      3338880     82.74%     82.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       561268     13.91%     96.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        30536      0.76%     97.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11517      0.29%     97.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        12824      0.32%     98.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        30197      0.75%     98.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6344      0.16%     98.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3229      0.08%     98.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        40694      1.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      4035489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             262516032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          122924480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1154.376076                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              540.542526                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               32.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    12585770477.280497                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    16732512688.650816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   17253524932.359917                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  7218924474.719237                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 81075069498.914978                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 190908354860.474030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1766188921.728864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  327540345854.231812                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1440.311041                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1033976167                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  20482700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 205892766743                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2910203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1920743                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2110920                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1191616                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1191616                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2910203                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     12235301                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     12235301                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               12235301                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    385443968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    385443968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               385443968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4101819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4101819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4101819                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          5266877184                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7528862968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        19662184                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     11703344                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        23436                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      6985429                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         6981388                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.942151                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         2259247                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      2258153                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      2254575                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         3578                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          458                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       509674                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        21310                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    682566267                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.512415                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.641381                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    588153954     86.17%     86.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     29916659      4.38%     90.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     16600012      2.43%     92.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      8464591      1.24%     94.22% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      9157811      1.34%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      3083497      0.45%     96.02% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      3345403      0.49%     96.51% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      1629314      0.24%     96.75% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     22215026      3.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    682566267                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      349757009                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           128242900                       # Number of memory references committed
system.switch_cpus.commit.loads              91494356                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           19571554                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          186752785                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           247706387                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       2252877                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    136081785     38.91%     38.91% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd      6295215      1.80%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu      1146980      0.33%     41.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      2863744      0.82%     41.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     27044982      7.73%     49.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt      2309950      0.66%     50.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     44922710     12.84%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     39560789     11.31%     74.64% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      6809695      1.95%     76.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     51933567     14.85%     91.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     29938849      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    349757009                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     22215026                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          8161240                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     628132665                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          26219519                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      20104334                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          22751                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      6965346                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          2144                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      350559674                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         10772                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            91613856                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            36758275                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 55444                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 18826                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        71960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              251089767                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            19662184                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11495210                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             682543677                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           49754                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines          31000772                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    682640516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.514512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     1.791080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        620122923     90.84%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          3933897      0.58%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          6451432      0.95%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          8400001      1.23%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          3253642      0.48%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          4616502      0.68%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          4834713      0.71%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          4134406      0.61%     96.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         26893000      3.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    682640516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.028792                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.367676                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            31000773                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   115                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16086822272136                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            16439786                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          203077                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         2260                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          53652                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         711988                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 227409452910                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          22751                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         15859065                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       280511834                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          37762492                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     348484367                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      350391655                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        475045                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        8232394                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       34258644                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      302251821                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    343250023                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           926533667                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        380792529                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         296879562                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     342586589                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           663427                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         110619226                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               1010617924                       # The number of ROB reads
system.switch_cpus.rob.writes               700607777                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           349757009                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
