#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar 11 20:19:03 2024
# Process ID: 28076
# Current directory: F:/My_sem_10/sem10_my_material/MICRO_LAB/hls_trial_4/hls_trial_4.runs/divide_synth_1
# Command line: vivado.exe -log divide.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source divide.tcl
# Log file: F:/My_sem_10/sem10_my_material/MICRO_LAB/hls_trial_4/hls_trial_4.runs/divide_synth_1/divide.vds
# Journal file: F:/My_sem_10/sem10_my_material/MICRO_LAB/hls_trial_4/hls_trial_4.runs/divide_synth_1\vivado.jou
#-----------------------------------------------------------
source divide.tcl -notrace
Command: synth_design -top divide -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18528
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'divide' [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'divide_udiv_4ns_4bkb' declared at 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:199' bound to instance 'divide_udiv_4ns_4bkb_U1' of component 'divide_udiv_4ns_4bkb' [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide.vhd:80]
INFO: [Synth 8-638] synthesizing module 'divide_udiv_4ns_4bkb' [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'divide_udiv_4ns_4bkb_div' declared at 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:102' bound to instance 'divide_udiv_4ns_4bkb_div_U' of component 'divide_udiv_4ns_4bkb_div' [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:240]
INFO: [Synth 8-638] synthesizing module 'divide_udiv_4ns_4bkb_div' [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:119]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'divide_udiv_4ns_4bkb_div_u' declared at 'F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:9' bound to instance 'divide_udiv_4ns_4bkb_div_u_0' of component 'divide_udiv_4ns_4bkb_div_u' [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:146]
INFO: [Synth 8-638] synthesizing module 'divide_udiv_4ns_4bkb_div_u' [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:34]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divide_udiv_4ns_4bkb_div_u' (1#1) [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'divide_udiv_4ns_4bkb_div' (2#1) [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'divide_udiv_4ns_4bkb' (3#1) [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide_udiv_4ns_4bkb.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'divide' (4#1) [F:/My_sem_10/sem10_my_material/MICRO_LAB/labs/reconfig_tut/partial_reconfig_add_mult_div/divide/solution1/impl/vhdl/divide.vhd:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |     4|
|3     |LUT4 |     1|
|4     |LUT5 |     4|
|5     |LUT6 |     3|
|6     |FDRE |    40|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------+------+
|      |Instance                           |Module                     |Cells |
+------+-----------------------------------+---------------------------+------+
|1     |top                                |                           |    55|
|2     |  divide_udiv_4ns_4bkb_U1          |divide_udiv_4ns_4bkb       |    43|
|3     |    divide_udiv_4ns_4bkb_div_U     |divide_udiv_4ns_4bkb_div   |    43|
|4     |      divide_udiv_4ns_4bkb_div_u_0 |divide_udiv_4ns_4bkb_div_u |    29|
+------+-----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.027 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.027 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.027 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1113.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1113.262 ; gain = 76.234
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'F:/My_sem_10/sem10_my_material/MICRO_LAB/hls_trial_4/hls_trial_4.runs/divide_synth_1/divide.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1508.523 ; gain = 395.262
INFO: [runtcl-4] Executing : report_utilization -file divide_utilization_synth.rpt -pb divide_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 20:19:48 2024...
