1330713033 /usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v
1514686670 /home/u103/u103061136/ICLAB/Final_Project/sim/test_conv.v
1514555202 /home/u103/u103061136/ICLAB/Final_Project/hdl/fsm.v
1514549481 /home/u103/u103061136/ICLAB/Final_Project/hdl/conv_top.v
1514718761 /home/u103/u103061136/ICLAB/Final_Project/hdl/conv_control.v
1514719341 /home/u103/u103061136/ICLAB/Final_Project/hdl/bias_sel.v
1514549537 /home/u103/u103061136/ICLAB/Final_Project/hdl/data_reg.v
1514513993 /home/u103/u103061136/ICLAB/Final_Project/hdl/multiply_compare.v
1514447870 /home/u103/u103061136/ICLAB/Final_Project/hdl/quantize.v
1514447879 /home/u103/u103061136/ICLAB/Final_Project/sim/sram_model/sram_256x32b.v
1514447879 /home/u103/u103061136/ICLAB/Final_Project/sim/sram_model/sram_20000x100b.v
1514719497 /home/u103/u103061136/ICLAB/Final_Project/syn/netlist/conv_top_syn.v
1514719499 /home/u103/u103061136/ICLAB/Final_Project/syn/netlist/conv_top_syn.sdf
