5 17 1fd81 2 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (mem5.vcd) 2 -o (mem5.cdd) 2 -v (mem5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mem5.v 10 33 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 mem 1 12 30f000a 1 2 3 0 3 0 3 0 64 19 0 ffffffffffffffff 0 0 0 ffff0000 0 0
1 store 2 13 30f000a 1 2 3 0 3 0 3 0 64 19 0 ffffffffffffffff 0 0 0 ffff0000 ffff0000 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 mem5.v 15 22 1 
2 2 16 16 16 f0012 1 0 61008 0 0 4 16 f 0
2 3 16 16 16 a000a 0 0 1400 0 0 32 48 0 0
2 4 16 16 16 9000b 0 23 1410 0 3 4 18 0 f 0 0 0 0 store
2 5 16 16 16 70007 0 0 1400 0 0 32 48 1 0
2 6 16 16 16 60008 0 23 1410 0 5 16 18 0 ffff 0 0 0 0 store
2 7 16 16 16 1000b 0 58 430 4 6
2 8 16 16 16 10012 1 37 1a 2 7
2 9 17 17 17 f0012 1 0 61008 0 0 4 16 f 0
2 10 17 17 17 a000a 1 0 1408 0 0 32 48 1 0
2 11 17 17 17 9000b 0 23 1410 0 10 4 18 0 f 0 0 0 0 store
2 12 17 17 17 70007 1 0 1408 0 0 32 48 1 0
2 13 17 17 17 60008 0 23 1410 0 12 16 18 0 ffff 0 0 0 0 store
2 14 17 17 17 1000b 0 58 430 11 13
2 15 17 17 17 10012 1 37 a 9 14
2 16 18 18 18 f0012 1 0 61008 0 0 4 16 f 0
2 17 18 18 18 a000a 1 0 1408 0 0 32 48 2 0
2 18 18 18 18 9000b 0 23 1410 0 17 4 18 0 f 0 0 0 0 store
2 19 18 18 18 70007 1 0 1408 0 0 32 48 1 0
2 20 18 18 18 60008 0 23 1410 0 19 16 18 0 ffff 0 0 0 0 store
2 21 18 18 18 1000b 0 58 430 18 20
2 22 18 18 18 10012 1 37 a 16 21
2 23 19 19 19 f0012 1 0 61008 0 0 4 16 f 0
2 24 19 19 19 a000a 1 0 1408 0 0 32 48 3 0
2 25 19 19 19 9000b 0 23 1410 0 24 4 18 0 f 0 0 0 0 store
2 26 19 19 19 70007 1 0 1408 0 0 32 48 1 0
2 27 19 19 19 60008 0 23 1410 0 26 16 18 0 ffff 0 0 0 0 store
2 28 19 19 19 1000b 0 58 430 25 27
2 29 19 19 19 10012 1 37 a 23 28
2 30 20 20 20 20002 1 0 1008 0 0 32 48 5 0
2 31 20 20 20 10002 2 2c 900a 30 0 32 18 0 ffffffff 0 0 0 0
2 32 21 21 21 1c001c 1 0 1008 0 0 32 48 1 0
2 33 21 21 21 16001d 1 23 1008 0 32 16 18 0 ffff 0 0 0 0 store
2 34 21 21 21 c000c 0 0 1400 0 0 32 48 1 0
2 35 21 21 21 8000d 0 23 1410 0 34 16 18 0 ffff 0 0 0 0 mem
2 36 21 21 21 8001d 1 37 1a 33 35
4 8 11 15 15 8
4 15 0 22 22 8
4 22 0 29 29 8
4 29 0 31 31 8
4 31 0 36 0 8
4 36 0 0 0 8
3 1 main.u$1 "main.u$1" 0 mem5.v 24 31 1 
