Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Sep 24 15:06:11 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file count_top_timing_summary_routed.rpt -pb count_top_timing_summary_routed.pb -rpx count_top_timing_summary_routed.rpx -warn_on_violation
| Design       : count_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (120)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fd_reg_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (120)
--------------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  132          inf        0.000                      0                  132           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            max_count
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.422ns  (logic 4.435ns (42.550%)  route 5.988ns (57.450%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  state_reg_reg[14]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg_reg[14]/Q
                         net (fo=4, routed)           0.960     1.416    state_reg_reg[14]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.146     1.562 r  max_count_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.941     2.502    max_count_OBUF_inst_i_3_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.328     2.830 r  max_count_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.087     6.918    max_count_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.422 r  max_count_OBUF_inst/O
                         net (fo=0)                   0.000    10.422    max_count
    U16                                                               r  max_count (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 4.436ns (54.196%)  route 3.750ns (45.804%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  U1/state_reg_reg[16]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.010     1.466    U1/p_0_in[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.590 f  U1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.880     2.470    U1/hex_in__31[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.150     2.620 r  U1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.859     4.480    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     8.186 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.186    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 4.476ns (55.465%)  route 3.594ns (44.535%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  state_reg_reg[1]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg_reg[1]/Q
                         net (fo=3, routed)           1.106     1.562    U1/state_reg_reg[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.686 r  U1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.825     2.511    U1/hex_in__31[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     2.663 r  U1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.326    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.069 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.069    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.005ns  (logic 4.235ns (52.907%)  route 3.770ns (47.093%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  U1/state_reg_reg[16]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.010     1.466    U1/p_0_in[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.590 r  U1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.885     2.475    U1/hex_in__31[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     2.599 r  U1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875     4.474    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.005 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.005    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.443ns (55.819%)  route 3.516ns (44.181%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  state_reg_reg[1]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  state_reg_reg[1]/Q
                         net (fo=3, routed)           1.106     1.562    U1/state_reg_reg[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.686 f  U1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.603     2.289    U1/hex_in__31[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.150     2.439 r  U1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.246    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     7.959 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.959    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 4.224ns (53.314%)  route 3.699ns (46.686%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  U1/state_reg_reg[16]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/state_reg_reg[16]/Q
                         net (fo=9, routed)           1.010     1.466    U1/p_0_in[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.590 r  U1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.880     2.470    U1/hex_in__31[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.594 r  U1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.809     4.403    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.923 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.923    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 4.239ns (54.087%)  route 3.598ns (45.913%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  state_reg_reg[1]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg_reg[1]/Q
                         net (fo=3, routed)           1.106     1.562    U1/state_reg_reg[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.686 r  U1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.825     2.511    U1/hex_in__31[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.635 r  U1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.302    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.838 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.838    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 4.233ns (54.631%)  route 3.515ns (45.369%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  state_reg_reg[1]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg_reg[1]/Q
                         net (fo=3, routed)           1.106     1.562    U1/state_reg_reg[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.686 r  U1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.603     2.289    U1/hex_in__31[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.413 r  U1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.219    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.749 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.749    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 4.311ns (61.265%)  route 2.726ns (38.735%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  U1/state_reg_reg[17]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.009     1.465    U1/p_0_in[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.150     1.615 r  U1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     3.332    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.036 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.036    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 4.326ns (61.599%)  route 2.697ns (38.401%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  U1/state_reg_reg[16]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/state_reg_reg[16]/Q
                         net (fo=9, routed)           0.890     1.346    U1/p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     1.498 r  U1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.305    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.023 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.023    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/state_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  U1/state_reg_reg[11]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/state_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    U1/state_reg_reg_n_0_[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/state_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/state_reg_reg[8]_i_1_n_4
    SLICE_X63Y21         FDCE                                         r  U1/state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/state_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  U1/state_reg_reg[15]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/state_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    U1/state_reg_reg_n_0_[15]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/state_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/state_reg_reg[12]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  U1/state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  U1/state_reg_reg[3]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/state_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    U1/state_reg_reg_n_0_[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/state_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/state_reg_reg[0]_i_1_n_4
    SLICE_X63Y19         FDCE                                         r  U1/state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/state_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  U1/state_reg_reg[7]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/state_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    U1/state_reg_reg_n_0_[7]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/state_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/state_reg_reg[4]_i_1_n_4
    SLICE_X63Y20         FDCE                                         r  U1/state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fd_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fd_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE                         0.000     0.000 r  fd_reg_reg[11]/C
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fd_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    fd_reg_reg_n_0_[11]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  fd_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    fd_reg_reg[8]_i_1_n_4
    SLICE_X61Y16         FDCE                                         r  fd_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fd_reg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fd_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE                         0.000     0.000 r  fd_reg_reg[15]/C
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fd_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    fd_reg_reg_n_0_[15]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  fd_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    fd_reg_reg[12]_i_1_n_4
    SLICE_X61Y17         FDCE                                         r  fd_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fd_reg_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fd_reg_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE                         0.000     0.000 r  fd_reg_reg[19]/C
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fd_reg_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    fd_reg_reg_n_0_[19]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  fd_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    fd_reg_reg[16]_i_1_n_4
    SLICE_X61Y18         FDCE                                         r  fd_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fd_reg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fd_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE                         0.000     0.000 r  fd_reg_reg[23]/C
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fd_reg_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    fd_reg_reg_n_0_[23]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  fd_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    fd_reg_reg[20]_i_1_n_4
    SLICE_X61Y19         FDCE                                         r  fd_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fd_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  fd_reg_reg[3]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fd_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    fd_reg_reg_n_0_[3]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  fd_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    fd_reg_reg[0]_i_1_n_4
    SLICE_X61Y14         FDCE                                         r  fd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fd_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fd_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE                         0.000     0.000 r  fd_reg_reg[7]/C
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fd_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    fd_reg_reg_n_0_[7]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  fd_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    fd_reg_reg[4]_i_1_n_4
    SLICE_X61Y15         FDCE                                         r  fd_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





