/*****************************************************************************
 *
 * Copyright (C) 2018-2024 Advanced Micro Devices, Inc. All rights reserved.
 *
 *****************************************************************************/

#include <Base.h>
#include <Library/DebugLib.h>
#include <Library/MemoryAllocationLib.h>
#include <Library/IoLib.h>
#include <Protocol/AmdSpiSmmHcState.h>
#include "AmdSpiHcSmmState.h"
#include "AmdSpiHcInternal.h"

CONST struct SpiHcRegisterState mSpiHcState[] = {
  // {Register, Size, Count}
  {0x04, 0x4, 0x1},   // SPI_RestrictedCmd
  {0x08, 0x4, 0x1},   // SPI_RestrictedCmd2
  {0x0D, 0x1, 0x1},   // SPI_Cntrl1[15:8]
  {0x0E, 0x2, 0x1},   // SPI_Cntrl1[31:16]
  {0x10, 0x4, 0x1},   // SPI_CmdValue0
  {0x14, 0x4, 0x1},   // SPI_CmdValue1
  {0x18, 0x4, 0x1},   // SPI_CmdValue2
  {0x1D, 0x1, 0x1},   // Alt_SPI_CS
  {0x20, 0x1, 0x1},   // SPI100 Enable
  {0x22, 0x2, 0x1},   // SPI100 Speed Config
  {0x24, 0x4, 0x1},   // SPI100 Clock Config
  {0x32, 0x2, 0x1},   // SPI100 Dummy Cycle Config
  {0x34, 0x2, 0x1},   // SPI100 RX Timing Config 1
  {0x44, 0x1, 0x1},   // ModeByte
  {0x45, 0x1, 0x1},   // CmdCode
  {0x48, 0x1, 0x1},   // TxByteCount
  {0x4B, 0x1, 0x1},   // RxByteCount
  {0x80, 0x1, 70},    // FIFO [70:0]
  {0x00, 0x4, 0x1}    // SpiCntrl0  ** Save last so restore last **
};

/**
  Allocate the save state space and update the instance structure

  @param[in] This           Pointer to an EFI_SPI_HC_PROTOCOL structure.

  @retval EFI_SUCCESS            The Save State space was allocated
  @retval EFI_OUT_OF_RESOURCES   The Save State space failed to allocate
**/
EFI_STATUS
EFIAPI
AllocateState (
  IN SPI_SMM_HC_STATE_INSTANCE  *Instance
  )
{
  EFI_STATUS Status;
  UINT32 NumRecords;
  UINT32 Record;

  NumRecords = sizeof (mSpiHcState) / sizeof (struct SpiHcRegisterState);

  // If PSP is in control, cannot save state
  if (Instance->HcInstance->PspMailboxSpiMode) {
    return EFI_SUCCESS;
  }

  // calculate space needed
  Instance->StateSize = 0;
  for (Record = 0; Record < NumRecords; Record++) {
    Instance->StateSize += mSpiHcState[Record].Size
                                  * mSpiHcState[Record].Count;
  }
  Instance->StateRecordCount = NumRecords;
  Instance->State = AllocateZeroPool (Instance->StateSize);
  if (Instance->State == NULL) {
    Instance->StateRecordCount = 0;
    Status = EFI_OUT_OF_RESOURCES;
  } else {
    Status = EFI_SUCCESS;
  }
  return Status;
}

/**
  Save the Host controler state to restore after transaction is complete

  @param[in] This           SPI host controller Preserve State Protocol;

  @retval EFI_SUCCESS       Spi Execute command executed properly
  @retval EFI_DEVICE_ERROR  Spi Execute command failed
**/
EFI_STATUS
EFIAPI
SaveState (
  IN CONST SMM_EFI_SPI_HC_STATE_PROTOCOL  *This
  )
{
  EFI_STATUS Status;
  SPI_SMM_HC_STATE_INSTANCE *Instance;
  UINT32 NumRecords;
  UINT32 Record;
  UINT32 Count;
  UINT8 *State;

  Status = EFI_SUCCESS;
  Instance = SPI_HC_SMM_STATE_FROM_THIS (This);

  // If PSP is in control, cannot save state
  if (Instance->HcInstance->PspMailboxSpiMode) {
    return Status;
  }

  Status = FchSpiControllerNotBusy (Instance->HcInstance);
  if (!EFI_ERROR (Status)) {
    State = Instance->State;
    NumRecords = Instance->StateRecordCount;
    if (!Instance->SmmAlreadySavedState) {
      for (Record = 0; Record < NumRecords; Record++) {
        switch (mSpiHcState[Record].Size) {
        case 0x1:
          for (Count = 0; Count < mSpiHcState[Record].Count; Count++) {
            *(UINT8 *)State = MmioRead8 (Instance->HcAddress
                                            + mSpiHcState[Record].Register);
            State += 1;
          }
          break;
        case 0x2:
          for (Count = 0; Count < mSpiHcState[Record].Count; Count++) {
            *(UINT16 *)State = MmioRead16 (Instance->HcAddress
                                              + mSpiHcState[Record].Register);
            State += 2;
          }
          break;
        case 0x4:
          for (Count = 0; Count < mSpiHcState[Record].Count; Count++) {
            *(UINT32 *)State = MmioRead32 (Instance->HcAddress
                                              + mSpiHcState[Record].Register);
            State += 4;
          }
          break;
        }
      }
      Instance->SmmAlreadySavedState = TRUE;
    }
  }
  return Status;
}

/**
  Restore the Host Controller state

  @param[in] This           SPI host controller Preserve State Protocol;

  @retval EFI_SUCCESS       Spi Execute command executed properly
  @retval EFI_DEVICE_ERROR  Spi Execute command failed
**/
EFI_STATUS
EFIAPI
RestoreState (
  IN CONST SMM_EFI_SPI_HC_STATE_PROTOCOL  *This
  )
{
  EFI_STATUS Status;
  SPI_SMM_HC_STATE_INSTANCE *Instance;
  UINT32 NumRecords;
  UINT32 Record;
  UINT32 Count;
  UINT8 *State;

  Status = EFI_SUCCESS;
  Instance = SPI_HC_SMM_STATE_FROM_THIS (This);

  // If PSP is in control, cannot save state
  if (Instance->HcInstance->PspMailboxSpiMode) {
    return Status;
  }

  State = Instance->State;
  NumRecords = Instance->StateRecordCount;
  if (Instance->SmmAlreadySavedState) {
    for (Record = 0; Record < NumRecords; Record++) {
      switch (mSpiHcState[Record].Size) {
      case 0x1:
        for (Count = 0; Count < mSpiHcState[Record].Count; Count++) {
          MmioWrite8 (Instance->HcAddress + mSpiHcState[Record].Register,
                      *(UINT8 *)State);
          State += 1;
        }
        break;
      case 0x2:
        for (Count = 0; Count < mSpiHcState[Record].Count; Count++) {
          MmioWrite16 (Instance->HcAddress + mSpiHcState[Record].Register,
                      *(UINT16 *)State);
          State += 2;
        }
        break;
      case 0x4:
        for (Count = 0; Count < mSpiHcState[Record].Count; Count++) {
          MmioWrite32 (Instance->HcAddress + mSpiHcState[Record].Register,
                      *(UINT32 *)State);
          State += 4;
        }
        break;
      }
    }
    Instance->SmmAlreadySavedState = FALSE;
  }
  return Status;
}

/**
  Block SPI Flash Write Enable Opcode.  This will block anything that requires
  the Opcode equivalent to the SPI Flash Memory Write Enable Opcode.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)
**/
EFI_STATUS
EFIAPI
FchSpiBlockOpcode (
  IN CONST SMM_EFI_SPI_HC_STATE_PROTOCOL  *This,
  IN UINT8 Opcode
  )
{
  EFI_STATUS Status;
  SPI_SMM_HC_STATE_INSTANCE *Instance;

  Instance = SPI_HC_SMM_STATE_FROM_THIS (This);

  // If PSP is in control, cannot save state
  if (Instance->HcInstance->PspMailboxSpiMode) {
    return EFI_SUCCESS;
  }

  Status = InternalFchSpiBlockOpcode (Instance->HcAddress, Opcode);
  return Status;
}

/**
  Un-Block SPI Flash Write Enable Opcode.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)
**/
EFI_STATUS
EFIAPI
FchSpiUnblockOpcode (
  IN CONST SMM_EFI_SPI_HC_STATE_PROTOCOL  *This,
  IN UINT8 Opcode
  )
{
  EFI_STATUS Status;
  SPI_SMM_HC_STATE_INSTANCE *Instance;

  Instance = SPI_HC_SMM_STATE_FROM_THIS (This);

  // If PSP is in control, cannot save state
  if (Instance->HcInstance->PspMailboxSpiMode) {
    return EFI_SUCCESS;
  }

  Status = InternalFchSpiUnblockOpcode (Instance->HcAddress, Opcode);
  return Status;
}

/**
  Un-Block any blocked SPI Opcodes.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)
**/
EFI_STATUS
EFIAPI
FchSpiUnblockAllOpcodes (
  IN CONST SMM_EFI_SPI_HC_STATE_PROTOCOL  *This
  )
{
  EFI_STATUS Status;
  SPI_SMM_HC_STATE_INSTANCE *Instance;

  Instance = SPI_HC_SMM_STATE_FROM_THIS (This);

  // If PSP is in control, cannot save state
  if (Instance->HcInstance->PspMailboxSpiMode) {
    return EFI_SUCCESS;
  }

  Status = InternalFchSpiUnblockAllOpcodes (Instance->HcAddress);
  return Status;
}

/**
  Lock SPI host controller registers.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)
**/
EFI_STATUS
EFIAPI
FchSpiLockSpiHostControllerRegisters (
  IN CONST SMM_EFI_SPI_HC_STATE_PROTOCOL  *This
  )
{
  EFI_STATUS Status;
  SPI_SMM_HC_STATE_INSTANCE *Instance;

  Instance = SPI_HC_SMM_STATE_FROM_THIS (This);

  // If PSP is in control, cannot save state
  if (Instance->HcInstance->PspMailboxSpiMode) {
    return EFI_SUCCESS;
  }

  Status = InternalFchSpiLockSpiHostControllerRegisters (Instance->HcAddress);
  return Status;
}

/**
  Unlock SPI host controller registers.  This unlock function will only work in
  SMM.

  RestrictedCmd0..3 (SPIx04[31:0]) will be locked (write protected) when
  SPIx00[23:22] not equal 11b, so you can write SPIx00[23:22]=00b to lock them.
  Once SPIx00[23:22] = 00b, they can only be written in SMM,
  to clear RestrictedCmd0..3, get into SMM, write SPIx00[23:22]=11b,
  then you can clear RestrictedCmd0..3 (SPIx04)
**/
EFI_STATUS
EFIAPI
FchSpiUnlockSpiHostControllerRegisters (
  IN CONST SMM_EFI_SPI_HC_STATE_PROTOCOL  *This
  )
{
  EFI_STATUS Status;
  SPI_SMM_HC_STATE_INSTANCE *Instance;

  Instance = SPI_HC_SMM_STATE_FROM_THIS (This);

  // If PSP is in control, cannot save state
  if (Instance->HcInstance->PspMailboxSpiMode) {
    return EFI_SUCCESS;
  }

  Status = InternalFchSpiUnlockSpiHostControllerRegisters (Instance->HcAddress);
  return Status;
}
