# riscv_verilog
requirement

/core: riscv core implementation
/units: alu and control unit implementation
/define: constants used in implementation
/provided: files from TA
/testset: test set from project 1
