Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 28800cd1933f48398471f80512e01e57 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot count_ones_behav xil_defaultlib.count_ones -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.count_ones
Built simulation snapshot count_ones_behav
