// Seed: 432695128
module module_0 #(
    parameter id_12 = 32'd58,
    parameter id_3  = 32'd69,
    parameter id_6  = 32'd67
) (
    input id_1,
    input reg id_2,
    output logic _id_3
    , id_4,
    input logic id_5,
    input _id_6,
    output logic id_7,
    output id_8,
    input type_22 id_9,
    inout logic id_10,
    output id_11
);
  type_24(
      1, 1 ** id_5, 1
  );
  type_25 _id_12 (
      id_11,
      id_10,
      id_5
  );
  type_26 id_13 (1);
  logic id_14 = id_14;
  defparam id_15.id_16 = 1;
  logic id_17;
  assign id_15[id_12[id_3]] = id_12;
  assign id_9 = id_13;
  always @(posedge id_3[id_6] or posedge 1) begin
    if (id_17) if (1) id_2 <= id_7 - 1;
  end
endmodule
