<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/project_1/project_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="9e65db9197ce4c9eb2e57406ea82c691"/>
    <Option Name="Part" Val="xc7k70tfbg676-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../ALU.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../P_BUS.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Memory.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ControlUnit.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Proccessor.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/import_ise_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Proccessor"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../ALUTestBench.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../testmemory.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../testcontrolunit.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../p_bustest.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../TB_Proccessor.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="TB_Proccessor"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="NGOutputHDLFormat" Val="vhdl"/>
      </Config>
    </FileSet>
    <FileSet Name="cordic_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/cordic_0">
      <File Path="$PSRCDIR/sources_1/ip/cordic_0_1/cordic_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="axi_utils_v2_0/hdl/axi_slave_4to1.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="axi_utils_v2_0/hdl/axi_slave_3to1.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="axi_utils_v2_0/hdl/axi_slave_2to1.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="axi_utils_v2_0/hdl/glb_ifx_master.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="axi_utils_v2_0/hdl/glb_ifx_slave.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="axi_utils_v2_0/hdl/glb_srl_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="axi_utils_v2_0/hdl/axi_utils_comps.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="axi_utils_v2_0/hdl/axi_utils_v2_0_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="axi_utils_v2_0/hdl/global_util_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/multMxN_lut6.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/three_input_adder.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/ccm.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/ccm_operation.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/ccm_scaled_adder.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/ccm_syncmem.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="demo_tb/tb_cordic_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="synth/cordic_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a_wrapper_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_rtl.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e2_wrapper_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e_wrapper_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a1_wrapper_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_0.vho"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_0_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_0_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_0.dcp"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_0.xml"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/ccm_dist_mem.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/hybrid.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/dsp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/dsp_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/mult18.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/luts.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/cc_compare.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/delay_line.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/op_resize.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_base_legacy.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_pkg_legacy.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_viv_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cmodel/cordic_v6_0_bitacc_cmodel_nt64.zip"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="doc/cordic_v6_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cmodel/cordic_v6_0_bitacc_cmodel_nt.zip"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cmodel/cordic_v6_0_bitacc_cmodel_lin.zip"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cmodel/cordic_v6_0_bitacc_cmodel_lin64.zip"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_shift.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_dat_acc_slice_wser.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_ctrl_slice_wser.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_dat_acc_slice_par.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="sim/cordic_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_v6_0.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_v6_0_viv.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_v6_0_synth.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_sqrt.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_sqrt_mod.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_round.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_out_config.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_scale.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_atan_rom.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_eng_slice_wser.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_pha_acc_slice_par.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_pha_acc_slice_wser.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_ctrl_slice_par.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_cntr.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_eng_slice_par.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_eng.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_inp_config.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/delay_bit.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/delay.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/addsub.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/compare.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_hdl_comps.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_pack.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_v6_0_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="cordic_0.xci" FileRelPathName="cordic_v6_0/hdl/cordic_v6_0_viv_comp.vhd"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="cordic_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k70tfbg676-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="cordic_0_synth_1" Type="Ft3:Synth" SrcSet="cordic_0" Part="xc7k70tfbg676-1" ConstrsSet="cordic_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/cordic_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k70tfbg676-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="cordic_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k70tfbg676-1" ConstrsSet="cordic_0" Description="Vivado Implementation Defaults" SynthRun="cordic_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
