;  LST file generated by mikroListExporter - v.2.0 
<<<<<<< HEAD
; Date/Time: 3/11/2017 12:11:52 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x28C3      	GOTO       195
=======
; Date/Time: 3/11/2017 11:11:50 AM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x28C2      	GOTO       194
>>>>>>> origin/master
_Interrupt:
0x0004	0x00DF      	MOVWF      R15
0x0005	0x0E03      	SWAPF      STATUS, 0
0x0006	0x0183      	CLRF       STATUS
0x0007	0x00A7      	MOVWF      ___saveSTATUS
0x0008	0x080A      	MOVF       PCLATH, 0
0x0009	0x00A8      	MOVWF      ___savePCLATH
0x000A	0x018A      	CLRF       PCLATH
0x000B	0x0850      	MOVF       R0, 0
0x000C	0x00A0      	MOVWF      32
;interrupt.c,28 :: 		void Interrupt(){
;interrupt.c,29 :: 		if (TMR0IF_bit){
0x000D	0x1D0B      	BTFSS      TMR0IF_bit, BitPos(TMR0IF_bit+0)
0x000E	0x2815      	GOTO       L_Interrupt0
;interrupt.c,30 :: 		TMR0IF_bit         = 0;
0x000F	0x1283      	BCF        STATUS, 5
0x0010	0x110B      	BCF        TMR0IF_bit, BitPos(TMR0IF_bit+0)
;interrupt.c,31 :: 		TMR0                 = 6;
0x0011	0x3006      	MOVLW      6
0x0012	0x0081      	MOVWF      TMR0
;interrupt.c,32 :: 		PORTC.f0=~PORTC.f0;
0x0013	0x3001      	MOVLW      1
0x0014	0x0687      	XORWF      PORTC, 1
;interrupt.c,33 :: 		}
L_Interrupt0:
0x0015	0x1283      	BCF        STATUS, 5
;interrupt.c,35 :: 		if (TMR1IF_bit){
0x0016	0x1C0C      	BTFSS      TMR1IF_bit, BitPos(TMR1IF_bit+0)
0x0017	0x2849      	GOTO       L_Interrupt1
;interrupt.c,36 :: 		TMR1IF_bit = 0;
0x0018	0x100C      	BCF        TMR1IF_bit, BitPos(TMR1IF_bit+0)
;interrupt.c,37 :: 		TMR1H         = 0xFC;
0x0019	0x30FC      	MOVLW      252
0x001A	0x008F      	MOVWF      TMR1H
;interrupt.c,38 :: 		TMR1L         = 0x18;
0x001B	0x3018      	MOVLW      24
0x001C	0x008E      	MOVWF      TMR1L
;interrupt.c,39 :: 		i=i++;
<<<<<<< HEAD
0x001D	0x0AA1      	INCF       _i, 1
0x001E	0x1903      	BTFSC      STATUS, 2
0x001F	0x0AA2      	INCF       _i+1, 1
;interrupt.c,40 :: 		if(i<pulse_width)
0x0020	0x3080      	MOVLW      128
0x0021	0x0622      	XORWF      _i+1, 0
0x0022	0x00D0      	MOVWF      R0
0x0023	0x3080      	MOVLW      128
0x0024	0x0624      	XORWF      _pulse_width+1, 0
0x0025	0x0250      	SUBWF      R0, 0
0x0026	0x1D03      	BTFSS      STATUS, 2
0x0027	0x282A      	GOTO       L__Interrupt13
0x0028	0x0823      	MOVF       _pulse_width, 0
0x0029	0x0221      	SUBWF      _i, 0
=======
0x001C	0x0AA1      	INCF       _i, 1
0x001D	0x1903      	BTFSC      STATUS, 2
0x001E	0x0AA2      	INCF       _i+1, 1
;interrupt.c,40 :: 		if(i<pulse_width)
0x001F	0x3080      	MOVLW      128
0x0020	0x0622      	XORWF      _i+1, 0
0x0021	0x00D0      	MOVWF      R0
0x0022	0x3080      	MOVLW      128
0x0023	0x0624      	XORWF      _pulse_width+1, 0
0x0024	0x0250      	SUBWF      R0, 0
0x0025	0x1D03      	BTFSS      STATUS, 2
0x0026	0x2829      	GOTO       L__Interrupt13
0x0027	0x0823      	MOVF       _pulse_width, 0
0x0028	0x0221      	SUBWF      _i, 0
>>>>>>> origin/master
L__Interrupt13:
0x002A	0x1803      	BTFSC      STATUS, 0
0x002B	0x282E      	GOTO       L_Interrupt2
;interrupt.c,41 :: 		PORTC |= 1 << 5;  //setting a bit
0x002C	0x1687      	BSF        PORTC, 5
0x002D	0x2849      	GOTO       L_Interrupt3
L_Interrupt2:
;interrupt.c,43 :: 		else if((i>=pulse_width) && (i< 255))
<<<<<<< HEAD
0x002E	0x3080      	MOVLW      128
0x002F	0x0622      	XORWF      _i+1, 0
0x0030	0x00D0      	MOVWF      R0
0x0031	0x3080      	MOVLW      128
0x0032	0x0624      	XORWF      _pulse_width+1, 0
0x0033	0x0250      	SUBWF      R0, 0
0x0034	0x1D03      	BTFSS      STATUS, 2
0x0035	0x2838      	GOTO       L__Interrupt14
0x0036	0x0823      	MOVF       _pulse_width, 0
0x0037	0x0221      	SUBWF      _i, 0
L__Interrupt14:
0x0038	0x1C03      	BTFSS      STATUS, 0
0x0039	0x2847      	GOTO       L_Interrupt6
0x003A	0x3080      	MOVLW      128
0x003B	0x0622      	XORWF      _i+1, 0
0x003C	0x00D0      	MOVWF      R0
0x003D	0x3080      	MOVLW      128
0x003E	0x0250      	SUBWF      R0, 0
0x003F	0x1D03      	BTFSS      STATUS, 2
0x0040	0x2843      	GOTO       L__Interrupt15
0x0041	0x30FF      	MOVLW      255
0x0042	0x0221      	SUBWF      _i, 0
=======
0x002D	0x3080      	MOVLW      128
0x002E	0x0622      	XORWF      _i+1, 0
0x002F	0x00D0      	MOVWF      R0
0x0030	0x3080      	MOVLW      128
0x0031	0x0624      	XORWF      _pulse_width+1, 0
0x0032	0x0250      	SUBWF      R0, 0
0x0033	0x1D03      	BTFSS      STATUS, 2
0x0034	0x2837      	GOTO       L__Interrupt14
0x0035	0x0823      	MOVF       _pulse_width, 0
0x0036	0x0221      	SUBWF      _i, 0
L__Interrupt14:
0x0037	0x1C03      	BTFSS      STATUS, 0
0x0038	0x2846      	GOTO       L_Interrupt6
0x0039	0x3080      	MOVLW      128
0x003A	0x0622      	XORWF      _i+1, 0
0x003B	0x00D0      	MOVWF      R0
0x003C	0x3080      	MOVLW      128
0x003D	0x0250      	SUBWF      R0, 0
0x003E	0x1D03      	BTFSS      STATUS, 2
0x003F	0x2842      	GOTO       L__Interrupt15
0x0040	0x30FF      	MOVLW      255
0x0041	0x0221      	SUBWF      _i, 0
>>>>>>> origin/master
L__Interrupt15:
0x0043	0x1803      	BTFSC      STATUS, 0
0x0044	0x2847      	GOTO       L_Interrupt6
L__Interrupt8:
;interrupt.c,44 :: 		PORTC &= ~(1 << 5);
0x0045	0x1287      	BCF        PORTC, 5
0x0046	0x2849      	GOTO       L_Interrupt7
L_Interrupt6:
;interrupt.c,47 :: 		i=0;
<<<<<<< HEAD
0x0047	0x01A1      	CLRF       _i
0x0048	0x01A2      	CLRF       _i+1
=======
0x0046	0x01A1      	CLRF       _i
0x0047	0x01A2      	CLRF       _i+1
>>>>>>> origin/master
L_Interrupt7:
L_Interrupt3:
;interrupt.c,48 :: 		}
L_Interrupt1:
;interrupt.c,50 :: 		}
L_end_Interrupt:
L__Interrupt12:
<<<<<<< HEAD
0x0049	0x0820      	MOVF       32, 0
0x004A	0x00D0      	MOVWF      R0
0x004B	0x0828      	MOVF       ___savePCLATH, 0
0x004C	0x008A      	MOVWF      PCLATH
0x004D	0x0E27      	SWAPF      ___saveSTATUS, 0
0x004E	0x0083      	MOVWF      STATUS
0x004F	0x0EDF      	SWAPF      R15, 1
0x0050	0x0E5F      	SWAPF      R15, 0
0x0051	0x0009      	RETFIE
=======
0x0048	0x0820      	MOVF       32, 0
0x0049	0x00D0      	MOVWF      R0
0x004A	0x0828      	MOVF       ___savePCLATH, 0
0x004B	0x008A      	MOVWF      PCLATH
0x004C	0x0E27      	SWAPF      ___saveSTATUS, 0
0x004D	0x0083      	MOVWF      STATUS
0x004E	0x0EDF      	SWAPF      R15, 1
0x004F	0x0E5F      	SWAPF      R15, 0
0x0050	0x0009      	RETFIE
>>>>>>> origin/master
; end of _Interrupt
_Delay_22us:
;__Lib_Delays.c,15 :: 		void Delay_22us() {
;__Lib_Delays.c,16 :: 		Delay_us(22);
<<<<<<< HEAD
0x0052	0x3007      	MOVLW      7
0x0053	0x1283      	BCF        STATUS, 5
0x0054	0x00DD      	MOVWF      R13
L_Delay_22us1:
0x0055	0x0BDD      	DECFSZ     R13, 1
0x0056	0x2855      	GOTO       L_Delay_22us1
;__Lib_Delays.c,17 :: 		}
L_end_Delay_22us:
0x0057	0x0008      	RETURN
=======
0x0051	0x3007      	MOVLW      7
0x0052	0x1283      	BCF        STATUS, 5
0x0053	0x00DD      	MOVWF      R13
L_Delay_22us1:
0x0054	0x0BDD      	DECFSZ     R13, 1
0x0055	0x2854      	GOTO       L_Delay_22us1
;__Lib_Delays.c,17 :: 		}
L_end_Delay_22us:
0x0056	0x0008      	RETURN
>>>>>>> origin/master
; end of _Delay_22us
_____DoICP:
;__Lib_System.c,6 :: 		
;__Lib_System.c,9 :: 		
<<<<<<< HEAD
0x0058	0x1283      	BCF        STATUS, 5
0x0059	0x082A      	MOVF       ___DoICPAddr+1, 0
0x005A	0x008A      	MOVWF      PCLATH
;__Lib_System.c,10 :: 		
0x005B	0x0829      	MOVF       ___DoICPAddr, 0
0x005C	0x0082      	MOVWF      PCL
;__Lib_System.c,12 :: 		
L_end_____DoICP:
0x005D	0x0008      	RETURN
=======
0x0057	0x1283      	BCF        STATUS, 5
0x0058	0x082A      	MOVF       ___DoICPAddr+1, 0
0x0059	0x008A      	MOVWF      PCLATH
;__Lib_System.c,10 :: 		
0x005A	0x0829      	MOVF       ___DoICPAddr, 0
0x005B	0x0082      	MOVWF      PCL
;__Lib_System.c,12 :: 		
L_end_____DoICP:
0x005C	0x0008      	RETURN
>>>>>>> origin/master
; end of _____DoICP
___CC2DW:
;__Lib_System.c,134 :: 		
;__Lib_System.c,137 :: 		
_CC2D_Loop1:
;__Lib_System.c,139 :: 		
<<<<<<< HEAD
0x005E	0x2058      	CALL       _____DoICP
0x005F	0x118A      	BCF        PCLATH, 3
0x0060	0x120A      	BCF        PCLATH, 4
;__Lib_System.c,141 :: 		
0x0061	0x0080      	MOVWF      INDF
;__Lib_System.c,142 :: 		
0x0062	0x0A84      	INCF       FSR, 1
;__Lib_System.c,143 :: 		
0x0063	0x0AA9      	INCF       ___DoICPAddr, 1
;__Lib_System.c,145 :: 		
0x0064	0x1903      	BTFSC      STATUS, 2
;__Lib_System.c,146 :: 		
0x0065	0x0AAA      	INCF       ___DoICPAddr+1, 1
;__Lib_System.c,147 :: 		
0x0066	0x03D0      	DECF       R0, 1
;__Lib_System.c,149 :: 		
0x0067	0x1D03      	BTFSS      STATUS, 2
;__Lib_System.c,150 :: 		
0x0068	0x285E      	GOTO       _CC2D_Loop1
;__Lib_System.c,152 :: 		
L_end___CC2DW:
0x0069	0x0008      	RETURN
=======
0x005D	0x2057      	CALL       _____DoICP
0x005E	0x118A      	BCF        PCLATH, 3
0x005F	0x120A      	BCF        PCLATH, 4
;__Lib_System.c,141 :: 		
0x0060	0x0080      	MOVWF      INDF
;__Lib_System.c,142 :: 		
0x0061	0x0A84      	INCF       FSR, 1
;__Lib_System.c,143 :: 		
0x0062	0x0AA9      	INCF       ___DoICPAddr, 1
;__Lib_System.c,145 :: 		
0x0063	0x1903      	BTFSC      STATUS, 2
;__Lib_System.c,146 :: 		
0x0064	0x0AAA      	INCF       ___DoICPAddr+1, 1
;__Lib_System.c,147 :: 		
0x0065	0x03D0      	DECF       R0, 1
;__Lib_System.c,149 :: 		
0x0066	0x1D03      	BTFSS      STATUS, 2
;__Lib_System.c,150 :: 		
0x0067	0x285D      	GOTO       _CC2D_Loop1
;__Lib_System.c,152 :: 		
L_end___CC2DW:
0x0068	0x0008      	RETURN
>>>>>>> origin/master
; end of ___CC2DW
_InitTimer0:
;interrupt.c,5 :: 		void InitTimer0(){
;interrupt.c,6 :: 		OPTION_REG         = 0x82;
<<<<<<< HEAD
0x006A	0x3082      	MOVLW      130
0x006B	0x1683      	BSF        STATUS, 5
0x006C	0x0081      	MOVWF      OPTION_REG
;interrupt.c,7 :: 		TMR0                 = 6;
0x006D	0x3006      	MOVLW      6
0x006E	0x1283      	BCF        STATUS, 5
0x006F	0x0081      	MOVWF      TMR0
;interrupt.c,8 :: 		INTCON         = 0xA0;
0x0070	0x30A0      	MOVLW      160
0x0071	0x008B      	MOVWF      INTCON
;interrupt.c,9 :: 		}
L_end_InitTimer0:
0x0072	0x0008      	RETURN
; end of _InitTimer0
_InitTimer1:
;interrupt.c,16 :: 		void InitTimer1(){
;interrupt.c,17 :: 		T1CON         = 0x01;
0x0073	0x3001      	MOVLW      1
0x0074	0x1283      	BCF        STATUS, 5
0x0075	0x0090      	MOVWF      T1CON
;interrupt.c,18 :: 		TMR1IF_bit         = 0;
0x0076	0x100C      	BCF        TMR1IF_bit, BitPos(TMR1IF_bit+0)
;interrupt.c,19 :: 		TMR1H         = 0xFC;
0x0077	0x30FC      	MOVLW      252
0x0078	0x008F      	MOVWF      TMR1H
;interrupt.c,20 :: 		TMR1L         = 0x18;
0x0079	0x3018      	MOVLW      24
0x007A	0x008E      	MOVWF      TMR1L
;interrupt.c,21 :: 		TMR1IE_bit         = 1;
0x007B	0x1683      	BSF        STATUS, 5
0x007C	0x140C      	BSF        TMR1IE_bit, BitPos(TMR1IE_bit+0)
;interrupt.c,22 :: 		INTCON         = 0xC0;
0x007D	0x30C0      	MOVLW      192
0x007E	0x008B      	MOVWF      INTCON
;interrupt.c,23 :: 		TMR1ON_bit =1;                             // need to be added in extra... doesnt generate from timer generator
0x007F	0x1283      	BCF        STATUS, 5
0x0080	0x1410      	BSF        TMR1ON_bit, BitPos(TMR1ON_bit+0)
;interrupt.c,24 :: 		}
L_end_InitTimer1:
0x0081	0x0008      	RETURN
=======
0x0069	0x3082      	MOVLW      130
0x006A	0x1683      	BSF        STATUS, 5
0x006B	0x0081      	MOVWF      OPTION_REG
;interrupt.c,7 :: 		TMR0                 = 6;
0x006C	0x3006      	MOVLW      6
0x006D	0x1283      	BCF        STATUS, 5
0x006E	0x0081      	MOVWF      TMR0
;interrupt.c,8 :: 		INTCON         = 0xA0;
0x006F	0x30A0      	MOVLW      160
0x0070	0x008B      	MOVWF      INTCON
;interrupt.c,9 :: 		}
L_end_InitTimer0:
0x0071	0x0008      	RETURN
; end of _InitTimer0
_InitTimer1:
;interrupt.c,16 :: 		void InitTimer1(){
;interrupt.c,17 :: 		T1CON	 = 0x01;
0x0072	0x3001      	MOVLW      1
0x0073	0x1283      	BCF        STATUS, 5
0x0074	0x0090      	MOVWF      T1CON
;interrupt.c,18 :: 		TMR1IF_bit	 = 0;
0x0075	0x100C      	BCF        TMR1IF_bit, BitPos(TMR1IF_bit+0)
;interrupt.c,19 :: 		TMR1H	 = 0xFC;
0x0076	0x30FC      	MOVLW      252
0x0077	0x008F      	MOVWF      TMR1H
;interrupt.c,20 :: 		TMR1L	 = 0x18;
0x0078	0x3018      	MOVLW      24
0x0079	0x008E      	MOVWF      TMR1L
;interrupt.c,21 :: 		TMR1IE_bit	 = 1;
0x007A	0x1683      	BSF        STATUS, 5
0x007B	0x140C      	BSF        TMR1IE_bit, BitPos(TMR1IE_bit+0)
;interrupt.c,22 :: 		INTCON	 = 0xC0;
0x007C	0x30C0      	MOVLW      192
0x007D	0x008B      	MOVWF      INTCON
;interrupt.c,23 :: 		TMR1ON_bit =1;                             // need to be added in extra... doesnt generate from timer generator
0x007E	0x1283      	BCF        STATUS, 5
0x007F	0x1410      	BSF        TMR1ON_bit, BitPos(TMR1ON_bit+0)
;interrupt.c,24 :: 		}
L_end_InitTimer1:
0x0080	0x0008      	RETURN
>>>>>>> origin/master
; end of _InitTimer1
_port_init:
;board.c,2 :: 		void port_init(void)
;board.c,4 :: 		TRISC=0x00;
<<<<<<< HEAD
0x0082	0x1683      	BSF        STATUS, 5
0x0083	0x0187      	CLRF       TRISC
;board.c,5 :: 		TRISA=0x00;
0x0084	0x0185      	CLRF       TRISA
;board.c,6 :: 		PORTC=0x00;
0x0085	0x1283      	BCF        STATUS, 5
0x0086	0x0187      	CLRF       PORTC
;board.c,7 :: 		ANSEL=0b00000000;    // use ansel to change
0x0087	0x1683      	BSF        STATUS, 5
0x0088	0x0191      	CLRF       ANSEL
;board.c,8 :: 		SET_BIT(ANSEL,7) ;   // setting a bit as analogue  // this pin will not act as GPIO and acts like a analogue pin
0x0089	0x3080      	MOVLW      128
0x008A	0x0091      	MOVWF      ANSEL
;board.c,9 :: 		SET_BIT(TRISC,3) ;     // analogue pin is set to output before analog read
0x008B	0x1587      	BSF        TRISC, 3
;board.c,10 :: 		}
L_end_port_init:
0x008C	0x0008      	RETURN
=======
0x0081	0x1683      	BSF        STATUS, 5
0x0082	0x0187      	CLRF       TRISC
;board.c,5 :: 		TRISA=0x00;
0x0083	0x0185      	CLRF       TRISA
;board.c,6 :: 		PORTC=0x00;
0x0084	0x1283      	BCF        STATUS, 5
0x0085	0x0187      	CLRF       PORTC
;board.c,7 :: 		ANSEL=0b00000000;    // use ansel to change
0x0086	0x1683      	BSF        STATUS, 5
0x0087	0x0191      	CLRF       ANSEL
;board.c,8 :: 		SET_BIT(ANSEL,7) ;   // setting a bit as analogue  // this pin will not act as GPIO and acts like a analogue pin
0x0088	0x3080      	MOVLW      128
0x0089	0x0091      	MOVWF      ANSEL
;board.c,9 :: 		SET_BIT(TRISC,3) ;     // analogue pin is set to output before analog read
0x008A	0x1587      	BSF        TRISC, 3
;board.c,10 :: 		}
L_end_port_init:
0x008B	0x0008      	RETURN
>>>>>>> origin/master
; end of _port_init
_ADC_Init:
;__Lib_ADC_A_B.c,8 :: 		
;__Lib_ADC_A_B.c,9 :: 		
<<<<<<< HEAD
0x008D	0x30FF      	MOVLW      _ADC_Get_Sample
0x008E	0x1283      	BCF        STATUS, 5
0x008F	0x00AB      	MOVWF      _ADC_Get_Sample_Ptr
0x0090	0x30FF      	MOVLW      hi_addr(_ADC_Get_Sample)
0x0091	0x00AC      	MOVWF      _ADC_Get_Sample_Ptr+1
0x0092	0x30FF      	MOVLW      FARG_ADC_Get_Sample_channel
0x0093	0x00AD      	MOVWF      _ADC_Get_Sample_Ptr+2
0x0094	0x30FF      	MOVLW      hi_addr(FARG_ADC_Get_Sample_channel)
;__Lib_ADC_A_B.c,11 :: 		
0x0095	0x30C3      	MOVLW      195
0x0096	0x059F      	ANDWF      ADCON0, 1
;__Lib_ADC_A_B.c,15 :: 		
0x0097	0x3040      	MOVLW      64
0x0098	0x059F      	ANDWF      ADCON0, 1
;__Lib_ADC_A_B.c,16 :: 		
0x0099	0x30F0      	MOVLW      240
0x009A	0x1683      	BSF        STATUS, 5
0x009B	0x049F      	IORWF      ADCON1, 1
;__Lib_ADC_A_B.c,17 :: 		
0x009C	0x1283      	BCF        STATUS, 5
0x009D	0x179F      	BSF        ADCON0, 7
;__Lib_ADC_A_B.c,19 :: 		
0x009E	0x141F      	BSF        ADCON0, 0
;__Lib_ADC_A_B.c,20 :: 		
L_end_ADC_Init:
0x009F	0x0008      	RETURN
=======
0x008C	0x30FF      	MOVLW      _ADC_Get_Sample
0x008D	0x1283      	BCF        STATUS, 5
0x008E	0x00AB      	MOVWF      _ADC_Get_Sample_Ptr
0x008F	0x30FF      	MOVLW      hi_addr(_ADC_Get_Sample)
0x0090	0x00AC      	MOVWF      _ADC_Get_Sample_Ptr+1
0x0091	0x30FF      	MOVLW      FARG_ADC_Get_Sample_channel
0x0092	0x00AD      	MOVWF      _ADC_Get_Sample_Ptr+2
0x0093	0x30FF      	MOVLW      hi_addr(FARG_ADC_Get_Sample_channel)
;__Lib_ADC_A_B.c,11 :: 		
0x0094	0x30C3      	MOVLW      195
0x0095	0x059F      	ANDWF      ADCON0, 1
;__Lib_ADC_A_B.c,15 :: 		
0x0096	0x3040      	MOVLW      64
0x0097	0x059F      	ANDWF      ADCON0, 1
;__Lib_ADC_A_B.c,16 :: 		
0x0098	0x30F0      	MOVLW      240
0x0099	0x1683      	BSF        STATUS, 5
0x009A	0x049F      	IORWF      ADCON1, 1
;__Lib_ADC_A_B.c,17 :: 		
0x009B	0x1283      	BCF        STATUS, 5
0x009C	0x179F      	BSF        ADCON0, 7
;__Lib_ADC_A_B.c,19 :: 		
0x009D	0x141F      	BSF        ADCON0, 0
;__Lib_ADC_A_B.c,20 :: 		
L_end_ADC_Init:
0x009E	0x0008      	RETURN
>>>>>>> origin/master
; end of _ADC_Init
_ADC_Read:
;__Lib_ADC_A_B.c,49 :: 		
;__Lib_ADC_A_B.c,51 :: 		
<<<<<<< HEAD
0x00A0	0x30C3      	MOVLW      195
0x00A1	0x1283      	BCF        STATUS, 5
0x00A2	0x059F      	ANDWF      ADCON0, 1
;__Lib_ADC_A_B.c,55 :: 		
0x00A3	0x3040      	MOVLW      64
0x00A4	0x059F      	ANDWF      ADCON0, 1
;__Lib_ADC_A_B.c,56 :: 		
0x00A5	0x30F0      	MOVLW      240
0x00A6	0x1683      	BSF        STATUS, 5
0x00A7	0x049F      	IORWF      ADCON1, 1
;__Lib_ADC_A_B.c,57 :: 		
0x00A8	0x1283      	BCF        STATUS, 5
0x00A9	0x179F      	BSF        ADCON0, 7
;__Lib_ADC_A_B.c,58 :: 		
0x00AA	0x082F      	MOVF       FARG_ADC_Read_channel, 0
0x00AB	0x00D0      	MOVWF      R0
0x00AC	0x0DD0      	RLF        R0, 1
0x00AD	0x1050      	BCF        R0, 0
0x00AE	0x0DD0      	RLF        R0, 1
0x00AF	0x1050      	BCF        R0, 0
0x00B0	0x0850      	MOVF       R0, 0
0x00B1	0x049F      	IORWF      ADCON0, 1
;__Lib_ADC_A_B.c,61 :: 		
0x00B2	0x141F      	BSF        ADCON0, 0
;__Lib_ADC_A_B.c,64 :: 		
0x00B3	0x2052      	CALL       _Delay_22us
;__Lib_ADC_A_B.c,67 :: 		
0x00B4	0x149F      	BSF        ADCON0, 1
;__Lib_ADC_A_B.c,70 :: 		
L_ADC_Read2:
0x00B5	0x1C9F      	BTFSS      ADCON0, 1
0x00B6	0x28B9      	GOTO       L_ADC_Read3
;__Lib_ADC_A_B.c,71 :: 		
0x00B7	0x0000      	NOP
0x00B8	0x28B5      	GOTO       L_ADC_Read2
L_ADC_Read3:
;__Lib_ADC_A_B.c,74 :: 		
0x00B9	0x101F      	BCF        ADCON0, 0
;__Lib_ADC_A_B.c,77 :: 		
0x00BA	0x081E      	MOVF       ADRESH, 0
0x00BB	0x00D1      	MOVWF      R0+1
0x00BC	0x01D0      	CLRF       R0
0x00BD	0x1683      	BSF        STATUS, 5
0x00BE	0x081E      	MOVF       ADRESL, 0
0x00BF	0x04D0      	IORWF      R0, 1
0x00C0	0x3000      	MOVLW      0
0x00C1	0x04D1      	IORWF      R0+1, 1
;__Lib_ADC_A_B.c,78 :: 		
L_end_ADC_Read:
0x00C2	0x0008      	RETURN
; end of _ADC_Read
_main:
0x00C3	0x2106      	CALL       262
;main.c,16 :: 		void main()
;main.c,19 :: 		InitTimer0();
0x00C4	0x206A      	CALL       _InitTimer0
;main.c,20 :: 		InitTimer1();
0x00C5	0x2073      	CALL       _InitTimer1
;main.c,21 :: 		Adc_init();
0x00C6	0x208D      	CALL       _ADC_Init
;main.c,22 :: 		port_init();
0x00C7	0x2082      	CALL       _port_init
;main.c,24 :: 		while(1)
L_main0:
;main.c,26 :: 		pulse_width =30;                                                // setting the pusle width here
0x00C8	0x301E      	MOVLW      30
0x00C9	0x00A3      	MOVWF      _pulse_width
0x00CA	0x3000      	MOVLW      0
0x00CB	0x00A4      	MOVWF      _pulse_width+1
;main.c,27 :: 		TOGGLE_BIT(port_a,0);                                          // blink check
0x00CC	0x3001      	MOVLW      1
0x00CD	0x06A5      	XORWF      _port_a, 1
0x00CE	0x3000      	MOVLW      0
0x00CF	0x06A6      	XORWF      _port_a+1, 1
;main.c,28 :: 		delay_ms(100);
0x00D0	0x3082      	MOVLW      130
0x00D1	0x00DC      	MOVWF      R12
0x00D2	0x30DD      	MOVLW      221
0x00D3	0x00DD      	MOVWF      R13
L_main2:
0x00D4	0x0BDD      	DECFSZ     R13, 1
0x00D5	0x28D4      	GOTO       L_main2
0x00D6	0x0BDC      	DECFSZ     R12, 1
0x00D7	0x28D4      	GOTO       L_main2
0x00D8	0x0000      	NOP
0x00D9	0x0000      	NOP
;main.c,30 :: 		if(TEST_BIT(PORTA,3))       // using PORTA.f3 MCLR latched pin / this PIn cannot be used for output
0x00DA	0x1283      	BCF        STATUS, 5
0x00DB	0x1D85      	BTFSS      PORTA, 3
0x00DC	0x28E0      	GOTO       L_main3
0x00DD	0x3001      	MOVLW      1
0x00DE	0x00AE      	MOVWF      ?FLOC___mainT2
0x00DF	0x28E1      	GOTO       L_main4
L_main3:
0x00E0	0x01AE      	CLRF       ?FLOC___mainT2
L_main4:
0x00E1	0x082E      	MOVF       ?FLOC___mainT2, 0
0x00E2	0x1903      	BTFSC      STATUS, 2
0x00E3	0x28E6      	GOTO       L_main5
;main.c,32 :: 		SET_BIT(port_a,1) ;
0x00E4	0x14A5      	BSF        _port_a, 1
;main.c,33 :: 		}
0x00E5	0x28E7      	GOTO       L_main6
L_main5:
;main.c,36 :: 		CLEAR_BIT(port_a,1) ;
0x00E6	0x10A5      	BCF        _port_a, 1
;main.c,37 :: 		}
L_main6:
;main.c,39 :: 		if(ADC_Read(7) > 512)        // ADC cheeck
0x00E7	0x3007      	MOVLW      7
0x00E8	0x00AF      	MOVWF      FARG_ADC_Read_channel
0x00E9	0x20A0      	CALL       _ADC_Read
0x00EA	0x0851      	MOVF       R0+1, 0
0x00EB	0x3C02      	SUBLW      2
0x00EC	0x1D03      	BTFSS      STATUS, 2
0x00ED	0x28F0      	GOTO       L__main10
0x00EE	0x0850      	MOVF       R0, 0
0x00EF	0x3C00      	SUBLW      0
L__main10:
0x00F0	0x1803      	BTFSC      STATUS, 0
0x00F1	0x28F4      	GOTO       L_main7
;main.c,41 :: 		SET_BIT(port_a,4) ;
0x00F2	0x1625      	BSF        _port_a, 4
;main.c,42 :: 		}
0x00F3	0x28F5      	GOTO       L_main8
L_main7:
;main.c,45 :: 		CLEAR_BIT(port_a,4) ;
0x00F4	0x1225      	BCF        _port_a, 4
;main.c,46 :: 		}
L_main8:
;main.c,47 :: 		PORTA = port_a;
0x00F5	0x0825      	MOVF       _port_a, 0
0x00F6	0x1283      	BCF        STATUS, 5
0x00F7	0x0085      	MOVWF      PORTA
;main.c,48 :: 		}
0x00F8	0x28C8      	GOTO       L_main0
=======
0x009F	0x30C3      	MOVLW      195
0x00A0	0x1283      	BCF        STATUS, 5
0x00A1	0x059F      	ANDWF      ADCON0, 1
;__Lib_ADC_A_B.c,55 :: 		
0x00A2	0x3040      	MOVLW      64
0x00A3	0x059F      	ANDWF      ADCON0, 1
;__Lib_ADC_A_B.c,56 :: 		
0x00A4	0x30F0      	MOVLW      240
0x00A5	0x1683      	BSF        STATUS, 5
0x00A6	0x049F      	IORWF      ADCON1, 1
;__Lib_ADC_A_B.c,57 :: 		
0x00A7	0x1283      	BCF        STATUS, 5
0x00A8	0x179F      	BSF        ADCON0, 7
;__Lib_ADC_A_B.c,58 :: 		
0x00A9	0x082F      	MOVF       FARG_ADC_Read_channel, 0
0x00AA	0x00D0      	MOVWF      R0
0x00AB	0x0DD0      	RLF        R0, 1
0x00AC	0x1050      	BCF        R0, 0
0x00AD	0x0DD0      	RLF        R0, 1
0x00AE	0x1050      	BCF        R0, 0
0x00AF	0x0850      	MOVF       R0, 0
0x00B0	0x049F      	IORWF      ADCON0, 1
;__Lib_ADC_A_B.c,61 :: 		
0x00B1	0x141F      	BSF        ADCON0, 0
;__Lib_ADC_A_B.c,64 :: 		
0x00B2	0x2051      	CALL       _Delay_22us
;__Lib_ADC_A_B.c,67 :: 		
0x00B3	0x149F      	BSF        ADCON0, 1
;__Lib_ADC_A_B.c,70 :: 		
L_ADC_Read2:
0x00B4	0x1C9F      	BTFSS      ADCON0, 1
0x00B5	0x28B8      	GOTO       L_ADC_Read3
;__Lib_ADC_A_B.c,71 :: 		
0x00B6	0x0000      	NOP
0x00B7	0x28B4      	GOTO       L_ADC_Read2
L_ADC_Read3:
;__Lib_ADC_A_B.c,74 :: 		
0x00B8	0x101F      	BCF        ADCON0, 0
;__Lib_ADC_A_B.c,77 :: 		
0x00B9	0x081E      	MOVF       ADRESH, 0
0x00BA	0x00D1      	MOVWF      R0+1
0x00BB	0x01D0      	CLRF       R0
0x00BC	0x1683      	BSF        STATUS, 5
0x00BD	0x081E      	MOVF       ADRESL, 0
0x00BE	0x04D0      	IORWF      R0, 1
0x00BF	0x3000      	MOVLW      0
0x00C0	0x04D1      	IORWF      R0+1, 1
;__Lib_ADC_A_B.c,78 :: 		
L_end_ADC_Read:
0x00C1	0x0008      	RETURN
; end of _ADC_Read
_main:
0x00C2	0x2104      	CALL       260
;main.c,16 :: 		void main()
;main.c,19 :: 		InitTimer0();
0x00C3	0x2069      	CALL       _InitTimer0
;main.c,20 :: 		InitTimer1();
0x00C4	0x2072      	CALL       _InitTimer1
;main.c,21 :: 		Adc_init();
0x00C5	0x208C      	CALL       _ADC_Init
;main.c,22 :: 		port_init();
0x00C6	0x2081      	CALL       _port_init
;main.c,24 :: 		while(1)
L_main0:
;main.c,26 :: 		pulse_width =30;                                                // setting the pusle width here
0x00C7	0x301E      	MOVLW      30
0x00C8	0x00A3      	MOVWF      _pulse_width
0x00C9	0x3000      	MOVLW      0
0x00CA	0x00A4      	MOVWF      _pulse_width+1
;main.c,27 :: 		TOGGLE_BIT(port_a,0);                                          // blink check
0x00CB	0x3001      	MOVLW      1
0x00CC	0x06A5      	XORWF      _port_a, 1
0x00CD	0x3000      	MOVLW      0
0x00CE	0x06A6      	XORWF      _port_a+1, 1
;main.c,28 :: 		delay_ms(100);
0x00CF	0x3082      	MOVLW      130
0x00D0	0x00DC      	MOVWF      R12
0x00D1	0x30DD      	MOVLW      221
0x00D2	0x00DD      	MOVWF      R13
L_main2:
0x00D3	0x0BDD      	DECFSZ     R13, 1
0x00D4	0x28D3      	GOTO       L_main2
0x00D5	0x0BDC      	DECFSZ     R12, 1
0x00D6	0x28D3      	GOTO       L_main2
0x00D7	0x0000      	NOP
0x00D8	0x0000      	NOP
;main.c,30 :: 		if(TEST_BIT(PORTA,3))       // using PORTA.f3 MCLR latched pin / this PIn cannot be used for output
0x00D9	0x1283      	BCF        STATUS, 5
0x00DA	0x1D85      	BTFSS      PORTA, 3
0x00DB	0x28DF      	GOTO       L_main3
0x00DC	0x3001      	MOVLW      1
0x00DD	0x00AE      	MOVWF      ?FLOC___mainT2
0x00DE	0x28E0      	GOTO       L_main4
L_main3:
0x00DF	0x01AE      	CLRF       ?FLOC___mainT2
L_main4:
0x00E0	0x082E      	MOVF       ?FLOC___mainT2, 0
0x00E1	0x1903      	BTFSC      STATUS, 2
0x00E2	0x28E5      	GOTO       L_main5
;main.c,32 :: 		SET_BIT(port_a,1) ;
0x00E3	0x14A5      	BSF        _port_a, 1
;main.c,33 :: 		}
0x00E4	0x28E6      	GOTO       L_main6
L_main5:
;main.c,36 :: 		CLEAR_BIT(port_a,1) ;
0x00E5	0x10A5      	BCF        _port_a, 1
;main.c,37 :: 		}
L_main6:
;main.c,39 :: 		if(ADC_Read(7) > 512)        // ADC cheeck
0x00E6	0x3007      	MOVLW      7
0x00E7	0x00AF      	MOVWF      FARG_ADC_Read_channel
0x00E8	0x209F      	CALL       _ADC_Read
0x00E9	0x0851      	MOVF       R0+1, 0
0x00EA	0x3C02      	SUBLW      2
0x00EB	0x1D03      	BTFSS      STATUS, 2
0x00EC	0x28EF      	GOTO       L__main10
0x00ED	0x0850      	MOVF       R0, 0
0x00EE	0x3C00      	SUBLW      0
L__main10:
0x00EF	0x1803      	BTFSC      STATUS, 0
0x00F0	0x28F3      	GOTO       L_main7
;main.c,41 :: 		SET_BIT(port_a,4) ;
0x00F1	0x1625      	BSF        _port_a, 4
;main.c,42 :: 		}
0x00F2	0x28F4      	GOTO       L_main8
L_main7:
;main.c,45 :: 		CLEAR_BIT(port_a,4) ;
0x00F3	0x1225      	BCF        _port_a, 4
;main.c,46 :: 		}
L_main8:
;main.c,47 :: 		PORTA = port_a;
0x00F4	0x0825      	MOVF       _port_a, 0
0x00F5	0x1283      	BCF        STATUS, 5
0x00F6	0x0085      	MOVWF      PORTA
;main.c,48 :: 		}
0x00F7	0x28C7      	GOTO       L_main0
>>>>>>> origin/master
;main.c,49 :: 		}
L_end_main:
0x00F8	0x28F8      	GOTO       $+0
; end of _main
<<<<<<< HEAD
0x0106	0x3021      	MOVLW      33
0x0107	0x0084      	MOVWF      FSR
0x0108	0x3006      	MOVLW      6
0x0109	0x1283      	BCF        STATUS, 5
0x010A	0x00D0      	MOVWF      R0
0x010B	0x30FF      	MOVLW      255
0x010C	0x00A9      	MOVWF      ___DoICPAddr
0x010D	0x3000      	MOVLW      0
0x010E	0x00AA      	MOVWF      42
0x010F	0x205E      	CALL       94
0x0110	0x0008      	RETURN
;interrupt.c,0 :: ?ICS_i
0x00FF	0x3400 ;?ICS_i+0
0x0100	0x3400 ;?ICS_i+1
; end of ?ICS_i
;interrupt.c,0 :: ?ICS_pulse_width
0x0101	0x344B ;?ICS_pulse_width+0
0x0102	0x3400 ;?ICS_pulse_width+1
; end of ?ICS_pulse_width
;main.c,0 :: ?ICS_port_a
0x0103	0x3400 ;?ICS_port_a+0
0x0104	0x3400 ;?ICS_port_a+1
=======
0x0104	0x3021      	MOVLW      33
0x0105	0x0084      	MOVWF      FSR
0x0106	0x3006      	MOVLW      6
0x0107	0x1283      	BCF        STATUS, 5
0x0108	0x00D0      	MOVWF      R0
0x0109	0x30FE      	MOVLW      254
0x010A	0x00A9      	MOVWF      ___DoICPAddr
0x010B	0x3000      	MOVLW      0
0x010C	0x00AA      	MOVWF      42
0x010D	0x205D      	CALL       93
0x010E	0x0008      	RETURN
;interrupt.c,0 :: ?ICS_i
0x00FE	0x3400 ;?ICS_i+0
0x00FF	0x3400 ;?ICS_i+1
; end of ?ICS_i
;interrupt.c,0 :: ?ICS_pulse_width
0x0100	0x344B ;?ICS_pulse_width+0
0x0101	0x3400 ;?ICS_pulse_width+1
; end of ?ICS_pulse_width
;main.c,0 :: ?ICS_port_a
0x0102	0x3400 ;?ICS_port_a+0
0x0103	0x3400 ;?ICS_port_a+1
>>>>>>> origin/master
; end of ?ICS_port_a
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
<<<<<<< HEAD
0x0004      [78]    _Interrupt
0x0052       [6]    _Delay_22us
0x0058       [6]    _____DoICP
0x005E      [12]    ___CC2DW
0x006A       [9]    _InitTimer0
0x0073      [15]    _InitTimer1
0x0082      [11]    _port_init
0x008D      [19]    _ADC_Init
0x00A0      [35]    _ADC_Read
0x00C3      [54]    _main
=======
0x0004      [77]    _Interrupt
0x0051       [6]    _Delay_22us
0x0057       [6]    _____DoICP
0x005D      [12]    ___CC2DW
0x0069       [9]    _InitTimer0
0x0072      [15]    _InitTimer1
0x0081      [11]    _port_init
0x008C      [19]    _ADC_Init
0x009F      [35]    _ADC_Read
0x00C2      [54]    _main
>>>>>>> origin/master
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    INDF
0x0001       [1]    TMR0
0x0002       [1]    PCL
0x0003       [1]    STATUS
0x0004       [1]    FSR
0x0005       [1]    PORTA
0x0007       [1]    PORTC
0x000A       [1]    PCLATH
0x000B       [0]    TMR0IF_bit
0x000B       [1]    INTCON
0x000C       [0]    TMR1IF_bit
0x000E       [1]    TMR1L
0x000F       [1]    TMR1H
0x0010       [1]    T1CON
0x0010       [0]    TMR1ON_bit
0x001E       [1]    ADRESH
0x001F       [1]    ADCON0
0x0021       [2]    _i
0x0023       [2]    _pulse_width
0x0025       [2]    _port_a
0x0027       [1]    ___saveSTATUS
0x0028       [1]    ___savePCLATH
0x0029       [2]    ___DoICPAddr
0x002B       [3]    _ADC_Get_Sample_Ptr
0x002E       [1]    ?FLOC___mainT2
0x002F       [1]    FARG_ADC_Read_channel
0x0050       [1]    R0
0x0051       [1]    R1
0x0052       [1]    R2
0x0053       [1]    R3
0x0054       [1]    R4
0x0055       [1]    R5
0x0056       [1]    R6
0x0057       [1]    R7
0x0058       [1]    R8
0x0059       [1]    R9
0x005A       [1]    R10
0x005B       [1]    R11
0x005C       [1]    R12
0x005D       [1]    R13
0x005E       [1]    R14
0x005F       [1]    R15
0x0081       [1]    OPTION_REG
0x0085       [1]    TRISA
0x0087       [1]    TRISC
0x008C       [0]    TMR1IE_bit
0x0091       [1]    ANSEL
0x009E       [1]    ADRESL
0x009F       [1]    ADCON1
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
<<<<<<< HEAD
0x00FF       [2]    ?ICS_i
0x0101       [2]    ?ICS_pulse_width
0x0103       [2]    ?ICS_port_a
=======
0x00FE       [2]    ?ICS_i
0x0100       [2]    ?ICS_pulse_width
0x0102       [2]    ?ICS_port_a
>>>>>>> origin/master
