From eba8095af3a18868c737a03d03278a606eb0ba01 Mon Sep 17 00:00:00 2001
From: Yan Fang1 <yan.fang1@amlogic.com>
Date: Wed, 23 Jun 2021 14:36:01 +0800
Subject: [PATCH 1/3] uboot: Add s4 aq223 ,for lpddr4 base on aq222 [1/3]

PD#SWPL-53344

Problem:
Create for s4_aq223,lpddr4 base on aq222

Solution:
Add File

Verify:
S4_AQ223

Change-Id: I06592dcfa48db27c0aecc24125f8ff6b004a036a
Signed-off-by: Yan Fang1 <yan.fang1@amlogic.com>
---
 board/amlogic/Kconfig                        |   11 +
 board/amlogic/configs/s4_ap223.h             |  522 ++++
 board/amlogic/defconfigs/s4_ap223_defconfig  |  111 +
 board/amlogic/s4_ap223/Kconfig               |   30 +
 board/amlogic/s4_ap223/Makefile              |    1 +
 board/amlogic/s4_ap223/aml-key/bl2.pem       |   27 +
 board/amlogic/s4_ap223/aml-key/bl2aesiv      |  Bin 0 -> 16 bytes
 board/amlogic/s4_ap223/aml-key/bl2aeskey     |    1 +
 board/amlogic/s4_ap223/aml-key/bl3xaesiv     |  Bin 0 -> 16 bytes
 board/amlogic/s4_ap223/aml-key/bl3xaeskey    |    1 +
 board/amlogic/s4_ap223/aml-key/bl3xkey.pem   |   27 +
 board/amlogic/s4_ap223/aml-key/kernelaesiv   |  Bin 0 -> 16 bytes
 board/amlogic/s4_ap223/aml-key/kernelaeskey  |    1 +
 board/amlogic/s4_ap223/aml-key/kernelkey.pem |   27 +
 board/amlogic/s4_ap223/aml-key/root.pem      |   27 +
 board/amlogic/s4_ap223/aml-key/root0.pem     |   27 +
 board/amlogic/s4_ap223/aml-key/root1.pem     |   27 +
 board/amlogic/s4_ap223/aml-key/root2.pem     |   27 +
 board/amlogic/s4_ap223/aml-key/root3.pem     |   27 +
 board/amlogic/s4_ap223/aml-user-key.sig      |  Bin 0 -> 6976 bytes
 board/amlogic/s4_ap223/firmware/timing.c     | 2224 ++++++++++++++++++
 board/amlogic/s4_ap223/fw_arb.cfg            |   16 +
 board/amlogic/s4_ap223/s4_ap223.c            |  410 ++++
 23 files changed, 3544 insertions(+)
 create mode 100644 board/amlogic/configs/s4_ap223.h
 create mode 100644 board/amlogic/defconfigs/s4_ap223_defconfig
 create mode 100644 board/amlogic/s4_ap223/Kconfig
 create mode 100644 board/amlogic/s4_ap223/Makefile
 create mode 100644 board/amlogic/s4_ap223/aml-key/bl2.pem
 create mode 100644 board/amlogic/s4_ap223/aml-key/bl2aesiv
 create mode 100644 board/amlogic/s4_ap223/aml-key/bl2aeskey
 create mode 100644 board/amlogic/s4_ap223/aml-key/bl3xaesiv
 create mode 100644 board/amlogic/s4_ap223/aml-key/bl3xaeskey
 create mode 100644 board/amlogic/s4_ap223/aml-key/bl3xkey.pem
 create mode 100644 board/amlogic/s4_ap223/aml-key/kernelaesiv
 create mode 100644 board/amlogic/s4_ap223/aml-key/kernelaeskey
 create mode 100644 board/amlogic/s4_ap223/aml-key/kernelkey.pem
 create mode 100644 board/amlogic/s4_ap223/aml-key/root.pem
 create mode 100644 board/amlogic/s4_ap223/aml-key/root0.pem
 create mode 100644 board/amlogic/s4_ap223/aml-key/root1.pem
 create mode 100644 board/amlogic/s4_ap223/aml-key/root2.pem
 create mode 100644 board/amlogic/s4_ap223/aml-key/root3.pem
 create mode 100644 board/amlogic/s4_ap223/aml-user-key.sig
 create mode 100644 board/amlogic/s4_ap223/firmware/timing.c
 create mode 100644 board/amlogic/s4_ap223/fw_arb.cfg
 create mode 100644 board/amlogic/s4_ap223/s4_ap223.c

diff --git a/board/amlogic/Kconfig b/board/amlogic/Kconfig
index f22bcf28b6..11061e893f 100755
--- a/board/amlogic/Kconfig
+++ b/board/amlogic/Kconfig
@@ -397,6 +397,11 @@ config S4_AP222
 	select TARGET_S4_AP222
 	help
 		Select S4 AP222(XXXX) config
+config S4_AP223
+	bool "S4_AP223"
+	select TARGET_S4_AP223
+	help
+		Select S4 AP223(XXXX) config
 
 config S4_AP229
 	bool "S4_AP229"
@@ -445,6 +450,10 @@ config TARGET_S4_AP222
 	bool "S4 AP222 board"
 	depends on S4_AP222
 
+config TARGET_S4_AP223
+	bool "S4 AP223 board"
+	depends on S4_AP223
+
 config TARGET_S4_AP229
 	bool "S4 AP229 board"
 	depends on S4_AP229
@@ -868,6 +877,8 @@ source "board/amlogic/s4_skt/Kconfig"
 
 source "board/amlogic/s4_ap222/Kconfig"
 
+source "board/amlogic/s4_ap223/Kconfig"
+
 source "board/amlogic/s4_ap229/Kconfig"
 
 source "board/amlogic/s4_aq222/Kconfig"
diff --git a/board/amlogic/configs/s4_ap223.h b/board/amlogic/configs/s4_ap223.h
new file mode 100644
index 0000000000..27691a0899
--- /dev/null
+++ b/board/amlogic/configs/s4_ap223.h
@@ -0,0 +1,522 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+#ifndef __BOARD_CFG_H__
+#define __BOARD_CFG_H__
+
+#include <asm/arch/cpu.h>
+
+/*
+ * platform power init config
+ */
+
+#define AML_VCCK_INIT_VOLTAGE	  799	    //VCCK power up voltage
+#define AML_VDDEE_INIT_VOLTAGE    800       // VDDEE power up voltage
+
+/* SMP Definitinos */
+#define CPU_RELEASE_ADDR		secondary_boot_func
+
+/* Serial config */
+#define CONFIG_CONS_INDEX 2
+#define CONFIG_BAUDRATE  115200
+
+/*if disable uboot console, enable it*/
+//#define CONFIG_SILENT_CONSOLE
+#ifdef CONFIG_SILENT_CONSOLE
+#undef CONFIG_SILENT_CONSOLE_UPDATE_ON_RELOC
+#endif
+
+/*low console baudrate*/
+#define CONFIG_LOW_CONSOLE_BAUD			0
+
+/* Enable ir remote wake up for bl30 */
+#define AML_IR_REMOTE_POWER_UP_KEY_VAL1 0xef10fe01 //amlogic tv ir --- power
+#define AML_IR_REMOTE_POWER_UP_KEY_VAL2 0XBB44FB04 //amlogic tv ir --- ch+
+#define AML_IR_REMOTE_POWER_UP_KEY_VAL3 0xF20DFE01 //amlogic tv ir --- ch-
+#define AML_IR_REMOTE_POWER_UP_KEY_VAL4 0XBA45BD02 //amlogic small ir--- power
+#define AML_IR_REMOTE_POWER_UP_KEY_VAL5 0xe51afb04
+#define AML_IR_REMOTE_POWER_UP_KEY_VAL6 0xFFFFFFFF
+#define AML_IR_REMOTE_POWER_UP_KEY_VAL7 0xFFFFFFFF
+#define AML_IR_REMOTE_POWER_UP_KEY_VAL8 0xFFFFFFFF
+#define AML_IR_REMOTE_POWER_UP_KEY_VAL9 0xFFFFFFFF
+
+/*config the default parameters for adc power key*/
+#define AML_ADC_POWER_KEY_CHAN   2  /*channel range: 0-7*/
+#define AML_ADC_POWER_KEY_VAL    0  /*sample value range: 0-1023*/
+
+/* Bootloader Control Block function
+   That is used for recovery and the bootloader to talk to each other
+  */
+#ifndef CONFIG_PXP_DDR
+#define CONFIG_BOOTLOADER_CONTROL_BLOCK
+#endif// #ifndef CONFIG_PXP_DDR
+
+#ifdef CONFIG_DTB_BIND_KERNEL	//load dtb from kernel, such as boot partition
+#define CONFIG_DTB_LOAD  "imgread dtb ${boot_part} ${dtb_mem_addr}"
+#else
+#define CONFIG_DTB_LOAD  "imgread dtb _aml_dtb ${dtb_mem_addr}"
+#endif//#ifdef CONFIG_DTB_BIND_KERNEL	//load dtb from kernel, such as boot partition
+
+/* args/envs */
+#define CONFIG_SYS_MAXARGS  64
+#define CONFIG_EXTRA_ENV_SETTINGS \
+        "firstboot=1\0"\
+        "silent=1\0"\
+        "upgrade_step=0\0"\
+        "jtag=disable\0"\
+        "loadaddr=0x00020000\0"\
+        "os_ident_addr=0x00500000\0"\
+        "loadaddr_rtos=0x00001000\0"\
+        "loadaddr_kernel=0x03080000\0"\
+        "dv_fw_addr=0xa00000\0"\
+        "otg_device=1\0" \
+        "panel_type=lcd_1\0" \
+        "outputmode=1080p60hz\0" \
+        "hdmimode=1080p60hz\0" \
+        "colorattribute=444,8bit\0"\
+        "cvbsmode=576cvbs\0" \
+        "display_width=1920\0" \
+        "display_height=1080\0" \
+        "display_bpp=16\0" \
+        "display_color_index=16\0" \
+        "display_layer=osd0\0" \
+        "display_color_fg=0xffff\0" \
+        "display_color_bg=0\0" \
+        "dtb_mem_addr=0x01000000\0" \
+        "fb_addr=0x00300000\0" \
+        "fb_width=1920\0" \
+        "fb_height=1080\0" \
+        "hdmichecksum=0x00000000\0" \
+        "dolby_status=0\0" \
+        "dolby_vision_on=0\0" \
+        "dv_fw_dir_odm_ext=/odm_ext/firmware/dovi_fw.bin\0" \
+        "dv_fw_dir_vendor=/vendor/firmware/dovi_fw.bin\0" \
+        "dv_fw_dir=/reserved/firmware/dovi_fw.bin\0" \
+        "frac_rate_policy=1\0" \
+        "hdr_policy=0\0" \
+        "usb_burning=" CONFIG_USB_TOOL_ENTRY "\0" \
+        "fdt_high=0x20000000\0"\
+        "sdcburncfg=aml_sdc_burn.ini\0"\
+        "EnableSelinux=enforcing\0" \
+        "recovery_part=recovery\0"\
+        "loglevel=8\0" \
+        "lock=10101000\0"\
+        "recovery_offset=0\0"\
+        "cvbs_drv=0\0"\
+        "osd_reverse=0\0"\
+        "video_reverse=0\0"\
+        "active_slot=normal\0"\
+        "boot_part=boot\0"\
+        "vendor_boot_part=vendor_boot\0"\
+        "board_logo_part=odm_ext\0" \
+        "board=oppen\0"\
+        "Irq_check_en=0\0"\
+        "common_dtb_load=" CONFIG_DTB_LOAD "\0"\
+        "get_os_type=if store read ${os_ident_addr} ${boot_part} 0 0x1000; then os_ident ${os_ident_addr}; fi\0"\
+        "fatload_dev=usb\0"\
+        "fs_type=""rootfstype=ramfs""\0"\
+        "initargs="\
+            "init=/init " CONFIG_KNL_LOG_LEVEL "console=ttyS0,921600 no_console_suspend earlycon=aml-uart,0xfe07a000 "\
+            "ramoops.pstore_en=1 ramoops.record_size=0x8000 ramoops.console_size=0x4000 loop.max_part=4 "\
+            "\0"\
+        "upgrade_check="\
+            "echo recovery_status=${recovery_status};"\
+            "if itest.s \"${recovery_status}\" == \"in_progress\"; then "\
+                "run storeargs; run recovery_from_flash;"\
+            "else fi;"\
+            "echo upgrade_step=${upgrade_step}; "\
+            "if itest ${upgrade_step} == 3; then run storeargs; run update; fi;"\
+            "\0"\
+        "storeargs="\
+            "get_bootloaderversion;" \
+            "setenv bootargs ${initargs} ${fs_type} otg_device=${otg_device} "\
+                "logo=${display_layer},loaded,${fb_addr} vout=${outputmode},enable panel_type=${panel_type} "\
+                "hdmitx=${cecconfig},${colorattribute} hdmimode=${hdmimode} "\
+                "hdmichecksum=${hdmichecksum} dolby_vision_on=${dolby_vision_on} " \
+                "hdr_policy=${hdr_policy} hdr_priority=${hdr_priority} "\
+                "frac_rate_policy=${frac_rate_policy} hdmi_read_edid=${hdmi_read_edid} cvbsmode=${cvbsmode} "\
+                "osd_reverse=${osd_reverse} video_reverse=${video_reverse} irq_check_en=${Irq_check_en}  "\
+                "androidboot.selinux=${EnableSelinux} androidboot.firstboot=${firstboot} jtag=${jtag}; "\
+            "setenv bootargs ${bootargs} androidboot.bootloader=${bootloader_version} androidboot.hardware=amlogic;"\
+            "run cmdline_keys;"\
+            "\0"\
+        "switch_bootmode="\
+            "get_rebootmode;"\
+            "if test ${reboot_mode} = factory_reset; then "\
+                    "run recovery_from_flash;"\
+            "else if test ${reboot_mode} = update; then "\
+                    "run update;"\
+            "else if test ${reboot_mode} = quiescent; then "\
+                    "setenv bootargs ${bootargs} androidboot.quiescent=1;"\
+            "else if test ${reboot_mode} = recovery_quiescent; then "\
+                    "setenv bootargs ${bootargs} androidboot.quiescent=1;"\
+                    "run recovery_from_flash;"\
+            "else if test ${reboot_mode} = cold_boot; then "\
+            "else if test ${reboot_mode} = fastboot; then "\
+                "fastboot 0;"\
+            "fi;fi;fi;fi;fi;fi;"\
+            "\0" \
+        "storeboot="\
+            "run get_os_type;"\
+            "if test ${os_type} = rtos; then "\
+                "setenv loadaddr ${loadaddr_rtos};"\
+                "store read ${loadaddr} ${boot_part} 0 0x400000;"\
+                "bootm ${loadaddr};"\
+            "else if test ${os_type} = kernel; then "\
+                "get_system_as_root_mode;"\
+                "echo system_mode in storeboot: ${system_mode};"\
+                "get_valid_slot;"\
+                "get_avb_mode;"\
+                "echo active_slot in storeboot: ${active_slot};"\
+                "if test ${system_mode} = 1; then "\
+                    "setenv bootargs ${bootargs} ro rootwait skip_initramfs;"\
+                "else "\
+                    "setenv bootargs ${bootargs} androidboot.force_normal_boot=1;"\
+                "fi;"\
+                "if test ${active_slot} != normal; then "\
+                    "setenv bootargs ${bootargs} androidboot.slot_suffix=${active_slot};"\
+                "fi;"\
+                "if fdt addr ${dtb_mem_addr}; then else echo retry common dtb; run common_dtb_load; fi;"\
+                "setenv loadaddr ${loadaddr_kernel};"\
+                "if imgread kernel ${boot_part} ${loadaddr}; then bootm ${loadaddr}; fi;"\
+            "else echo wrong OS format ${os_type}; fi;fi;"\
+            "echo try upgrade as booting failure; run update;"\
+            "\0" \
+         "update="\
+            /*first usb burning, second sdc_burn, third ext-sd autoscr/recovery, last udisk autoscr/recovery*/\
+            "run usb_burning; "\
+            "run recovery_from_sdcard;"\
+            "run recovery_from_udisk;"\
+            "run recovery_from_flash;"\
+            "\0"\
+        "recovery_from_fat_dev="\
+            "setenv loadaddr ${loadaddr_kernel};"\
+            "if fatload ${fatload_dev} 0 ${loadaddr} aml_autoscript; then autoscr ${loadaddr}; fi;"\
+            "if fatload ${fatload_dev} 0 ${loadaddr} recovery.img; then "\
+                "if fatload ${fatload_dev} 0 ${dtb_mem_addr} dtb.img; then echo ${fatload_dev} dtb.img loaded; fi;"\
+                "setenv bootargs ${bootargs} ${fs_type};"\
+                "bootm ${loadaddr};fi;"\
+            "\0"\
+        "recovery_from_udisk="\
+            "setenv fatload_dev usb;"\
+            "if usb start 0; then run recovery_from_fat_dev; fi;"\
+            "\0"\
+        "recovery_from_sdcard="\
+            "setenv fatload_dev mmc;"\
+            "if mmcinfo; then run recovery_from_fat_dev; fi;"\
+            "\0"\
+        "recovery_from_flash="\
+            "get_valid_slot;"\
+            "echo active_slot: ${active_slot};"\
+            "setenv loadaddr ${loadaddr_kernel};"\
+            "if test ${active_slot} = normal; then "\
+                "setenv bootargs ${bootargs} ${fs_type} aml_dt=${aml_dt} recovery_part=${recovery_part} recovery_offset=${recovery_offset};"\
+                "if test ${upgrade_step} == 3; then "\
+                    "if ext4load mmc 1:2 ${dtb_mem_addr} /recovery/dtb.img; then echo cache dtb.img loaded; fi;"\
+                    "if ext4load mmc 1:2 ${loadaddr} /recovery/recovery.img; then echo cache recovery.img loaded; wipeisb; bootm ${loadaddr}; fi;"\
+                "else "\
+            "if imgread dtb recovery ${dtb_mem_addr}; then "\
+                "else echo restore dtb; run common_dtb_load;"\
+            "fi;"\
+                "fi;"\
+            "if imgread kernel ${recovery_part} ${loadaddr} ${recovery_offset}; then bootm ${loadaddr}; fi;"\
+            "else "\
+                "if fdt addr ${dtb_mem_addr}; then else echo retry common dtb; run common_dtb_load; fi;"\
+                "if test ${partiton_mode} = normal; then "\
+                    "setenv bootargs ${bootargs} ${fs_type} aml_dt=${aml_dt} recovery_part=${boot_part} recovery_offset=${recovery_offset};"\
+                    "if imgread kernel ${boot_part} ${loadaddr}; then bootm ${loadaddr}; fi;"\
+                "else "\
+                    "if test ${vendor_boot_mode} = true; then "\
+                        "setenv bootargs ${bootargs} ${fs_type} aml_dt=${aml_dt} recovery_part=${boot_part} recovery_offset=${recovery_offset} androidboot.slot_suffix=${active_slot};"\
+                        "if imgread kernel ${boot_part} ${loadaddr}; then bootm ${loadaddr}; fi;"\
+                    "else "\
+                        "setenv bootargs ${bootargs} ${fs_type} aml_dt=${aml_dt} recovery_part=${recovery_part} recovery_offset=${recovery_offset} androidboot.slot_suffix=${active_slot};"\
+                        "if imgread kernel ${recovery_part} ${loadaddr} ${recovery_offset}; then wipeisb; bootm ${loadaddr}; fi;"\
+                    "fi;"\
+                "fi;"\
+            "fi;"\
+            "\0"\
+        "bcb_cmd="\
+            "get_avb_mode;"\
+            "get_valid_slot;"\
+            "if test ${vendor_boot_mode} = true; then "\
+                "setenv loadaddr_kernel 0x3080000;"\
+                "setenv dtb_mem_addr 0x1000000;"\
+            "fi;"\
+            "if test ${active_slot} != normal; then "\
+                "echo ab mode, read dtb from kernel;"\
+                "setenv common_dtb_load ""imgread dtb ${boot_part} ${dtb_mem_addr}"";"\
+            "fi;"\
+            "\0"\
+        "load_bmp_logo="\
+            "if rdext4pic ${board_logo_part} $loadaddr; then bmp display $logoLoadAddr; " \
+            "else if imgread pic logo bootup $loadaddr; then bmp display $bootup_offset; fi; fi;" \
+            "\0"\
+        "init_display="\
+            "get_rebootmode;"\
+            "echo reboot_mode:::: ${reboot_mode};"\
+            "if test ${reboot_mode} = quiescent; then "\
+                    "setenv reboot_mode_android ""quiescent"";"\
+                    "setenv dolby_status 0;"\
+                    "setenv dolby_vision_on 0;"\
+                    "run storeargs;"\
+                    "setenv bootargs ${bootargs} androidboot.quiescent=1;"\
+                    "osd open;osd clear;"\
+            "else if test ${reboot_mode} = recovery_quiescent; then "\
+                    "setenv reboot_mode_android ""quiescent"";"\
+                    "setenv dolby_status 0;"\
+                    "setenv dolby_vision_on 0;"\
+                    "run storeargs;"\
+                    "setenv bootargs ${bootargs} androidboot.quiescent=1;"\
+                    "osd open;osd clear;"\
+            "else "\
+                "setenv reboot_mode_android ""normal"";"\
+                "run storeargs;"\
+                "hdmitx hpd;hdmitx get_preferred_mode;hdmitx get_parse_edid;dovi process;osd open;osd clear;run load_bmp_logo;bmp scale;vout output ${outputmode};dovi set;dovi pkg;vpp hdrpkt;"\
+            "fi;fi;"\
+            "\0"\
+	"storage_param="\
+	    "store param;"\
+	    "setenv bootargs ${bootargs} ${mtdbootparts}; "\
+            "\0"\
+        "cmdline_keys="\
+            "setenv usid 1234567890; setenv region_code US;"\
+            "if keyman init 0x1234; then "\
+                "if keyman read usid ${loadaddr} str; then fi;"\
+                "if keyman read region_code ${loadaddr} str; then fi;"\
+                "if keyman read mac ${loadaddr} str; then "\
+                    "setenv bootargs ${bootargs} mac=${mac} androidboot.mac=${mac};"\
+                "fi;"\
+                "if keyman read deviceid ${loadaddr} str; then "\
+                    "setenv bootargs ${bootargs} androidboot.deviceid=${deviceid};"\
+                "fi;"\
+            "fi;"\
+            "setenv bootargs ${bootargs} androidboot.wificountrycode=${region_code};"\
+            "setenv bootargs ${bootargs} androidboot.serialno=${usid};"\
+            "setenv serial ${usid}; setenv serial# ${usid};"\
+	    "factory_provision init;"\
+            "\0"\
+        "upgrade_key="\
+            "if gpio input GPIOD_3; then "\
+            "echo detect upgrade key; run update;"\
+            "fi;"\
+            "\0"\
+
+#ifndef CONFIG_PXP_DDR
+#define CONFIG_PREBOOT  \
+            "run bcb_cmd; "\
+            "run upgrade_check;"\
+            "run init_display;"\
+            "run storeargs;"\
+            "bcb uboot-command;"\
+            "run switch_bootmode;"
+#else
+#define CONFIG_PREBOOT  "echo preboot"
+#endif
+/* #define CONFIG_ENV_IS_NOWHERE  1 */
+#define CONFIG_ENV_SIZE   (64*1024)
+#define CONFIG_FIT 1
+#define CONFIG_OF_LIBFDT 1
+#define CONFIG_ANDROID_BOOT_IMAGE 1
+#define CONFIG_SYS_BOOTM_LEN (64<<20) /* Increase max gunzip size*/
+
+/* ATTENTION */
+/* DDR configs move to board/amlogic/[board]/firmware/timing.c */
+
+/* running in sram */
+//#define UBOOT_RUN_IN_SRAM
+#ifdef UBOOT_RUN_IN_SRAM
+#define CONFIG_SYS_INIT_SP_ADDR				(0x00200000)
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN				(256*1024)
+#else
+#define CONFIG_SYS_INIT_SP_ADDR				(0x00200000)
+#define CONFIG_SYS_MALLOC_LEN				(96*1024*1024)
+#endif
+
+//#define CONFIG_NR_DRAM_BANKS			1
+/* ddr functions */
+#define DDR_FULL_TEST            0 //0:disable, 1:enable. ddr full test
+#define DDR_LOW_POWER            0 //0:disable, 1:enable. ddr clk gate for lp
+#define DDR_ZQ_PD                0 //0:disable, 1:enable. ddr zq power down
+#define DDR_USE_EXT_VREF         0 //0:disable, 1:enable. ddr use external vref
+#define DDR4_TIMING_TEST         0 //0:disable, 1:enable. ddr4 timing test function
+#define DDR_PLL_BYPASS           0 //0:disable, 1:enable. ddr pll bypass function
+
+/* storage: emmc/nand/sd */
+#define CONFIG_ENV_OVERWRITE
+/* #define 	CONFIG_CMD_SAVEENV */
+/* fixme, need fix*/
+
+#if (defined(CONFIG_ENV_IS_IN_AMLNAND) || defined(CONFIG_ENV_IS_IN_MMC)) && defined(CONFIG_STORE_COMPATIBLE)
+#error env in amlnand/mmc already be compatible;
+#endif
+
+/*
+*				storage
+*		|---------|---------|
+*		|					|
+*		emmc<--Compatible-->nand
+*					|-------|-------|
+*					|		|
+*					MTD<-Exclusive->NFTL
+*					|
+*			|***************|***************|
+*			slc-nand	SPI-nand	SPI-nor
+*			(raw nand)
+*/
+/* axg only support slc nand */
+/* swither for mtd nand which is for slc only. */
+
+
+#if defined(CONFIG_AML_NAND) && defined(CONFIG_MESON_NFC)
+#error CONFIG_AML_NAND/CONFIG_MESON_NFC can not support at the sametime;
+#endif
+
+#if (defined(CONFIG_AML_NAND) || defined(CONFIG_MESON_NFC)) && defined(CONFIG_MESON_FBOOT)
+#error CONFIG_AML_NAND/CONFIG_MESON_NFC CONFIG _MESON_FBOOT can not support at the sametime;
+#endif
+
+#if defined(CONFIG_SPI_NAND) && defined(CONFIG_MTD_SPI_NAND) && defined(CONFIG_MESON_NFC)
+#error CONFIG_SPI_NAND/CONFIG_MTD_SPI_NAND/CONFIG_MESON_NFC can not support at the sametime;
+#endif
+
+/* #define		CONFIG_AML_SD_EMMC 1 */
+#ifdef		CONFIG_AML_SD_EMMC
+	#define 	CONFIG_GENERIC_MMC 1
+	#define 	CONFIG_CMD_MMC 1
+	#define CONFIG_CMD_GPT 1
+	#define	CONFIG_SYS_MMC_ENV_DEV 1
+	#define CONFIG_EMMC_DDR52_EN 0
+	#define CONFIG_EMMC_DDR52_CLK 35000000
+#endif
+#define		CONFIG_PARTITIONS 1
+#if 0
+#define 	CONFIG_SYS_NO_FLASH  1
+#endif
+
+#if defined CONFIG_MESON_NFC || defined CONFIG_SPI_NAND || defined CONFIG_MTD_SPI_NAND
+	#define CONFIG_SYS_MAX_NAND_DEVICE  2
+#endif
+
+/* vpu */
+#define AML_VPU_CLK_LEVEL_DFT 7
+
+/* osd */
+#define OSD_SCALE_ENABLE
+#define AML_OSD_HIGH_VERSION
+
+/* USB
+ * Enable CONFIG_MUSB_HCD for Host functionalities MSC, keyboard
+ * Enable CONFIG_MUSB_UDD for Device functionalities.
+ */
+/* #define CONFIG_MUSB_UDC		1 */
+/* #define CONFIG_CMD_USB 1 */
+
+#define USB_PHY2_PLL_PARAMETER_1	0x09400414
+#define USB_PHY2_PLL_PARAMETER_2	0x927e0000
+#define USB_PHY2_PLL_PARAMETER_3	0xAC5F49E5
+
+#define USB_G12x_PHY_PLL_SETTING_1	(0xfe18)
+#define USB_G12x_PHY_PLL_SETTING_2	(0xfff)
+#define USB_G12x_PHY_PLL_SETTING_3	(0x78000)
+#define USB_G12x_PHY_PLL_SETTING_4	(0xe0004)
+#define USB_G12x_PHY_PLL_SETTING_5	(0xe000c)
+
+#define AML_TXLX_USB        1
+#define AML_USB_V2             1
+#define USB_GENERAL_BIT         3
+#define USB_PHY21_BIT           4
+
+/* UBOOT fastboot config */
+
+
+/* UBOOT Facotry usb/sdcard burning config */
+
+/* net */
+/* #define CONFIG_CMD_NET   1 */
+#define CONFIG_ETH_DESIGNWARE
+#if defined(CONFIG_CMD_NET)
+	#define CONFIG_DESIGNWARE_ETH 1
+	#define CONFIG_PHYLIB	1
+	#define CONFIG_NET_MULTI 1
+	#define CONFIG_CMD_PING 1
+	#define CONFIG_CMD_DHCP 1
+	#define CONFIG_CMD_RARP 1
+	#define CONFIG_HOSTNAME        "arm_gxbb"
+#if 0
+	#define CONFIG_RANDOM_ETHADDR  1				   /* use random eth addr, or default */
+#endif
+	#define CONFIG_ETHADDR         00:15:18:01:81:31   /* Ethernet address */
+	#define CONFIG_IPADDR          10.18.9.97          /* Our ip address */
+	#define CONFIG_GATEWAYIP       10.18.9.1           /* Our getway ip address */
+	#define CONFIG_SERVERIP        10.18.9.113         /* Tftp server ip address */
+	#define CONFIG_NETMASK         255.255.255.0
+#endif /* (CONFIG_CMD_NET) */
+
+#define MAC_ADDR_NEW  1
+
+/* other devices */
+#define CONFIG_SHA1 1
+#define CONFIG_MD5 1
+
+/* commands */
+/* #define CONFIG_CMD_PLLTEST 1 */
+
+/*file system*/
+#define CONFIG_DOS_PARTITION 1
+#define CONFIG_EFI_PARTITION 1
+/* #define CONFIG_MMC 1 */
+#define CONFIG_FS_FAT 1
+#define CONFIG_FS_EXT4 1
+#define CONFIG_LZO 1
+
+#define CONFIG_FAT_WRITE 1
+#define CONFIG_AML_FACTORY_PROVISION 1
+
+/* Cache Definitions */
+/* #define CONFIG_SYS_DCACHE_OFF */
+/* #define CONFIG_SYS_ICACHE_OFF */
+
+/* other functions */
+#define CONFIG_LIBAVB		1
+
+/* define CONFIG_SYS_MEM_TOP_HIDE 8M space for free buffer */
+#define CONFIG_SYS_MEM_TOP_HIDE		0x00800000
+
+#define CONFIG_CPU_ARMV8
+
+/* define CONFIG_UPDATE_MMU_TABLE for need update mmu */
+#define CONFIG_UPDATE_MMU_TABLE
+
+//use sha2 command
+#define CONFIG_CMD_SHA2
+
+//use hardware sha2
+#define CONFIG_AML_HW_SHA2
+
+#define CONFIG_MULTI_DTB    1
+
+/* support secure boot */
+#define CONFIG_AML_SECURE_UBOOT   1
+
+#if defined(CONFIG_AML_SECURE_UBOOT)
+
+/* unify build for generate encrypted bootloader "u-boot.bin.encrypt" */
+#define CONFIG_AML_CRYPTO_UBOOT   1
+//#define CONFIG_AML_SIGNED_UBOOT   1
+/* unify build for generate encrypted kernel image
+   SRC : "board/amlogic/(board)/boot.img"
+   DST : "fip/boot.img.encrypt" */
+/* #define CONFIG_AML_CRYPTO_IMG       1 */
+
+#endif /* CONFIG_AML_SECURE_UBOOT */
+
+#define CONFIG_FIP_IMG_SUPPORT  1
+
+#define BL32_SHARE_MEM_SIZE  0x800000
+
+#endif
+
diff --git a/board/amlogic/defconfigs/s4_ap223_defconfig b/board/amlogic/defconfigs/s4_ap223_defconfig
new file mode 100644
index 0000000000..551c09b6a3
--- /dev/null
+++ b/board/amlogic/defconfigs/s4_ap223_defconfig
@@ -0,0 +1,111 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MESON=y
+CONFIG_SYS_TEXT_BASE=0x00000000
+CONFIG_MESON_S4=y
+CONFIG_AML_TSENSOR=y
+CONFIG_AML_TSENSOR_COOL=y
+CONFIG_BL30_SELECT="s4_ap222"
+CONFIG_S4_AP223=y
+CONFIG_DEBUG_UART_BASE=0xfe07a000
+CONFIG_DEBUG_UART_CLOCK=24000000
+CONFIG_DEBUG_UART=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_BOOTCOMMAND="run storeboot"
+CONFIG_BOARD_LATE_INIT=y
+# CONFIG_DISPLAY_CPUINFO is not set
+# CONFIG_DISPLAY_BOARDINFO is not set
+CONFIG_SYS_PROMPT="s4_ap223# "
+# CONFIG_CMD_BDI is not set
+# CONFIG_CMD_DSPSET is not set
+CONFIG_CMD_DTIMG=y
+# CONFIG_CMD_IMI is not set
+CONFIG_CMD_CLKMSR=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+# CONFIG_CMD_LOADB is not set
+# CONFIG_CMD_LOADS is not set
+CONFIG_CMD_MMC=y
+CONFIG_CMD_MTD=y
+CONFIG_AML_STORAGE=y
+# CONFIG_CMD_PINMUX is not set
+CONFIG_CMD_USB=y
+CONFIG_CMD_SARADC=y
+# CONFIG_CMD_SETEXPR is not set
+CONFIG_CMD_BMP=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_MISC is not set
+CONFIG_CMD_MTDPARTS=y
+CONFIG_CMD_BOOTCTOL_AVB=y
+CONFIG_CMD_WATCHDOG=y
+CONFIG_CMD_JTAG=y
+CONFIG_CMD_INI=y
+CONFIG_AML_PARTITION=y
+CONFIG_OF_CONTROL=y
+CONFIG_OF_EMBED=y
+CONFIG_DEFAULT_DEVICE_TREE="meson-s4-ap222"
+CONFIG_ENV_IS_IN_STORAGE=y
+CONFIG_ADC=y
+CONFIG_SARADC_MESON_G12A=y
+CONFIG_CLK=y
+CONFIG_CLK_MESON=y
+CONFIG_CLK_MESON_S4=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_DM_GPIO=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MESON=y
+CONFIG_MISC=y
+CONFIG_DM_MMC=y
+CONFIG_MMC_HS200_SUPPORT=y
+CONFIG_MMC_MESON_GX=y
+CONFIG_MTD=y
+CONFIG_NAND=y
+CONFIG_MESON_NFC=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_AMLOGIC=y
+CONFIG_DM_ETH=y
+CONFIG_PHY=y
+CONFIG_AML_USB3_PHY=y
+CONFIG_AML_USB2_PHY=y
+CONFIG_PINCTRL=y
+CONFIG_PINCONF=y
+CONFIG_PINCTRL_MESON_S4=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_PWM=y
+CONFIG_PWM_MESON=y
+CONFIG_DEBUG_UART_MESON=y
+CONFIG_DEBUG_UART_ANNOUNCE=y
+CONFIG_DEBUG_UART_SKIP_INIT=y
+CONFIG_MESON_SERIAL=y
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_AML_USB=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_CRG=y
+CONFIG_USB_GADGET=y
+CONFIG_AML_FACTORY_BURN_LOCAL_UPGRADE=y
+CONFIG_AML_V3_FACTORY_BURN=y
+CONFIG_AML_V3_USB_TOOl=y
+CONFIG_WDT=y
+CONFIG_WDT_MESON=y
+CONFIG_AML_DRIVER=y
+CONFIG_AML_MEDIA=y
+CONFIG_AML_VOUT=y
+CONFIG_AML_OSD=y
+CONFIG_AML_CANVAS=y
+CONFIG_AML_DOLBY=y
+CONFIG_AML_VPP=y
+CONFIG_AML_VPU=y
+CONFIG_AML_CVBS=y
+CONFIG_AML_HDMITX=y
+CONFIG_AML_HDMITX20=y
+CONFIG_UNIFY_KEY_MANAGE=y
+CONFIG_SECURE_STORAGE=y
+CONFIG_SECURE_POWER_CONTROL=y
+CONFIG_MESON_LEDS_STATE_CONTROL=y
+CONFIG_EFUSE=y
+CONFIG_SHA1=y
+CONFIG_OF_LIBFDT_OVERLAY=y
diff --git a/board/amlogic/s4_ap223/Kconfig b/board/amlogic/s4_ap223/Kconfig
new file mode 100644
index 0000000000..87ab73c8e5
--- /dev/null
+++ b/board/amlogic/s4_ap223/Kconfig
@@ -0,0 +1,30 @@
+if TARGET_S4_AP223
+
+config SYS_SOC
+	default "s4"
+
+config SYS_BOARD
+	default "s4_ap223"
+
+config SYS_VENDOR
+	default "amlogic"
+
+config SYS_CONFIG_NAME
+	default "s4_ap223"
+
+config DTB_BIND_KERNEL
+    bool "load dtb from boot part but not flash rsv"
+    default n
+
+config CMD_PLLTEST
+	bool "support plltest command"
+	default n
+	help
+	  support plltest command
+
+config AML_REBOOT
+       bool "reboot cmd"
+       default y
+       help
+         support uboot reboot cmd
+endif
diff --git a/board/amlogic/s4_ap223/Makefile b/board/amlogic/s4_ap223/Makefile
new file mode 100644
index 0000000000..0403c0ce7c
--- /dev/null
+++ b/board/amlogic/s4_ap223/Makefile
@@ -0,0 +1 @@
+obj-y += $(BOARD).o
diff --git a/board/amlogic/s4_ap223/aml-key/bl2.pem b/board/amlogic/s4_ap223/aml-key/bl2.pem
new file mode 100644
index 0000000000..11c8f2eb10
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/bl2.pem
@@ -0,0 +1,27 @@
+-----BEGIN RSA PRIVATE KEY-----
+MIIEpQIBAAKCAQEAut5bELuB4gzatVsIIxpR9w9G3CYxlj7KYdglVfTE5rR5E53r
+b0it1nNpHCdlKcIPTHOLL1Is1l88s1nSZIbOy+CmUa6LiM82LGR9/76f+nB2Inhv
+oLEZlks+lHf+C8I2VdlJX1EhUmTwERMThMhE173bB3yFjHrHOyEGg4f1aM1Pz9He
+DRuEn844jFSTOsfK6eBkoZR5jhfPcYxi5CuFPrhAlCOC+URgsh3t8bVXkHOeXvF7
+szKwiZoL0sOwG7DILdcO4x8LJAntQMQE8qMPkJghvxkJWvZOqet0Ba/q4Lnh/Cdk
+ZHCe3tlmrTrcbrl4u9YFHGkvskI0H3x9w3TFeQIDAQABAoIBAGvUTSYdnPgMxNNr
+gQmIcY2nwhLc8zYoa24EZJ7yDAC4WTlpoeZoQO+DTz7QuL5c3akW71TSDU9ySzuO
+9CnP5Fqe+joeByRdtXvuTQqbPAMui+yeJIPMTeB88NKJXw339pSZOo6G6Tx7RFAF
++vhe++KmClKKlyGV44sKJpEVjhX3jswhRQZw/3RhxojaI3h1AzMnjq1PGIHSdWXV
+uGaxZn+U7b3+w3QH5UrpTGzYYoPGujFspKbQbvIUAA50zmIK/NLYSkw8j+4md8sk
+Zy8J855PTNeUPsEFB/AM9zyGFscVcOm41Dl5F63TpynLL+jW/m9Gbu9tndQ6cT4y
+cUjPd1UCgYEA3QjB+OaMiq8y6gWEUl3TwfJxBbsKIlPhPxXI+VjtPRv0qvSsMT9F
+78F1pCGP2aNhuHPXjV45T6Y6OvOuaZCZodDIRRY/d74gDOUw/pNeR81/BcZXpzBG
+ApCL5dNLgeaFf4ADYRrqALcmQGodvByTAfr3Q5qo75N++lLtY0T9K18CgYEA2G39
+Q7p79HQ8pnNd+epR0/XvEhM2pr+jmsZOiUh1EoWdgswwOTj5Bf9q4yBdmfNRBEBP
+Mv+AqR8WgH6nQL4wwLb2Qvn8YO1VZVUfKCtCFOXrr25oYGen3OImGDBI4+cJ8nTR
+YO1GyaY36ylyzWUh5kBFnbs0zhOQaUFatGp3FicCgYEAodBJgNf3R4gfM+e6CTqb
+Tb8ZMuLM9niFy9M9AB4z/6q5oXXhoWP65Ryx7OiNEP1lCs3znZC/UCoXMxU2OB4d
++rKICtvQtu6/M/GNvrFQMiyksyuS+9iBSFtdr3DSNFT4onCrCKnVaZSrMjj9b7tT
+e/2oixtsVYebS9Lt6uCUnu0CgYEA1hhH1v3crL9nV8j8B8MR2zmHmzvCbkVY1Dyj
+aA5zMTVX0RGoCpMfVB2MYM2dijM1y5zKO8qgPaxxF/8x+Eur8peLGEourLtaJHmF
+7riMEBw5fzsaqXMgjNJxmK/7Cud74YpJrTZLNiLlYg2IcUI/vIOL2jJcVBbqXhS2
+Y46F6zUCgYEAkEX0sFjUCjjoLmWx6rYIAxXhwv2Ov/nzLHlOSCsIcl3TsHv0JN5l
+r3ono91yMy1fqFfFEv8ndchiOY+IP0OX/tg9hF8OVEEHCbblM7jSzXt5gfain99g
+oz+Odo7NrrYUR1T19EKAb/kQhOnj6DlL1dC3zR8Vhsbk/6acAvrz75c=
+-----END RSA PRIVATE KEY-----
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/bl2aesiv b/board/amlogic/s4_ap223/aml-key/bl2aesiv
new file mode 100644
index 0000000000000000000000000000000000000000..01d633b27e8ea9b17084fc911d0c8cc43a4170a9
GIT binary patch
literal 16
KcmZQzKm`B*5C8!H

literal 0
HcmV?d00001

diff --git a/board/amlogic/s4_ap223/aml-key/bl2aeskey b/board/amlogic/s4_ap223/aml-key/bl2aeskey
new file mode 100644
index 0000000000..91c9e464ca
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/bl2aeskey
@@ -0,0 +1 @@
+æxNRÅcHè`Ï¬#‚ÇxºsXœˆ±_}N} 2
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/bl3xaesiv b/board/amlogic/s4_ap223/aml-key/bl3xaesiv
new file mode 100644
index 0000000000000000000000000000000000000000..01d633b27e8ea9b17084fc911d0c8cc43a4170a9
GIT binary patch
literal 16
KcmZQzKm`B*5C8!H

literal 0
HcmV?d00001

diff --git a/board/amlogic/s4_ap223/aml-key/bl3xaeskey b/board/amlogic/s4_ap223/aml-key/bl3xaeskey
new file mode 100644
index 0000000000..91c9e464ca
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/bl3xaeskey
@@ -0,0 +1 @@
+æxNRÅcHè`Ï¬#‚ÇxºsXœˆ±_}N} 2
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/bl3xkey.pem b/board/amlogic/s4_ap223/aml-key/bl3xkey.pem
new file mode 100644
index 0000000000..11c8f2eb10
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/bl3xkey.pem
@@ -0,0 +1,27 @@
+-----BEGIN RSA PRIVATE KEY-----
+MIIEpQIBAAKCAQEAut5bELuB4gzatVsIIxpR9w9G3CYxlj7KYdglVfTE5rR5E53r
+b0it1nNpHCdlKcIPTHOLL1Is1l88s1nSZIbOy+CmUa6LiM82LGR9/76f+nB2Inhv
+oLEZlks+lHf+C8I2VdlJX1EhUmTwERMThMhE173bB3yFjHrHOyEGg4f1aM1Pz9He
+DRuEn844jFSTOsfK6eBkoZR5jhfPcYxi5CuFPrhAlCOC+URgsh3t8bVXkHOeXvF7
+szKwiZoL0sOwG7DILdcO4x8LJAntQMQE8qMPkJghvxkJWvZOqet0Ba/q4Lnh/Cdk
+ZHCe3tlmrTrcbrl4u9YFHGkvskI0H3x9w3TFeQIDAQABAoIBAGvUTSYdnPgMxNNr
+gQmIcY2nwhLc8zYoa24EZJ7yDAC4WTlpoeZoQO+DTz7QuL5c3akW71TSDU9ySzuO
+9CnP5Fqe+joeByRdtXvuTQqbPAMui+yeJIPMTeB88NKJXw339pSZOo6G6Tx7RFAF
++vhe++KmClKKlyGV44sKJpEVjhX3jswhRQZw/3RhxojaI3h1AzMnjq1PGIHSdWXV
+uGaxZn+U7b3+w3QH5UrpTGzYYoPGujFspKbQbvIUAA50zmIK/NLYSkw8j+4md8sk
+Zy8J855PTNeUPsEFB/AM9zyGFscVcOm41Dl5F63TpynLL+jW/m9Gbu9tndQ6cT4y
+cUjPd1UCgYEA3QjB+OaMiq8y6gWEUl3TwfJxBbsKIlPhPxXI+VjtPRv0qvSsMT9F
+78F1pCGP2aNhuHPXjV45T6Y6OvOuaZCZodDIRRY/d74gDOUw/pNeR81/BcZXpzBG
+ApCL5dNLgeaFf4ADYRrqALcmQGodvByTAfr3Q5qo75N++lLtY0T9K18CgYEA2G39
+Q7p79HQ8pnNd+epR0/XvEhM2pr+jmsZOiUh1EoWdgswwOTj5Bf9q4yBdmfNRBEBP
+Mv+AqR8WgH6nQL4wwLb2Qvn8YO1VZVUfKCtCFOXrr25oYGen3OImGDBI4+cJ8nTR
+YO1GyaY36ylyzWUh5kBFnbs0zhOQaUFatGp3FicCgYEAodBJgNf3R4gfM+e6CTqb
+Tb8ZMuLM9niFy9M9AB4z/6q5oXXhoWP65Ryx7OiNEP1lCs3znZC/UCoXMxU2OB4d
++rKICtvQtu6/M/GNvrFQMiyksyuS+9iBSFtdr3DSNFT4onCrCKnVaZSrMjj9b7tT
+e/2oixtsVYebS9Lt6uCUnu0CgYEA1hhH1v3crL9nV8j8B8MR2zmHmzvCbkVY1Dyj
+aA5zMTVX0RGoCpMfVB2MYM2dijM1y5zKO8qgPaxxF/8x+Eur8peLGEourLtaJHmF
+7riMEBw5fzsaqXMgjNJxmK/7Cud74YpJrTZLNiLlYg2IcUI/vIOL2jJcVBbqXhS2
+Y46F6zUCgYEAkEX0sFjUCjjoLmWx6rYIAxXhwv2Ov/nzLHlOSCsIcl3TsHv0JN5l
+r3ono91yMy1fqFfFEv8ndchiOY+IP0OX/tg9hF8OVEEHCbblM7jSzXt5gfain99g
+oz+Odo7NrrYUR1T19EKAb/kQhOnj6DlL1dC3zR8Vhsbk/6acAvrz75c=
+-----END RSA PRIVATE KEY-----
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/kernelaesiv b/board/amlogic/s4_ap223/aml-key/kernelaesiv
new file mode 100644
index 0000000000000000000000000000000000000000..01d633b27e8ea9b17084fc911d0c8cc43a4170a9
GIT binary patch
literal 16
KcmZQzKm`B*5C8!H

literal 0
HcmV?d00001

diff --git a/board/amlogic/s4_ap223/aml-key/kernelaeskey b/board/amlogic/s4_ap223/aml-key/kernelaeskey
new file mode 100644
index 0000000000..91c9e464ca
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/kernelaeskey
@@ -0,0 +1 @@
+æxNRÅcHè`Ï¬#‚ÇxºsXœˆ±_}N} 2
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/kernelkey.pem b/board/amlogic/s4_ap223/aml-key/kernelkey.pem
new file mode 100644
index 0000000000..11c8f2eb10
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/kernelkey.pem
@@ -0,0 +1,27 @@
+-----BEGIN RSA PRIVATE KEY-----
+MIIEpQIBAAKCAQEAut5bELuB4gzatVsIIxpR9w9G3CYxlj7KYdglVfTE5rR5E53r
+b0it1nNpHCdlKcIPTHOLL1Is1l88s1nSZIbOy+CmUa6LiM82LGR9/76f+nB2Inhv
+oLEZlks+lHf+C8I2VdlJX1EhUmTwERMThMhE173bB3yFjHrHOyEGg4f1aM1Pz9He
+DRuEn844jFSTOsfK6eBkoZR5jhfPcYxi5CuFPrhAlCOC+URgsh3t8bVXkHOeXvF7
+szKwiZoL0sOwG7DILdcO4x8LJAntQMQE8qMPkJghvxkJWvZOqet0Ba/q4Lnh/Cdk
+ZHCe3tlmrTrcbrl4u9YFHGkvskI0H3x9w3TFeQIDAQABAoIBAGvUTSYdnPgMxNNr
+gQmIcY2nwhLc8zYoa24EZJ7yDAC4WTlpoeZoQO+DTz7QuL5c3akW71TSDU9ySzuO
+9CnP5Fqe+joeByRdtXvuTQqbPAMui+yeJIPMTeB88NKJXw339pSZOo6G6Tx7RFAF
++vhe++KmClKKlyGV44sKJpEVjhX3jswhRQZw/3RhxojaI3h1AzMnjq1PGIHSdWXV
+uGaxZn+U7b3+w3QH5UrpTGzYYoPGujFspKbQbvIUAA50zmIK/NLYSkw8j+4md8sk
+Zy8J855PTNeUPsEFB/AM9zyGFscVcOm41Dl5F63TpynLL+jW/m9Gbu9tndQ6cT4y
+cUjPd1UCgYEA3QjB+OaMiq8y6gWEUl3TwfJxBbsKIlPhPxXI+VjtPRv0qvSsMT9F
+78F1pCGP2aNhuHPXjV45T6Y6OvOuaZCZodDIRRY/d74gDOUw/pNeR81/BcZXpzBG
+ApCL5dNLgeaFf4ADYRrqALcmQGodvByTAfr3Q5qo75N++lLtY0T9K18CgYEA2G39
+Q7p79HQ8pnNd+epR0/XvEhM2pr+jmsZOiUh1EoWdgswwOTj5Bf9q4yBdmfNRBEBP
+Mv+AqR8WgH6nQL4wwLb2Qvn8YO1VZVUfKCtCFOXrr25oYGen3OImGDBI4+cJ8nTR
+YO1GyaY36ylyzWUh5kBFnbs0zhOQaUFatGp3FicCgYEAodBJgNf3R4gfM+e6CTqb
+Tb8ZMuLM9niFy9M9AB4z/6q5oXXhoWP65Ryx7OiNEP1lCs3znZC/UCoXMxU2OB4d
++rKICtvQtu6/M/GNvrFQMiyksyuS+9iBSFtdr3DSNFT4onCrCKnVaZSrMjj9b7tT
+e/2oixtsVYebS9Lt6uCUnu0CgYEA1hhH1v3crL9nV8j8B8MR2zmHmzvCbkVY1Dyj
+aA5zMTVX0RGoCpMfVB2MYM2dijM1y5zKO8qgPaxxF/8x+Eur8peLGEourLtaJHmF
+7riMEBw5fzsaqXMgjNJxmK/7Cud74YpJrTZLNiLlYg2IcUI/vIOL2jJcVBbqXhS2
+Y46F6zUCgYEAkEX0sFjUCjjoLmWx6rYIAxXhwv2Ov/nzLHlOSCsIcl3TsHv0JN5l
+r3ono91yMy1fqFfFEv8ndchiOY+IP0OX/tg9hF8OVEEHCbblM7jSzXt5gfain99g
+oz+Odo7NrrYUR1T19EKAb/kQhOnj6DlL1dC3zR8Vhsbk/6acAvrz75c=
+-----END RSA PRIVATE KEY-----
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/root.pem b/board/amlogic/s4_ap223/aml-key/root.pem
new file mode 100644
index 0000000000..11c8f2eb10
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/root.pem
@@ -0,0 +1,27 @@
+-----BEGIN RSA PRIVATE KEY-----
+MIIEpQIBAAKCAQEAut5bELuB4gzatVsIIxpR9w9G3CYxlj7KYdglVfTE5rR5E53r
+b0it1nNpHCdlKcIPTHOLL1Is1l88s1nSZIbOy+CmUa6LiM82LGR9/76f+nB2Inhv
+oLEZlks+lHf+C8I2VdlJX1EhUmTwERMThMhE173bB3yFjHrHOyEGg4f1aM1Pz9He
+DRuEn844jFSTOsfK6eBkoZR5jhfPcYxi5CuFPrhAlCOC+URgsh3t8bVXkHOeXvF7
+szKwiZoL0sOwG7DILdcO4x8LJAntQMQE8qMPkJghvxkJWvZOqet0Ba/q4Lnh/Cdk
+ZHCe3tlmrTrcbrl4u9YFHGkvskI0H3x9w3TFeQIDAQABAoIBAGvUTSYdnPgMxNNr
+gQmIcY2nwhLc8zYoa24EZJ7yDAC4WTlpoeZoQO+DTz7QuL5c3akW71TSDU9ySzuO
+9CnP5Fqe+joeByRdtXvuTQqbPAMui+yeJIPMTeB88NKJXw339pSZOo6G6Tx7RFAF
++vhe++KmClKKlyGV44sKJpEVjhX3jswhRQZw/3RhxojaI3h1AzMnjq1PGIHSdWXV
+uGaxZn+U7b3+w3QH5UrpTGzYYoPGujFspKbQbvIUAA50zmIK/NLYSkw8j+4md8sk
+Zy8J855PTNeUPsEFB/AM9zyGFscVcOm41Dl5F63TpynLL+jW/m9Gbu9tndQ6cT4y
+cUjPd1UCgYEA3QjB+OaMiq8y6gWEUl3TwfJxBbsKIlPhPxXI+VjtPRv0qvSsMT9F
+78F1pCGP2aNhuHPXjV45T6Y6OvOuaZCZodDIRRY/d74gDOUw/pNeR81/BcZXpzBG
+ApCL5dNLgeaFf4ADYRrqALcmQGodvByTAfr3Q5qo75N++lLtY0T9K18CgYEA2G39
+Q7p79HQ8pnNd+epR0/XvEhM2pr+jmsZOiUh1EoWdgswwOTj5Bf9q4yBdmfNRBEBP
+Mv+AqR8WgH6nQL4wwLb2Qvn8YO1VZVUfKCtCFOXrr25oYGen3OImGDBI4+cJ8nTR
+YO1GyaY36ylyzWUh5kBFnbs0zhOQaUFatGp3FicCgYEAodBJgNf3R4gfM+e6CTqb
+Tb8ZMuLM9niFy9M9AB4z/6q5oXXhoWP65Ryx7OiNEP1lCs3znZC/UCoXMxU2OB4d
++rKICtvQtu6/M/GNvrFQMiyksyuS+9iBSFtdr3DSNFT4onCrCKnVaZSrMjj9b7tT
+e/2oixtsVYebS9Lt6uCUnu0CgYEA1hhH1v3crL9nV8j8B8MR2zmHmzvCbkVY1Dyj
+aA5zMTVX0RGoCpMfVB2MYM2dijM1y5zKO8qgPaxxF/8x+Eur8peLGEourLtaJHmF
+7riMEBw5fzsaqXMgjNJxmK/7Cud74YpJrTZLNiLlYg2IcUI/vIOL2jJcVBbqXhS2
+Y46F6zUCgYEAkEX0sFjUCjjoLmWx6rYIAxXhwv2Ov/nzLHlOSCsIcl3TsHv0JN5l
+r3ono91yMy1fqFfFEv8ndchiOY+IP0OX/tg9hF8OVEEHCbblM7jSzXt5gfain99g
+oz+Odo7NrrYUR1T19EKAb/kQhOnj6DlL1dC3zR8Vhsbk/6acAvrz75c=
+-----END RSA PRIVATE KEY-----
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/root0.pem b/board/amlogic/s4_ap223/aml-key/root0.pem
new file mode 100644
index 0000000000..11c8f2eb10
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/root0.pem
@@ -0,0 +1,27 @@
+-----BEGIN RSA PRIVATE KEY-----
+MIIEpQIBAAKCAQEAut5bELuB4gzatVsIIxpR9w9G3CYxlj7KYdglVfTE5rR5E53r
+b0it1nNpHCdlKcIPTHOLL1Is1l88s1nSZIbOy+CmUa6LiM82LGR9/76f+nB2Inhv
+oLEZlks+lHf+C8I2VdlJX1EhUmTwERMThMhE173bB3yFjHrHOyEGg4f1aM1Pz9He
+DRuEn844jFSTOsfK6eBkoZR5jhfPcYxi5CuFPrhAlCOC+URgsh3t8bVXkHOeXvF7
+szKwiZoL0sOwG7DILdcO4x8LJAntQMQE8qMPkJghvxkJWvZOqet0Ba/q4Lnh/Cdk
+ZHCe3tlmrTrcbrl4u9YFHGkvskI0H3x9w3TFeQIDAQABAoIBAGvUTSYdnPgMxNNr
+gQmIcY2nwhLc8zYoa24EZJ7yDAC4WTlpoeZoQO+DTz7QuL5c3akW71TSDU9ySzuO
+9CnP5Fqe+joeByRdtXvuTQqbPAMui+yeJIPMTeB88NKJXw339pSZOo6G6Tx7RFAF
++vhe++KmClKKlyGV44sKJpEVjhX3jswhRQZw/3RhxojaI3h1AzMnjq1PGIHSdWXV
+uGaxZn+U7b3+w3QH5UrpTGzYYoPGujFspKbQbvIUAA50zmIK/NLYSkw8j+4md8sk
+Zy8J855PTNeUPsEFB/AM9zyGFscVcOm41Dl5F63TpynLL+jW/m9Gbu9tndQ6cT4y
+cUjPd1UCgYEA3QjB+OaMiq8y6gWEUl3TwfJxBbsKIlPhPxXI+VjtPRv0qvSsMT9F
+78F1pCGP2aNhuHPXjV45T6Y6OvOuaZCZodDIRRY/d74gDOUw/pNeR81/BcZXpzBG
+ApCL5dNLgeaFf4ADYRrqALcmQGodvByTAfr3Q5qo75N++lLtY0T9K18CgYEA2G39
+Q7p79HQ8pnNd+epR0/XvEhM2pr+jmsZOiUh1EoWdgswwOTj5Bf9q4yBdmfNRBEBP
+Mv+AqR8WgH6nQL4wwLb2Qvn8YO1VZVUfKCtCFOXrr25oYGen3OImGDBI4+cJ8nTR
+YO1GyaY36ylyzWUh5kBFnbs0zhOQaUFatGp3FicCgYEAodBJgNf3R4gfM+e6CTqb
+Tb8ZMuLM9niFy9M9AB4z/6q5oXXhoWP65Ryx7OiNEP1lCs3znZC/UCoXMxU2OB4d
++rKICtvQtu6/M/GNvrFQMiyksyuS+9iBSFtdr3DSNFT4onCrCKnVaZSrMjj9b7tT
+e/2oixtsVYebS9Lt6uCUnu0CgYEA1hhH1v3crL9nV8j8B8MR2zmHmzvCbkVY1Dyj
+aA5zMTVX0RGoCpMfVB2MYM2dijM1y5zKO8qgPaxxF/8x+Eur8peLGEourLtaJHmF
+7riMEBw5fzsaqXMgjNJxmK/7Cud74YpJrTZLNiLlYg2IcUI/vIOL2jJcVBbqXhS2
+Y46F6zUCgYEAkEX0sFjUCjjoLmWx6rYIAxXhwv2Ov/nzLHlOSCsIcl3TsHv0JN5l
+r3ono91yMy1fqFfFEv8ndchiOY+IP0OX/tg9hF8OVEEHCbblM7jSzXt5gfain99g
+oz+Odo7NrrYUR1T19EKAb/kQhOnj6DlL1dC3zR8Vhsbk/6acAvrz75c=
+-----END RSA PRIVATE KEY-----
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/root1.pem b/board/amlogic/s4_ap223/aml-key/root1.pem
new file mode 100644
index 0000000000..a287dd1bc5
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/root1.pem
@@ -0,0 +1,27 @@
+-----BEGIN RSA PRIVATE KEY-----
+MIIEogIBAAKCAQEAi4FYbfJ99X2CqWVeApOte8YA728ktGrSuMoR2aDKpRe+2IsI
+Z4UAQMfq6g4Lp60pQP5N3MYLUY853mYc21vbxP+kUEfTPPyN1g9oW1y7lYG+k0ZX
+a/3QwJhREjvpNd/d1L9vIcRUPrPiBxlce4LHGjLhofWFuuCc+Q1Ie63jUKG/rVXx
+uJx8iVBNJrwEhjP1RFtrJ7p9T24SIST4zMVM1WjT/nVBbSOuRh2xlQr2AAqTFDZ1
+PsvnmasYxMcQAei5z67JcfNgeXM5j7q9E3MiekwKl4NDiqGu8/QDOqZqm5Sa+200
+Oz8fbVhqisvILLz5hDK1pHAdDq0GVTklC8l7NQIDATdLAoIBAEk8Q0Lj0BpUoGZ2
+zU+rBdQNuyDxV1o850k9Rq+YMr4bhAQW6ZGyBW4bQSbK1EPdzYJmy+/W7rnNqfIC
+h0Edtm1ZyPyiYrvXD4cFiNxaR2hGa8i5ptS4vGd1B2f8IkuCAWujNkrxUX4oJ8ny
+yfcMxU10mpAsRc1SSq0df6OE8ZFZAHxX8/oPK3wT0JdwBPeBYz+ASjEdVf4yaIq1
+hIyuIgYC4t1GM7llnmt26J6Ae8f0haRHBDPQEDb6sIOFqoLYKws92X+1kUBiRP4n
+nYkKN23jacs5TOMoBTQhrB+ciDo9mJCgwMnFA9pBCuA5IBBuh8oj6bRcSddF58Fx
+uSZOE08CgYEA/lBhFWayzMWrtA8dt2t6tvSfhBxlE54Oh80sWz2tW8XdCMNs2W2l
+8gpc4L9E9dP/32sHC3kX2FEFo0hgmUxtWRW6t22f7glDu1S0PLMuU7DdbhZ48faA
+SKBXl025hmD07slGQYmpwUGgx22SFyTD27l3ZOlHR+jYIJflveYskH8CgYEAjG4c
+/WfCtIKIAFeirvms3HZ9n0sT94BBaqKrlbDw0ziyUv9QaloCSioGqJciIFV4ttg3
+LEdQ7fRyeU0lz8mtCC9WPWWzvGpjmeVgW2ZEs6Mg8D2yXXcmBo3+c96OAPq7pcle
+ITu2DfnYcOPCOHw9JGxOWMGMXT7lcAq96E7R2ksCgYBrlV0qT70cPXSwJ3GhVks9
+sOJagr++cGv3pUpa4HHj1N0+QNsAxQi0mB20ZoOAJdJmkFCXi3zHo41P3vyYKerH
+L8Azy1fGambGo8HX0T1movZBYFW0J0Wlap0Tcn9yZaWhYq4HSZAEc1vcVh8pSCIN
+Q5C31Ej7aHxZlovXypgIQwKBgEZzR+7j2mapZJFcFvIx3fmzg5clOlZ/6BLqLyU6
+fjgglYUftZXoyEktyj/geVjOMqE50EIL+T1jjh4NpkcA0fdjY+sdJRmhUBi7KyRr
+Awn5IiXNrymmXI9yF3H9Rbuxxd65dZZRbzeSx+ibQE8wj/gBM4PUj9zPrh/wXe3X
++HbtAoGABcd/bnmE/XxYG8Xk1JYxZDwZAKpn2fdpEEWSVBgR/xLyIJnaRXMxklUf
+3SwmRm3e3oQWTw8XeLVlGzCNohLYM3udGpWnsrZb61GjxkVTlK71HSJAAFzsdz/q
+/mLJYLWkz/YRR69QBBljyqUQNoDAJGdt9vTTpwgYxjXwHizHMwI=
+-----END RSA PRIVATE KEY-----
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/root2.pem b/board/amlogic/s4_ap223/aml-key/root2.pem
new file mode 100644
index 0000000000..56cc571d76
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/root2.pem
@@ -0,0 +1,27 @@
+-----BEGIN RSA PRIVATE KEY-----
+MIIEpAIBAAKCAQEApjnT4nxc9VBp7InpBtG1WLhEl7LPR1DfEUYn2ORmTCipGSGI
+njsTsxpLqYnqsLOSFqtkTEZCXDxwlpJPWluOKPyi1gR2oPcSxxOZs01ilqq+lieU
+GfdueSRR0IDSGSmXZ3uuRDQiA2iYv/a7+WQ1VfcM1c/y1nI/1+WcE5T0ey2Au/zN
+OUk+wPwOVosWcAQEzV1SlQqsmqFS0I7kEFYltVmW5OnDqPg3F3oPzvcLpX+Tn7Fy
+Z4fWfSt8WY7aQ/W93BJHFR036CZq8msuToDkVl63v9Z4q07TQwuCryw9So9kr1CU
+N/ZSaTJGvW86tAxrsqmlFlJy1ZZUx1opFIEy7QIDATdLAoIBAFbu6HTM1lmfwE5W
+NtrVPen1Y6lYF3/HFD8TjHxMY89T8SmzjVaIbiQXc0vPSxerYSkMAc96cruXlS+G
+XqwHUmxZrpJC98njRhdxjiaa857NHDAOKjLCrN93yXouqe40a6JR+AT6XCFB/z9l
+e08zylmU7vq0kR1YbXcXSsAvcauPWUP98BXcdRTPtxTtQ6cXTE3TczFT2IoUoA8t
+vzjokPHkhQSFz4i3HYIVCbl77EBClvlGlzZwCTRZrqqVyDyRw+aTvT6jxNtVGuum
+oIg6AUzJ0I0HZoFqU2EVfpWRa+T+T/eLALYJKIYIEkShalNJe9DLm05Sv8S0B3Yf
+eD3BegMCgYEA08s/Dc2nI0DbMKtAObtDqYLzik5JN5+sq3ahBgWa1zvnVUohr3x/
+xMfw9TsR7K+oWPiJ/q5ZBXpB9gde2wuoSPQqWomdh+b9klasi63XD/mIIaLXTUE/
+xs1sSER77mUXic4wbBUbbai8TgvtMeGnQaNLyLZbxPZovY6USKSyC5UCgYEAyOvA
+P1HaFCmtLUTjkOJucYbsunOhdo03moxe/S7tk0F/Z2ozkGM3GyBZ4W7hkZPD+RNT
+Dh41NfLqWd8ggsvh/WHoWlN6PpbMcOEdbU0w4wVJD421lactCJTPYOtKb+tmzjy7
+bDYHcHhtdF4g9Li9dONb1oXyHTDlQhIO1D+gc/kCgYBW/SQ1pzFG0Y/oiQbDlPso
+qMx2k69abbryAv0cd9gTs4GUXuKjYFOwfPljYEpCrBxJJqvUax5mCxCFDhz/cDlG
+Rr/tADzA7vwzjnkCBDtnTltoBC+muolO/JLlNGQxVU8olt8/FcXKbaegRBl0OujA
+K4NT5venpSSG8k0BGE5HtwKBgQCULnBtJfGt0Sg++DL9oCmz9IQ+arziHA3B6y3o
+Y8/rfjF8bhX3jPoF1gip7L/Btt7anJJATocj65AOel6+SQ/7evbJdEAbdR3pHkWJ
+5rOBL8D6+nlwwR9JB/7+GeGAuGOQLWAR5OTe+vJnifUsquP1VgySPz6Rc1Y5BoEg
+pi7RawKBgQCe3RNFs2KeUkyomAb2FxJe9DgGGRsyz0CTzflhqGgZkj9c0RfUpC3v
+Hy6+BaMcHZTg2SP8fQ5/0dWZDPkbGRiVPo7jYLdnFo6DDF/Jicb0BnJbYQB6GkCQ
+v5WJQRhCeTjBR3L0oH2gCbIbSdGMtdTE+MUaGNZHfNhzLHXsLJPJ3w==
+-----END RSA PRIVATE KEY-----
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-key/root3.pem b/board/amlogic/s4_ap223/aml-key/root3.pem
new file mode 100644
index 0000000000..e48b067d84
--- /dev/null
+++ b/board/amlogic/s4_ap223/aml-key/root3.pem
@@ -0,0 +1,27 @@
+-----BEGIN RSA PRIVATE KEY-----
+MIIEpAIBAAKCAQEA0RmRnx1+PXjaCz3FkeHXxYFJamOXhi0jJF0zJLn0a6w8fHQT
+3yhkdIahZXfz5DSa/KAJRzWhLj2fUUqNZohSvvrdFPau9h21Z8mjM8tZPWyVFGSt
+WJk0DpR0szKKzh+Ji/Mnc0vZGInLO/zk0bOA2PgbvIpzKh+N47TxkRKX5PEZnyyy
+aDamfeRP5nh59megOwqHovVnzDOocdyhCeofGHooNrOMFvFcUxHxxiRqUX8klBnA
+XBY4VfGOJIknQfwx0TRitJ7Jnk9kZgcy4FRvPvUa7b27APAMPog1QxPl/7AQpuoG
+TiNOZETZ8pJ6UcWxTe2YDfc4EjqYdkD5cii9YwIDAQABAoIBAANIeH3cE7BZZmsI
+xEJfHmkud32hJK7ppIScpgHsnYbXRHfbxrgZRUKDHqOeN4kcvlY7GQoyMF6ufwLi
+vcefWlU/URtUKDkbDE8d3l8g0TziqJCSaBpdBXE5KX/qyj0kR5+X6MWpqjX1a+h8
+NweH3v0JID5cmiROLIcnvyc8+H+StkVKao2Tij57Gom+drW+Z0cwxVIndX6QjWWg
+LlVab/yMwuxe17L15G3GjQJIfDbkB/85orSSWnNMzrqclWwZ4yJMChUGig/2zVQN
+u3qsN5q9jPpU37/cbl9JKq9BRa/g2VpeR+Tpr3keY2PYF+BCt+zLLYIQlNeYKzwj
+GscDMQECgYEA6LGnCtbjQhrLE50otWSnkSwG7e4Rbuwb7+6DSRTHLdtGpKO08x52
+aHfrJgwcA3tsoaXPqmcD1IwRmQRBE//6P1tICKxvSbizGrVtK6GX3+Rc2ulPkqzb
+Q8kZIZTA7JZLju7OCrGFB/OY6/ezsMFbLrlQte+RVLYXQ8zVaoo3+eMCgYEA5gr0
+5oMfMSHUkOlHsZwrxwMPajUR1gogMGId5OLIjHv1My8KhZ1HG76L2zFTqOtoHxqq
+IlhSkiYcKAXVIMVKCU2TsJfULG260NDtvII7nsoDDIxNy5jzI5WkUwQqb8vHN4bw
+4LHenVCc4D0s+b2MDMcXNeYmeJZZ221g4bjthoECgYEA1UwTXMJBqxS4VhBXgn7z
+gwUijPMPE+hma3bs7Q6YzZYUmVJeygSAcZ6K9GNhQmfe2gYN55tqTWjfsK3Poa+h
+CnZ3/0tg7+jYdIEdw0Lq3paL7zaydDby/p3V5Yxfk/7o3+pTAEZdNT68TIDQPBPh
+q2C/dSZWx5nqlYGrl29/hBUCgYEAn63NTtCHb0BPX4M+K6/+xzZ9lbheuBbxPwRs
+QbuVf8Zvbmbhw9tnR3/dbnnv21oEPUrx+8MZFa90beeWiBfKC2kY8kSBl5FXUqkj
+zG0N22vX7/bX7VIuu22c0a8bkdx+XTHCtAVjRAl3y0NLm9MRirELkHNAEwYyO1jS
+HfySi4ECgYB2l0URorjm+oxNKHwnOYwF6iASUP6n7/DuSuY7RSE6UkPvR+FfjffK
+egPVLsD8I47aNu0HuMtZh2aTrrmjfhUiHNHUbTJ111WRaAaCHlsW7rHabBhIH1Wr
+RpHyQtfuH8OJqkkUp9fRxq4WiCCEibUkMIuT5Qf2m/6xjC6tylC5iQ==
+-----END RSA PRIVATE KEY-----
\ No newline at end of file
diff --git a/board/amlogic/s4_ap223/aml-user-key.sig b/board/amlogic/s4_ap223/aml-user-key.sig
new file mode 100644
index 0000000000000000000000000000000000000000..0f89a75849ef8d35b330fd9baaf3b5b5d322ba9b
GIT binary patch
literal 6976
zcmd^EWlWrHv);vBN^y#n0$V67i~AyrOR*xwp?GmE4vSNuxKkX86?Z63ad(Q9;_iOv
z_q}g&(wyYvBwx;-cYe%dp1JNk_e`#5l9|V?%dx}LgNj46g4LV?d8*O1-g<$r#ANnI
zx~;J>!|h7_@^%@r<4&Q%xfVKUD@|e)ZuT)!Cv*>;4wGsPXZls|SMskNW0=VyUm=z5
zN4n__QR>x4d(SHL#jpIH$3p9b0+@aphT9DjN4Uji8ZU44_3*{0hVu+%z{#<Hj1DUf
znw<stqtNj8d<YNlK%H-%7Vm`<5a1sgE7K_HNzbZrwPW79#0tsAla_zBaiw*(z0PQP
z@HA%T8V(LCRmxlL9||-c)2tNGn_^aG4ResgZ3n$$pfGosDv`3;Nh5Hp`qg==_F~4M
zPbi*^enA5FLW%4-+S}?mtX1Deyth9Z^4Ku#H~mGG8>3!JjXYp@tS<VQ-TSCISRgm@
z4i4Y`Lc;R22C{RSprzri`><Dq{rV=HgzK>Iq3F(t#k%bUrPj6#{~^l|X~d#0kNk8B
zEE0+`s@Fs<vo>sgg59{E1T3Ck35`qsl}*`7T99Hgd!$#naHK^XZ#PI=+-eRra&+3b
z4iLQa3NCUyMu^=134ngaA^Lt=Rvm=8VG?j562XwDkB8Kts_Wkhp%o77kf2v`@cG3Y
z9pz0D>F4~#qi(%o&Wy*El`4ax!EIb{HN~FjTBpn7aP$y1iM8icLHn_3(B?q4G72Om
z?eU5cc`Cgk*EC@d_BC*fRw|%2=az^1C)Aw#l&6((=M*(BIaCCp_Q7{~S?pOeLb}c}
z5DNIW00BTiezjVcuv&yI2UZ$(MkJ!hx5WkLuLBufsLFs%Cfi|F)cj-~d1YBuAlL`U
zigkG5RTAwC0kiRfdBI$4+#FnBFgu&F_#4UhnPjSB`^LG;I7^{_#+4M@M`N(6*gB2-
zs*JuP>i%+7P{!^ulG@ZCE`ILUgX7xZppi-%T(0M-;Q1LsieeRdS7pL;Bw1u*3gPy>
zTUp>IsY>y}HTm-MAy$5{!~yJz(jNB`f&HZ1!ZgJ~bW-#sQM7qeNbth?x9=AjPDK{x
za`;#?a)~brzn6{ZS%^K}PtD|BB*HUJnR|(q75mTo$tW;GWiMHfhL^Z%NvQyqtPVB~
z5;bAlqNv6aWX*mAVg&P=y>4c*m8vwIrsy4uDx0bL?XKV?+IN$JGhb;*sNIeUy*?#b
zS60ir%V#bw$&Hokt;h3G1!cuUKn=1&h>ju^hwCb@ax$wpEW@fIw?2(rQ;~a!d{M!e
zldewbQ>ZDFeOMPwR<$!I(Lb=6Xl-i}Z`>}w?MnJ8Z<_RFXh=wjwPmu8G~@h3r0bcU
zCO_HA#v8Yv&ReZp^Rrj1^J>)~3tQZ?p>HXnZTii{&Gqt{Txv1nJL5A=V=8b^p<=(Y
z`Ue3e)M9u~*^=Q|OUmj2j~2d0N{4=i3YibEM<ZT|Su0_o(x^y1Bjo(TLWl5GbyNC4
zJ@7A{sJRSF*+GQt_$JccA6QG++)r(?_Ji`rONiZgC+fCr344eF1un1-QIXq(VyER4
z(@)S@P3ihw==UQ9<YZ>XZZQmp9B}|okF7`Ya;(@Iy8R7jtmL+2)=?ch?wj{wy-mtZ
z>L%Ygjro!&mP9bHBRaW0p9}6baD1>ufzb>^To6VOexk<+TZ^Mf2vx?&TfNb}yheU4
z?k=zu7{Qkmdwzkf7czF}u`EB}PnW(M#)2r2f+4@}UadoiO38PfuJv;mbQ-}gYp;ks
zrg}hBxTxJyHzK6ye*iW6m1)kaSqH#6PB%ufwq)cwS$NW(|IscO-Pdxw6YDbd8NK|3
zrSb$nxsY^~!ssz;a2n%!r`%2AwTln8Y*C$t<gJapx}-Xr>hRckpxe9!a2)9>Kfu8t
z{q`n1-W|isga>u%&3l<O1AI!&6yQjAO-RtUQa-36NK1uZ>sgwcQ~m+3s>K0sSyh{}
zbOz{nLLhP56ZivJ($lE+i#p5kB!=s8Vmy+OH@XgHNRbaAi{jc-HxP$2V!_$V5vKs_
zU3!;!;DBC!EjKMQlm%I-3z7H>FMb6hK37wTtFf9KHwS9jnPfCosgtDcuIH-68><&1
zdwzDF)DmwVmb!^X-|7iFDLTO6xBQXas)Gp`dnVp86NrlEbk0(20MvEnmyoNUvR(Mc
zk{)f+>^*NjS%#_V<T7J<<fq(9bvV8AXd(>lcmBJd=rP@i8|^7yd&L|SB#T{K17j$f
zo>@TYYXRG228cf10l$1@$JfK65G26)>fOlRgOa*2_uzFb>J}GaB3SQ8W>S=S=?NcS
zo+7XA$7zQ;gY4NznjELL1DG&d@#&XSa=|@~t6oCk6%|^HMr6C=ws9S0IPx~6EHwPr
zWgFUJRDK!W+{@}6T2o^R=ArsqfK?Wued`*tTEe7#i=R{S!uo;#9LYKpx7Q6+R7H14
zRQUi$y=^`4s!0l`&;qwqfG<sqN^2)Cjz%rnyv29)`yyQl0FN+c0`jXd!WXwQ+nbUv
zwF%sqc25eN$g$s>3-erHO8DLwui8gG?U{1Mn?z<Z5Sl@Ut3<pd5)x40rg)pFLmA4$
zr$V7Y2-{WSA`;HsK>eQgMPT&gnBgS8y{^nG3f3r2M@q`(T3$U+(T^TXx{uLZPk--~
zmD|}Pf_kLB3m1@Lr6)uYmHx==WgSdWeNrL!m6CwXZMKp_Otm(_hk*dI-y(QZ6sT}{
zElAgBE65<(%+?o%8bJJtHFq@c<Tb$}=1c4Xu}eSW?HH4p=yhBZgQ092_PCC&c>?ff
zp+m3l9n)6JA)M_Z@?lMbY)+1&$h6iq+}g*I>uanry1gYW@dxSXB4)HZkQAX(!*^Q)
zQ7*%^aT83*NO{w}IHq-NgiDh?x7qQWQCu##cF7fHcM-jd=yNaX4b<qLx-*cH_0RaG
z(oiaEQ2*6W7>Hafs<cGRqX>pL8q;9VUo`Iq?Lj--dEX`W^hX_!(Kptlz$Emm3;Cw{
zX4Yjp>rX|Q7^&3WsqN|CUWuO9d;_;Y^SykCs0w`^Ac{~VrIREb>NSf8<SQOt@PJ=h
zz!N8_5QXmK?AAOkf+q)O<4W6CIu3aPj;HPoVt4OnNZx^F$XB<)N60*{{NH~i*>_N-
zyJk}L)2>mgF+Jp8!?Ps7Yjn(;R4Ou^eYTrKR?kQ}_)RB8F?LpgUvgL^_l0(Saj-Sj
z(#%F^KaOgYo4C%2W{kB{z8^wEz2o3uhFCkjZlB8J+frO9?kq3-n)y|m$-q&Q{4g%T
zZ6(qd2UhGg23Uc$@Y?~==a9D&AzMD?Iz^4q@&1VuJ!TE#ZJ}3l(yIMZZhnplcTc(Z
zWfkevZThK<30tIAq8H_md8PB0hTiscud|t2QYRk6%<7IKImo|qh%<?>Y;1Jg8Sge#
zrhjvhFK%?Owzv}B>N_<L9yyuazcS@H>K3Q7rl%JE0urtTX0kBrcfR@6A}i^`Q107S
zyF2AFnO6qeV3^UBdcRf2#uO}@P?>i#Mc&bMzYri1y;A+{-b*Wtw~Z1Lp;yDt=RyuQ
zc;oAHP2NoBB)*3mj5&@MPiA%VXZN>L(K}Y{QSwO>rMvG3O=co<n>Y7fjEV>D@h`Hg
z%W_?sV6Dv5d3uXVlHX3*-wtD|Rr%jESw9C_fOVN@;2D4OWG_8-d3$e6HYG^Siae~~
z&RwO^=8gwa6l*?Nh*o5qb*aiRW?QE7R?2tgCYq@-hZ*v^yyfE&d+UD9$UH`H#q~2v
z9xg(5;+L;mqtZ?WG2Y$becaqFr&zx>%3N{EtpD=BP6-ek?+<W2A6SKuw#ujQp*L)>
zQw2+2O#4WWWM=8!TbGX+;OUd^qP-el!TJ^*;Vfvn2m}4#*;&F<jxViRmXX3E-rL4m
z?$728y#1c^UVhb`$9zbYbH3QQ<0q4&e<L0SiPC`cB#~|D{telF$IZ@#w&OFu94*HD
z;5doriaZkZIAeFZJ6r}r(H%qXpIKJnkx31?1@5tRx;tcAm^>_aNVrdS&;kayWM@BA
zoFsp8U<e!6!4}mJvXhOn$OMWB1iYQ9(mx9{<hThf7?rB1dsW08saR!?*3Izpbj{w@
zu+wUl<|=bWGA1&Hqj|k_9}Qv!&0ITOOFj7+raB{W(~b=uglIUKG~pItZDY$RQW|$T
z?*r{sW^jP7cWS`xPTdthq*)xCZ$4D41!S02c{REbY?*kg7?u9|v=IA+buVJmd<9J~
z->IcH^ctZg&X1_J0xka;LGtvTiT22c%MUJ2{lTE{SptwZ8jrgqvfFxd*rybpx*}mA
zB@?sdk7L^P7=oQ|SBz$1Emtl{r7~|1Wzy|Q2mm74Gw^}YSe_UI$a%nGdjM^%Kib^o
zBt_ERF>S+~dDg(+JmK64h%l;os=H03stuV7^KTLswF|~JT&Lxd<tmX5U2)&QxG77t
z8w;m)C?w<e=B2<3uiFoBqtj|EW|1KYOE@l)y<~eJwksC=+{fRS+Rw=znl`8({!EoB
z2BQFfRGpK}0mm#`U_t|C-Ois9#5<4QfqL7kZrWPBa5p7MGNlKKDPVe^5ra@gPv^3a
zhH}ytsHmxYyO3RX<oFYmBac)OQnOb$RaE><bid4RI`uf3H45jGcZua{2aRqCJX4}w
zFvK(>x6rppN}T~t;k~ey)94myjZKs<+?RC~1(;@JeCrl<A1)^*85HvZB&r`;lGZkB
zo`Z#ULsIXevdcBZ{-bSz1Wd@avR-<nK8|AT^AH*mzNb?iq&`@4M*UIC5oP*I+I_vn
zSkWt<vy;#iw9_JSV)N-Wn}~FVOmDC6w{xDDg9%=`AKo|IGiI`yGJ)3k2zsf&uz<Uz
zgIfT8yvRIxPGC`xcJWrg7@XiEE=MHw1#!D?&Md!zWE7-6ZlogXe)CyLi809dgI<`N
z-l9H4=|pLs6Ez<}ik96gDlsae^ZC5oNPOEE*xeBxXN%8bQQ-h<biFlYay!|DoMPFa
zg;X4@&9=`u5QR+&U{Jl;iMh?gk6-ivGvMA|sh^**<99@fZQtdPj<q*&Z+e)*cMvnV
z#-vhjUGthANFuEnZm3QO*l&v1Y2zzU%Ox^n)h?ZtYH&D_4gcmz!okTkLTcW_&+b4%
zs=?ZkNm<^_wJkW_m5q<+>6xnJ)0)!32<HglZ2hH-taD#C_rb9`_VpTcR1sAiJ-Fb^
zeS(;9a3rr`uM@+=lP>iFy;tn^i`fhx%HI8;J9Ym$u49kJB&FcSd~($qao4^=h=^9R
zUH*<`lLuo$<LfCb>gCKgiB_0dkTzP2;nBlsovAG0fLHy%V&g*1sYKA3wSe5Bje@su
z3Zta|VU17x$$-*9cJta4d+F+)ZMQLQiO=<>9U=d++Zy&+c@wRO;?`Q??M~0l*w{e5
zO2TgPXB%lc87`)1BeuIBV?^4cq3*aI=n1@!W9Ep0$Vx#3#M!E_s!BSg7NdnNj3f8f
zDmR?1&!edMjx$L&g2dO;#izh%zFRjW|JF?0bAe+rR6VVaJ4JX2B)mufKt{g2(EMU-
zIBbH|ZQiG`zvRlN6>a&nGNQ^}P|%wil%I1Ud}Tp>HqK-<WBbF>cjsnUS=wJq%4#Fd
z)@P*a^(j;HeHOzhe|S0EeubQ5nv3>T+`Z=m<0}2m50{Ws<vE6fEo;rhURVgDsEWhw
z0F3Cl2^C2z!Wx}$MR#FtSxqspfK_4f992%dsi{N|bMql1Qd#p{O8<^oT~|#ewFf1x
zm%rCDZ;lvq0HYl}mPssTX0l)-008O8j;wx%lL!BqBb`1?afC<cTMMOEQtg_3KXizY
zHD34%gL+)NtA+Ww+TT2p;L{e7m(x?Vv9WT{bB3^h*;&ABY}%IZ+_WD@M@}$1gp-X6
z%mwDvQ&tgyfH`>dU|gJ>?A(7uSq$D=>DfCN=sh0PGqAGKQ-F!HSV9Z{&`0^}<Z~Ds
z7z}2E{twXKC;$dqY1tFo&y;?Z9cg(#@+OoKLt>Wu7bNo%*1-+h&*P;L=3LzjiR@>D
ziy6>mUUxr{%M=UZmIGaHgz93EI++@8pbzF?HbLo=-VQty?S$PCp{e271Q{(kR8qtE
z?m`vSo?`32q4C}YmEU@*nYPH&{cL+m=8wJFYt*L$_(PzNRp~_o0H6TizedB~3i=y^
z@Ms^MM+1O9s!b#SAQ<&`003Zow4eVPB#FJ#m6OW5VMF>-RixZ67k7JX!3dnB>D3n=
zZwO9o9a*Z+4xL*SL((*pD7TBY;l)xhJ8Yt9%FOtz>jpVpWbr@|RNO_jrW_;uF&(~Y
zGx`@aJ4)o$Q@Vr8951WEm>t?dCbyuKEOD*THx$;nqUdcKZUGph=e2Q(+BL-9;r!J7
zjK?dAS{79Di1?mDh`o2JIkSp>e0GixcZLOdslKJ>f(5fl6Q*k2l25z3v!P#6cKwoe
z3A~T>@=8%D*YGB*RuvXyP8?B*cQqZGx^|*ZuaoZJ%yG$LAJ%HP`%JI<w12Uqh~xDS
zb0$&7qd*!#g<?OkZnot>UeLo%v42<OpR1v=Finp~ZU7O$0A+}Z2+AXuY!T#;J|j>(
zJ_P{&`(B3q@v8s=!2co@0sxHg8-NbrK=@5EYybz+Zyy1`^Dm175J19v^xgj9d(X!b
z{G;XfJ`)D7I@-Y&gdN@|`xkwKp&vhUaAL{cPY}BQbY&r(a79BHq2GbsJSeF+nJ#9Z
zRw!nc)bk3!`0cWZlc$GkxZDw!_q27ge*`|O*R?38f+i&F1s6gY#PUYOPenHlvyjjD
zv~OE(4a{Z_N~r{8$pHX!!e#!jmIrPzzYrFt%yqT}najCq!7&}>Hv(VaW>8~Y7FuEb
zqvIB=a0PKz8z)_Dk%rBxF4s-ijfM$zJz+UGqk~fRbcq8PGssa!Vyi?cL|F~I>RY`y
zVJsn0^hD(sA@$FBf3L(<PBu@yg)ur7BlF;&5I^I_b9XaeJCE?h()A-oh3up@EKl$l
z;~!0c$K<&!^{1eJ*#ShQwoy1Yy*0P4)&FN*ptABBKmZ<K<ng6Qk1gzX-+MFwAj<E)
zCnXY-wc_ia?@Y(V$}FVW!%{Hp#Rq{_r$U`0y4wx!#ti<%hqSz@5l%XP*DYec5Yfe2
z7xF$ga|Y9Ub?ei*B-#9h?4NkPEM%Yw$9}`xu#<}9rg~nSaJdM~wY`sl;&Wl79zO{G
z#Q(_HM@n+>d)i$lvLo8knK;?_@HFt_*ltNt^W-y}mz)3TeEzTb|EKZ)+y96E0vWL+
A761SM

literal 0
HcmV?d00001

diff --git a/board/amlogic/s4_ap223/firmware/timing.c b/board/amlogic/s4_ap223/firmware/timing.c
new file mode 100644
index 0000000000..b8af8912a9
--- /dev/null
+++ b/board/amlogic/s4_ap223/firmware/timing.c
@@ -0,0 +1,2224 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+#include <asm/arch/secure_apb.h>
+#include <asm/arch/timing.h>
+#include <asm/arch/ddr_define.h>
+
+/* board clk defines */
+#define CPU_CLK					1512
+
+ddr_set_t __ddr_setting[] __attribute__ ((section(".ddr_param"))) = {
+#if 0  //timing_config,AP222 4layer 4pcs ddr4 rank01
+{
+	//AP222 4layer 4pcs ddr4 rank01
+	.cfg_board_common_setting.timming_magic					= 0,
+	.cfg_board_common_setting.timming_max_valid_configs			= sizeof(__ddr_setting[0]) / sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_version			= 0,
+	.cfg_board_common_setting.timming_struct_org_size			= sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_real_size			= 0,                                       //0
+	.cfg_board_common_setting.fast_boot					= { 0,					   0,(1 << 3) | (2) },
+	.cfg_board_common_setting.ddr_func					= 0,
+	.cfg_board_common_setting.board_id					= CONFIG_BOARD_ID_MASK,
+	.cfg_board_common_setting.DramType					= CONFIG_DDR_TYPE_DDR4,
+	.cfg_board_common_setting.dram_rank_config				= CONFIG_DDR0_32BIT_RANK01_CH0,
+	.cfg_board_common_setting.DisabledDbyte					= CONFIG_DISABLE_D32_D63,
+	.cfg_board_common_setting.dram_cs0_base_add				= 0,
+	.cfg_board_common_setting.dram_cs1_base_add				= 0,
+	.cfg_board_common_setting.dram_cs0_size_MB				= CONFIG_DDR0_SIZE_1024MB,
+	.cfg_board_common_setting.dram_cs1_size_MB				= CONFIG_DDR1_SIZE_1024MB,
+	.cfg_board_common_setting.dram_x4x8x16_mode				= CONFIG_DRAM_MODE_X16,
+	.cfg_board_common_setting.Is2Ttiming					= CONFIG_USE_DDR_2T_MODE,
+	.cfg_board_common_setting.log_level					= LOG_LEVEL_BASIC,
+	.cfg_board_common_setting.ddr_rdbi_wr_enable				= DDR_WRITE_READ_DBI_DISABLE,
+	.cfg_board_common_setting.pll_ssc_mode					= DDR_PLL_SSC_DISABLE,
+	.cfg_board_common_setting.org_tdqs2dq					= 0,
+	.cfg_board_common_setting.reserve1_test_function			= { 0 },
+	.cfg_board_common_setting.ddr_dmc_remap					= DDR_DMC_REMAP_DDR4_32BIT,
+	//af419 ac pinmux
+	#if 0
+	.cfg_board_common_setting.ac_pinmux					=
+	{
+		0,  0, 0,  1,  2,  3,  27, 12,
+		21, 9, 8,  0,  14, 10, 6,  7,
+		20, 5, 22, 13, 15, 2,  0,  0,
+		0,  0, 11, 26, 4,  0,  0,  25,
+		3,  1,
+	},
+	#endif
+	//s4 ddr4 ac pinmux
+	.cfg_board_common_setting.ac_pinmux					=
+	{
+		0,	0,	0,	1,	2,	3,
+		27,	10,	25,	5,	28,	11,	24,	0,	26,	7,	4,	21,	2,	20,	8,	13,	0,	0,	0,	0,	6,	12,	3,	0,	0,	9,	1,	23,	0
+	},
+	.cfg_board_common_setting.ddr_dqs_swap					= 0,
+	.cfg_board_common_setting.ddr_dq_remap					=
+	{
+		0,  1,	2,  3,	4,  5,	6,  7,
+		8,  9,	10, 11, 12, 13, 14, 15,
+		16, 17, 18, 19, 20, 21, 22, 23,
+		24, 25, 26, 27, 28, 29, 30, 31,
+		32, 33, 34, 35
+	},                                                           //d0-d31 dm0 dm1 dm2 dm3
+	.cfg_board_common_setting.ddr_vddee_setting				= { 0 },
+	//DDR frequercy 1
+	.cfg_board_SI_setting_ps[0].DRAMFreq = 1176,
+	.cfg_board_SI_setting_ps[0].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[0].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[0].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT01_CS1_ODT01__R_CS0_ODT1_CS1_ODT0,
+	.cfg_board_SI_setting_ps[0].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_ohm = DDR_DRAM_DDR4_DRV_34_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_odt_ohm = DDR_DRAM_DDR4_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_wr_odt_ohm = DDR_DRAM_DDR4_WR_ODT_240_OHM,
+	.cfg_board_SI_setting_ps[0].dram_ac_odt_ohm = DDR_DRAM_DDR_AC_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[0].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[0].vref_ac_permil = 0,
+	.cfg_board_SI_setting_ps[0].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[0].vref_dram_data_permil = 0,
+	.cfg_board_SI_setting_ps[0].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[0].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[0].ac_trace_delay_org =
+	{
+		128, 128, 128 - 40, 128, 128, 128, 128, 128,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[0].ac_trace_delay =
+	{
+		128, 128, 128 - 40, 128, 128, 128, 128, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384,
+	},
+
+	#if 1
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[0]=0x000000e1,// 225
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[1]=0x000000eb,// 235
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[2]=0x000000e1,// 225
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[3]=0x000000d7,// 215
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[4]=0x000000d7,// 215
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[5]=0x000000e1,// 225
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[6]=0x000000e1,// 225
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[7]=0x000000d7,// 215
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[0]=0x00000130,// 304
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[1]=0x00000120,// 288
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[2]=0x00000132,// 306
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[3]=0x00000125,// 293
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[4]=0x0000012b,// 299
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[5]=0x00000115,// 277
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[6]=0x00000131,// 305
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[7]=0x0000012d,// 301
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[8]=0x00000124,// 292
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[9]=0x00000134,// 308
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[10]=0x00000115,// 277
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[11]=0x00000127,// 295
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[12]=0x0000011f,// 287
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[13]=0x00000141,// 321
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[14]=0x00000129,// 297
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[15]=0x00000137,// 311
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[16]=0x00000120,// 288
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[17]=0x0000012a,// 298
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[18]=0x00000127,// 295
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[19]=0x00000112,// 274
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[20]=0x00000119,// 281
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[21]=0x00000115,// 277
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[22]=0x0000012b,// 299
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[23]=0x0000011c,// 284
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[24]=0x00000116,// 278
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[25]=0x00000120,// 288
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[26]=0x0000011f,// 287
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[27]=0x0000012b,// 299
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[28]=0x00000113,// 275
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[29]=0x0000011f,// 287
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[30]=0x00000117,// 279
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[31]=0x00000126,// 294
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[32]=0x00000117,// 279
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[33]=0x0000011c,// 284
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[34]=0x00000113,// 275
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[35]=0x0000011f,// 287
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[36]=0x0000012d,// 301
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[37]=0x0000011f,// 287
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[38]=0x00000125,// 293
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[39]=0x0000011e,// 286
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[40]=0x0000011a,// 282
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[41]=0x00000108,// 264
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[42]=0x00000121,// 289
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[43]=0x0000011f,// 287
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[44]=0x0000011b,// 283
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[45]=0x0000012a,// 298
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[46]=0x0000010c,// 268
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[47]=0x00000118,// 280
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[48]=0x00000115,// 277
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[49]=0x0000012f,// 303
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[50]=0x0000011f,// 287
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[51]=0x00000126,// 294
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[52]=0x00000118,// 280
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[53]=0x0000011d,// 285
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[54]=0x00000139,// 313
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[55]=0x0000011b,// 283
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[56]=0x0000011e,// 286
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[57]=0x00000123,// 291
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[58]=0x00000127,// 295
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[59]=0x00000118,// 280
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[60]=0x0000011b,// 283
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[61]=0x0000011e,// 286
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[62]=0x0000012d,// 301
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[63]=0x0000012c,// 300
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[64]=0x00000117,// 279
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[65]=0x00000122,// 290
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[66]=0x00000118,// 280
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[67]=0x00000127,// 295
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[68]=0x00000119,// 281
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[69]=0x0000011c,// 284
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[70]=0x00000118,// 280
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[71]=0x00000122,// 290
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[0]=0x00000376,// 886
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[1]=0x00000372,// 882
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[2]=0x00000366,// 870
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[3]=0x0000036c,// 876
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[4]=0x00000378,// 888
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[5]=0x00000373,// 883
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[6]=0x0000036d,// 877
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[7]=0x00000371,// 881
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[0]=0x00000059,// 89
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[1]=0x00000063,// 99
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[2]=0x00000075,// 117
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[3]=0x00000060,// 96
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[4]=0x00000071,// 113
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[5]=0x00000086,// 134
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[6]=0x00000079,// 121
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[7]=0x00000086,// 134
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[0]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[1]=0x00000028,// 40
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[2]=0x0000003a,// 58
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[3]=0x0000002e,// 46
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[4]=0x00000033,// 51
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[5]=0x00000028,// 40
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[6]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[7]=0x0000002f,// 47
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[8]=0x00000031,// 49
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[9]=0x0000003b,// 59
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[10]=0x0000002a,// 42
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[11]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[12]=0x0000002c,// 44
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[13]=0x0000004a,// 74
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[14]=0x00000034,// 52
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[15]=0x00000042,// 66
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[16]=0x0000002d,// 45
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[17]=0x00000036,// 54
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[18]=0x0000003b,// 59
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[19]=0x0000002b,// 43
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[20]=0x00000036,// 54
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[21]=0x0000002c,// 44
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[22]=0x0000004a,// 74
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[23]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[24]=0x0000003b,// 59
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[25]=0x00000038,// 56
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[26]=0x00000037,// 55
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[27]=0x00000037,// 55
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[28]=0x00000027,// 39
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[29]=0x00000032,// 50
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[30]=0x0000002b,// 43
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[31]=0x0000003e,// 62
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[32]=0x00000029,// 41
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[33]=0x00000031,// 49
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[34]=0x0000002a,// 42
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[35]=0x0000002f,// 47
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[36]=0x0000004a,// 74
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[37]=0x00000041,// 65
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[38]=0x00000045,// 69
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[39]=0x0000003f,// 63
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[40]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[41]=0x00000031,// 49
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[42]=0x00000049,// 73
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[43]=0x00000040,// 64
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[44]=0x00000041,// 65
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[45]=0x00000050,// 80
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[46]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[47]=0x0000004c,// 76
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[48]=0x0000003a,// 58
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[49]=0x00000060,// 96
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[50]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[51]=0x00000055,// 85
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[52]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[53]=0x00000047,// 71
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[54]=0x0000005b,// 91
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[55]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[56]=0x00000053,// 83
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[57]=0x00000043,// 67
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[58]=0x00000052,// 82
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[59]=0x00000043,// 67
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[60]=0x00000051,// 81
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[61]=0x00000037,// 55
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[62]=0x0000004a,// 74
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[63]=0x00000053,// 83
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[64]=0x00000037,// 55
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[65]=0x0000004c,// 76
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[66]=0x0000003e,// 62
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[67]=0x00000057,// 87
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[68]=0x0000003e,// 62
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[69]=0x0000004a,// 74
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[70]=0x00000040,// 64
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[71]=0x00000046,// 70
+	#endif
+	                                                //total 72
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref =
+	{
+		0,  40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 48, 40, 48,
+		40, 48, 40, 48
+	},                                                     //total 44
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref =
+	{
+		0,  32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[0].reserve_training_parameter = { 0 },
+
+	//DDR frequercy 2
+	.cfg_board_SI_setting_ps[1].DRAMFreq = 667,
+	.cfg_board_SI_setting_ps[1].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[1].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[1].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT0,
+	.cfg_board_SI_setting_ps[1].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_ohm = DDR_DRAM_DDR4_DRV_34_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_odt_ohm = DDR_DRAM_DDR4_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_wr_odt_ohm = DDR_DRAM_DDR_WR_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_ac_odt_ohm = DDR_DRAM_DDR_AC_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[1].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[1].vref_ac_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_dram_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[1].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[1].ac_trace_delay_org =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].ac_trace_delay =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].write_dqs_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0
+	},
+	.cfg_ddr_training_delay_ps[1].write_dq_bit_delay =
+	{
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+	},
+	.cfg_ddr_training_delay_ps[1].read_dqs_gate_delay =
+	{
+		192, 192, 192, 192, 192, 192, 192, 192
+	},                                                     //total 8
+	.cfg_ddr_training_delay_ps[1].read_dqs_delay =
+	{
+		64, 64, 64, 64, 64, 64, 64, 64
+	},                                                                  //total 8
+	.cfg_ddr_training_delay_ps[1].read_dq_bit_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0
+	},                                                     //total 72
+	.cfg_ddr_training_delay_ps[1].soc_bit_vref =
+	{
+		0,  40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40
+	},                                                     //total 44
+	.cfg_ddr_training_delay_ps[1].dram_bit_vref =
+	{
+		0,  32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].reserve_training_parameter = { 0 },
+},
+#endif //end AP222 4layer 4pcs ddr4 rank01
+
+#if 1  //timing_config,T212_DONGLE 4layer LPDDR4 rank01
+{
+	//T212_DONGLE 4layer LPDDR4 rank01
+	.cfg_board_common_setting.timming_magic					= 0,
+	.cfg_board_common_setting.timming_max_valid_configs			= sizeof(__ddr_setting[0]) / sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_version			= 0,
+	.cfg_board_common_setting.timming_struct_org_size			= sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_real_size			= 0,                                       //0
+	.cfg_board_common_setting.fast_boot					= { 0 },
+	.cfg_board_common_setting.ddr_func					= DDR_FUNC_CONFIG_DFE_FUNCTION,
+	.cfg_board_common_setting.board_id					= CONFIG_BOARD_ID_MASK,
+	.cfg_board_common_setting.DramType					= CONFIG_DDR_TYPE_LPDDR4,
+	.cfg_board_common_setting.dram_rank_config				= CONFIG_DDR0_32BIT_RANK01_CH0,
+	.cfg_board_common_setting.DisabledDbyte					= CONFIG_DISABLE_D32_D63,
+	.cfg_board_common_setting.dram_cs0_base_add				= 0,
+	.cfg_board_common_setting.dram_cs1_base_add				= 0,
+	.cfg_board_common_setting.dram_cs0_size_MB				= CONFIG_DDR0_SIZE_1024MB,//CONFIG_DDR0_SIZE_AUTO_SIZE,CONFIG_DDR0_SIZE_1024MB,
+	.cfg_board_common_setting.dram_cs1_size_MB				= CONFIG_DDR1_SIZE_1024MB,
+	.cfg_board_common_setting.dram_x4x8x16_mode				= CONFIG_DRAM_MODE_X16,
+	.cfg_board_common_setting.Is2Ttiming					= CONFIG_USE_DDR_1T_MODE,
+	.cfg_board_common_setting.log_level					= LOG_LEVEL_BASIC,
+	.cfg_board_common_setting.ddr_rdbi_wr_enable				= DDR_WRITE_READ_DBI_DISABLE,//DDR_WRITE_READ_DBI_DISABLE,DDR_READ_DBI_ENABLE
+	.cfg_board_common_setting.pll_ssc_mode					= DDR_PLL_SSC_DISABLE,
+	.cfg_board_common_setting.org_tdqs2dq					= 0,
+	.cfg_board_common_setting.reserve1_test_function			= { 0 },
+	.cfg_board_common_setting.ddr_dmc_remap					= DDR_DMC_REMAP_LPDDR4_32BIT,//DDR_DMC_REMAP_LPDDR4_32BIT,//DDR_DMC_REMAP_DDR3_32BIT
+
+	//s4 lpddr4 ac pinmux
+	.cfg_board_common_setting.ac_pinmux					=
+	{
+		0,	0,	0,	1,	0,	1,	2,	0,
+		5,	1,	0,	0,	0,	1,	0,	2,
+		0,	3,	0,	3,	5,	0,	0,	0,
+		0,	0,	4,	4,	0,	0,	0,	0,
+		0,	0,	0
+	},
+	.cfg_board_common_setting.ddr_dqs_swap					= 0,
+	.cfg_board_common_setting.ddr_dq_remap					=
+	{
+		8,	12,	13,	11,	14,	9,	10,	15,
+		0,	2,	5,	6,	3,	7,	1,	4,
+		27,	31,	28,	24,	25,	29,	26,	30,
+		21,	18,	22,	19,	16,	17,	23,	20,
+		33,	32,	35,	34
+	},                                                           //d0-d31 dm0 dm1 dm2 dm3
+	.cfg_board_common_setting.ddr_vddee_setting				= { 0 },
+	//DDR frequercy 1
+	.cfg_board_SI_setting_ps[0].DRAMFreq = 1320,
+	.cfg_board_SI_setting_ps[0].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[0].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[0].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT0,
+	.cfg_board_SI_setting_ps[0].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_80_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_ohm = DDR_DRAM_LPDDR4_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_odt_ohm = DDR_DRAM_LPDDR4_ODT_80_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_wr_odt_ohm = DDR_DRAM_DDR_WR_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_ac_odt_ohm = DDR_DRAM_LPDDR4_AC_ODT_120_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[0].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[0].vref_ac_permil = 300,
+	.cfg_board_SI_setting_ps[0].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[0].vref_dram_data_permil = 330,          //330
+	.cfg_board_SI_setting_ps[0].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[0].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[0].ac_trace_delay_org =
+	{
+		64 + 128,	64 + 128,	128,	128,	64 + 128,      64 + 128,      0 + 128,	     0 + 128,      //0,0,0,0,0,0,0,0,
+		128 + 20 + 128, 128 + 20 + 128, 128 + 60 + 128 - 44, 128 + 20 + 128 - 36, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[0].ac_trace_delay =
+	{
+		64 + 128,	64 + 128,	128,	128,	64 + 128,      64 + 128,      0 + 128,	     128 + 128,   //0,0,0,0,0,0,0,0,
+		128 + 20 + 128, 128 + 20 + 128, 128 + 60 + 128 - 44, 128 + 20 + 128 - 36, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,
+	},
+
+#if 1
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[0]=0x0000006e,// 110
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[1]=0x0000008c,// 140
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[2]=0x0000006e,// 110
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[3]=0x0000008c,// 140
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[4]=0x0000006e,// 110
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[5]=0x00000082,// 130
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[6]=0x0000006e,// 110
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[7]=0x0000008c,// 140
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[0]=0x00000153,// 339
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[1]=0x00000144,// 324
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[2]=0x0000014c,// 332
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[3]=0x0000014d,// 333
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[4]=0x0000014b,// 331
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[5]=0x00000135,// 309
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[6]=0x0000014c,// 332
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[7]=0x00000152,// 338
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[8]=0x00000142,// 322
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[9]=0x0000016e,// 366
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[10]=0x00000145,// 325
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[11]=0x00000157,// 343
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[12]=0x00000159,// 345
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[13]=0x00000169,// 361
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[14]=0x00000158,// 344
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[15]=0x00000162,// 354
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[16]=0x00000158,// 344
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[17]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[18]=0x0000015d,// 349
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[19]=0x00000142,// 322
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[20]=0x00000147,// 327
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[21]=0x0000013c,// 316
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[22]=0x0000014f,// 335
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[23]=0x0000013f,// 319
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[24]=0x0000014a,// 330
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[25]=0x0000014b,// 331
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[26]=0x0000014d,// 333
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[27]=0x0000016e,// 366
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[28]=0x0000014e,// 334
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[29]=0x00000164,// 356
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[30]=0x0000015e,// 350
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[31]=0x0000016b,// 363
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[32]=0x00000159,// 345
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[33]=0x00000163,// 355
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[34]=0x00000159,// 345
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[35]=0x0000015e,// 350
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[36]=0x00000155,// 341
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[37]=0x00000145,// 325
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[38]=0x0000014e,// 334
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[39]=0x0000014f,// 335
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[40]=0x0000014e,// 334
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[41]=0x00000138,// 312
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[42]=0x0000014d,// 333
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[43]=0x00000154,// 340
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[44]=0x00000145,// 325
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[45]=0x00000166,// 358
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[46]=0x0000013e,// 318
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[47]=0x00000151,// 337
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[48]=0x00000151,// 337
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[49]=0x00000161,// 353
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[50]=0x00000152,// 338
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[51]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[52]=0x00000150,// 336
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[53]=0x00000153,// 339
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[54]=0x00000160,// 352
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[55]=0x00000144,// 324
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[56]=0x0000014c,// 332
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[57]=0x00000140,// 320
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[58]=0x00000152,// 338
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[59]=0x00000142,// 322
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[60]=0x0000014d,// 333
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[61]=0x0000014e,// 334
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[62]=0x00000150,// 336
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[63]=0x00000172,// 370
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[64]=0x00000153,// 339
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[65]=0x00000168,// 360
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[66]=0x00000162,// 354
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[67]=0x0000016e,// 366
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[68]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[69]=0x00000166,// 358
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[70]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[71]=0x00000163,// 355
+
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[0]=0x000003a5,// 933
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[1]=0x00000399,// 921
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[2]=0x000003aa,// 938
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[3]=0x0000038e,// 910
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[4]=0x0000034e,// 846
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[5]=0x00000444,// 1092
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[6]=0x00000354,// 852
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[7]=0x00000337,// 823
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[0]=0x0000007f,// 127
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[1]=0x00000085,// 133
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[2]=0x00000079,// 121
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[3]=0x00000086,// 134
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[4]=0x00000081,// 129
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[5]=0x00000089,// 137
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[6]=0x00000085,// 133
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[7]=0x00000092,// 146
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[0]=0x00000046,// 70
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[1]=0x00000037,// 55
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[2]=0x00000047,// 71
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[3]=0x00000041,// 65
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[4]=0x00000048,// 72
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[5]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[6]=0x00000047,// 71
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[7]=0x0000003c,// 60
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[8]=0x00000040,// 64
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[9]=0x00000052,// 82
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[10]=0x00000031,// 49
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[11]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[12]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[13]=0x00000053,// 83
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[14]=0x0000003f,// 63
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[15]=0x00000053,// 83
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[16]=0x0000003b,// 59
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[17]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[18]=0x00000059,// 89
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[19]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[20]=0x00000043,// 67
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[21]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[22]=0x0000004c,// 76
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[23]=0x00000038,// 56
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[24]=0x00000045,// 69
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[25]=0x0000003f,// 63
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[26]=0x00000041,// 65
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[27]=0x0000005d,// 93
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[28]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[29]=0x0000004b,// 75
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[30]=0x00000040,// 64
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[31]=0x0000005e,// 94
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[32]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[33]=0x00000054,// 84
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[34]=0x00000042,// 66
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[35]=0x00000049,// 73
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[36]=0x0000004a,// 74
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[37]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[38]=0x0000004c,// 76
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[39]=0x00000046,// 70
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[40]=0x0000004b,// 75
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[41]=0x00000036,// 54
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[42]=0x0000004d,// 77
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[43]=0x0000003f,// 63
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[44]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[45]=0x00000055,// 85
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[46]=0x00000032,// 50
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[47]=0x00000048,// 72
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[48]=0x0000003d,// 61
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[49]=0x00000057,// 87
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[50]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[51]=0x00000055,// 85
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[52]=0x00000040,// 64
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[53]=0x00000047,// 71
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[54]=0x00000062,// 98
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[55]=0x0000003d,// 61
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[56]=0x0000004f,// 79
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[57]=0x0000003c,// 60
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[58]=0x00000056,// 86
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[59]=0x00000042,// 66
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[60]=0x00000050,// 80
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[61]=0x00000049,// 73
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[62]=0x0000004b,// 75
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[63]=0x00000067,// 103
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[64]=0x0000003d,// 61
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[65]=0x00000055,// 85
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[66]=0x0000004a,// 74
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[67]=0x00000066,// 102
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[68]=0x00000042,// 66
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[69]=0x0000005e,// 94
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[70]=0x0000004b,// 75
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[71]=0x00000052,// 82
+#endif
+#if 1
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[0]=24,//0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[1]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[2]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[3]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[4]=0x00000019,// 25
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[5]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[6]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[7]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[8]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[9]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[10]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[11]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[12]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[13]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[14]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[15]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[16]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[17]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[18]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[19]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[20]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[21]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[22]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[23]=0x00000019,// 25
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[24]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[25]=0x00000019,// 25
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[26]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[27]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[28]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[29]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[30]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[31]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[32]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[33]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[34]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[35]=0x00000018,// 24
+#endif
+#if 1
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[36]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[37]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[38]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[39]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[40]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[41]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[42]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[43]=0x00000018,// 24
+#endif
+#if 1
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[0] = 0x00000000,    // 0X5b,// 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[1] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[2] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[3] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[4] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[5] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[6] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[7] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[8] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[9] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[10] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[11] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[12] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[13] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[14] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[15] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[16] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[17] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[18] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[19] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[20] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[21] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[22] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[23] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[24] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[25] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[26] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[27] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[28] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[29] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[30] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[31] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[32] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[33] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[34] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[35] = 0x00000000,   // 0
+#endif
+
+	.cfg_ddr_training_delay_ps[0].reserve_training_parameter = {
+		(0 << 7) | 0x08, (0 << 7) | 0x08, (0 << 7) | 0x08, (0 << 7) | 0x08,
+		(0 << 7) | 0x08, (0 << 7) | 0x08, (0 << 7) | 0x08, (0 << 7) | 0x08,
+		(1 << 7) | 0x10, (1 << 7) | 0x10, (1 << 7) | 0x10, (1 << 7) | 0x10,
+		(1 << 7) | 0x10, (1 << 7) | 0x10, (1 << 7) | 0x10, (1 << 7) | 0x10,
+	},
+	//DDR frequercy 2
+	.cfg_board_SI_setting_ps[1].DRAMFreq = 667,
+	.cfg_board_SI_setting_ps[1].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[1].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[1].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT0,
+	.cfg_board_SI_setting_ps[1].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_ohm = DDR_DRAM_DDR4_DRV_34_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_odt_ohm = DDR_DRAM_DDR4_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_wr_odt_ohm = DDR_DRAM_DDR_WR_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_ac_odt_ohm = DDR_DRAM_DDR_AC_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[1].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[1].vref_ac_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_dram_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[1].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[1].ac_trace_delay_org =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].ac_trace_delay =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].write_dqs_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0
+	},
+	.cfg_ddr_training_delay_ps[1].write_dq_bit_delay =
+	{
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+	},
+	.cfg_ddr_training_delay_ps[1].read_dqs_gate_delay =
+	{
+		192, 192, 192, 192, 192, 192, 192, 192
+	},                                                     //total 8
+	.cfg_ddr_training_delay_ps[1].read_dqs_delay =
+	{
+		64, 64, 64, 64, 64, 64, 64, 64
+	},                                                                  //total 8
+	.cfg_ddr_training_delay_ps[1].read_dq_bit_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0
+	},                                                     //total 72
+	.cfg_ddr_training_delay_ps[1].soc_bit_vref =
+	{
+		0,  40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40
+	},                                                     //total 44
+	.cfg_ddr_training_delay_ps[1].dram_bit_vref =
+	{
+		0,  32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].reserve_training_parameter = { 0 },
+},
+#endif //end T212_DONGLE 4layer LPDDR4 rank01
+
+
+#if 1  //timing_config,4layer 2pcs ddr4 rank0, gangzhen pcb.
+{
+	//4layer 2pcs ddr4 rank0, gangzhen pcb.
+	.cfg_board_common_setting.timming_magic					= 0,
+	.cfg_board_common_setting.timming_max_valid_configs			= sizeof(__ddr_setting[0]) / sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_version			= 0,
+	.cfg_board_common_setting.timming_struct_org_size			= sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_real_size			= 0,                                       //0
+	.cfg_board_common_setting.fast_boot					= { 0,					   0,(1 << 3) | (4) },
+	.cfg_board_common_setting.ddr_func					= 0,
+	.cfg_board_common_setting.board_id					= CONFIG_BOARD_ID_MASK,
+	.cfg_board_common_setting.DramType					= CONFIG_DDR_TYPE_DDR4,
+	.cfg_board_common_setting.dram_rank_config				= CONFIG_DDR0_32BIT_RANK0_CH0,
+	.cfg_board_common_setting.DisabledDbyte					= CONFIG_DISABLE_D32_D63,
+	.cfg_board_common_setting.dram_cs0_base_add				= 0,
+	.cfg_board_common_setting.dram_cs1_base_add				= 0,
+	.cfg_board_common_setting.dram_cs0_size_MB				= CONFIG_DDR0_SIZE_2048MB,
+	.cfg_board_common_setting.dram_cs1_size_MB				= CONFIG_DDR1_SIZE_0MB,
+	.cfg_board_common_setting.dram_x4x8x16_mode				= CONFIG_DRAM_MODE_X16,
+	.cfg_board_common_setting.Is2Ttiming					= CONFIG_USE_DDR_2T_MODE,
+	.cfg_board_common_setting.log_level					= LOG_LEVEL_BASIC,
+	.cfg_board_common_setting.ddr_rdbi_wr_enable				= DDR_WRITE_READ_DBI_DISABLE,
+	.cfg_board_common_setting.pll_ssc_mode					= DDR_PLL_SSC_DISABLE,
+	.cfg_board_common_setting.org_tdqs2dq					= 0,
+	.cfg_board_common_setting.reserve1_test_function			= { 0 },
+	.cfg_board_common_setting.ddr_dmc_remap					= DDR_DMC_REMAP_DDR4_32BIT,
+	//af419 ac pinmux
+	#if 0
+	.cfg_board_common_setting.ac_pinmux					=
+	{
+		0,  0, 0,  1,  2,  3,  27, 12,
+		21, 9, 8,  0,  14, 10, 6,  7,
+		20, 5, 22, 13, 15, 2,  0,  0,
+		0,  0, 11, 26, 4,  0,  0,  25,
+		3,  1,
+	},
+	#endif
+	//s4 ddr4 ac pinmux
+	.cfg_board_common_setting.ac_pinmux					=
+	{
+		0,	0,	0,	1,	2,	3,
+		27,	10,	25,	5,	28,	11,	24,	0,	26,	7,	4,	21,	2,	20,	8,	13,	0,	0,	0,	0,	6,	12,	3,	0,	0,	9,	1,	23,	0
+	},
+	.cfg_board_common_setting.ddr_dqs_swap					= 0,
+	.cfg_board_common_setting.ddr_dq_remap					=
+	{
+		0,  1,	2,  3,	4,  5,	6,  7,
+		8,  9,	10, 11, 12, 13, 14, 15,
+		16, 17, 18, 19, 20, 21, 22, 23,
+		24, 25, 26, 27, 28, 29, 30, 31,
+		32, 33, 34, 35
+	},                                                           //d0-d31 dm0 dm1 dm2 dm3
+	.cfg_board_common_setting.ddr_vddee_setting				= { 0 },
+	.cfg_board_SI_setting_ps[0].DRAMFreq = 1320,
+	.cfg_board_SI_setting_ps[0].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[0].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[0].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT0,
+	.cfg_board_SI_setting_ps[0].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_ohm = DDR_DRAM_DDR4_DRV_34_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_odt_ohm = DDR_DRAM_DDR4_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_wr_odt_ohm = DDR_DRAM_DDR_WR_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_ac_odt_ohm = DDR_DRAM_DDR_AC_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[0].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[0].vref_ac_permil = 0,
+	.cfg_board_SI_setting_ps[0].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[0].vref_dram_data_permil = 630,
+	.cfg_board_SI_setting_ps[0].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[0].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[0].ac_trace_delay_org =
+	{
+		128, 128, 128 - 40, 128, 128, 128, 128, 128,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[0].ac_trace_delay =
+	{
+		128, 128, 128 - 40, 128, 128, 128, 128, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384,
+	},
+
+	#if 1
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[0]=0x000000c8,// 200
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[1]=0x000000c3,// 195
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[2]=0x000000b4,// 180
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[3]=0x000000af,// 175
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[4]=0x00000102,// 258
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[5]=0x00000102,// 258
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[6]=0x00000102,// 258
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[7]=0x00000102,// 258
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[0]=0x0000010b,// 267
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[1]=0x000000f7,// 247
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[2]=0x00000105,// 261
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[3]=0x00000100,// 256
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[4]=0x000000f5,// 245
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[5]=0x000000e4,// 228
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[6]=0x000000ff,// 255
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[7]=0x000000fe,// 254
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[8]=0x000000f8,// 248
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[9]=0x0000010e,// 270
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[10]=0x000000f3,// 243
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[11]=0x00000106,// 262
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[12]=0x000000fa,// 250
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[13]=0x00000100,// 256
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[14]=0x000000fa,// 250
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[15]=0x00000107,// 263
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[16]=0x000000fd,// 253
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[17]=0x00000100,// 256
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[18]=0x00000102,// 258
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[19]=0x000000e9,// 233
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[20]=0x000000ff,// 255
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[21]=0x000000ef,// 239
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[22]=0x00000100,// 256
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[23]=0x000000f8,// 248
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[24]=0x000000f2,// 242
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[25]=0x000000fa,// 250
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[26]=0x000000f3,// 243
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[27]=0x00000111,// 273
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[28]=0x000000ec,// 236
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[29]=0x00000103,// 259
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[30]=0x000000f9,// 249
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[31]=0x0000010c,// 268
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[32]=0x000000f3,// 243
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[33]=0x000000f9,// 249
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[34]=0x000000f6,// 246
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[35]=0x000000ff,// 255
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[36]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[37]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[38]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[39]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[40]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[41]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[42]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[43]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[44]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[45]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[46]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[47]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[48]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[49]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[50]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[51]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[52]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[53]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[54]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[55]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[56]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[57]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[58]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[59]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[60]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[61]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[62]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[63]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[64]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[65]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[66]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[67]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[68]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[69]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[70]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[71]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[0]=0x0000032d,// 813
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[1]=0x0000032a,// 810
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[2]=0x00000337,// 823
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[3]=0x00000344,// 836
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[4]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[5]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[6]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[7]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[0]=0x0000008c,// 140
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[1]=0x00000078,// 120
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[2]=0x0000007a,// 122
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[3]=0x00000063,// 99
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[4]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[5]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[6]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[7]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[0]=0x00000050,// 80
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[1]=0x0000003c,// 60
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[2]=0x0000004b,// 75
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[3]=0x0000003f,// 63
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[4]=0x0000004c,// 76
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[5]=0x00000033,// 51
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[6]=0x0000004e,// 78
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[7]=0x0000003a,// 58
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[8]=0x00000043,// 67
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[9]=0x00000053,// 83
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[10]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[11]=0x00000045,// 69
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[12]=0x0000002e,// 46
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[13]=0x00000045,// 69
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[14]=0x0000003a,// 58
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[15]=0x00000051,// 81
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[16]=0x0000003c,// 60
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[17]=0x00000040,// 64
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[18]=0x00000050,// 80
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[19]=0x0000002f,// 47
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[20]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[21]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[22]=0x00000051,// 81
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[23]=0x00000047,// 71
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[24]=0x00000043,// 67
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[25]=0x0000004d,// 77
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[26]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[27]=0x00000054,// 84
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[28]=0x00000030,// 48
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[29]=0x00000043,// 67
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[30]=0x00000030,// 48
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[31]=0x00000051,// 81
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[32]=0x00000032,// 50
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[33]=0x00000041,// 65
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[34]=0x00000030,// 48
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[35]=0x0000003d,// 61
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[36]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[37]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[38]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[39]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[40]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[41]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[42]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[43]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[44]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[45]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[46]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[47]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[48]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[49]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[50]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[51]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[52]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[53]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[54]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[55]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[56]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[57]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[58]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[59]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[60]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[61]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[62]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[63]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[64]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[65]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[66]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[67]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[68]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[69]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[70]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[71]=0x00000000,// 0
+	#endif
+	                                                //total 72
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref =
+	{
+	0
+	},                                                     //total 44
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref =
+	{
+	0
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[0].reserve_training_parameter = { 0x7,0x3,0x5,0x2 },
+
+	.cfg_board_SI_setting_ps[1].DRAMFreq = 667,
+	.cfg_board_SI_setting_ps[1].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[1].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[1].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT0,
+	.cfg_board_SI_setting_ps[1].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_ohm = DDR_DRAM_DDR4_DRV_34_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_odt_ohm = DDR_DRAM_DDR4_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_wr_odt_ohm = DDR_DRAM_DDR_WR_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_ac_odt_ohm = DDR_DRAM_DDR_AC_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[1].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[1].vref_ac_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_dram_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[1].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[1].ac_trace_delay_org =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].ac_trace_delay =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].write_dqs_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0
+	},
+	.cfg_ddr_training_delay_ps[1].write_dq_bit_delay =
+	{
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+	},
+	.cfg_ddr_training_delay_ps[1].read_dqs_gate_delay =
+	{
+		192, 192, 192, 192, 192, 192, 192, 192
+	},                                                     //total 8
+	.cfg_ddr_training_delay_ps[1].read_dqs_delay =
+	{
+		64, 64, 64, 64, 64, 64, 64, 64
+	},                                                                  //total 8
+	.cfg_ddr_training_delay_ps[1].read_dq_bit_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0
+	},                                                     //total 72
+	.cfg_ddr_training_delay_ps[1].soc_bit_vref =
+	{
+		0,  40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40
+	},                                                     //total 44
+	.cfg_ddr_training_delay_ps[1].dram_bit_vref =
+	{
+		0,  32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].reserve_training_parameter = { 0 },
+},
+#endif  //end 4layer 2pcs ddr4 rank0, gangzhen pcb.
+
+
+#if 0  //timing_config,AP229 4layer 2pcs ddr4 rank0
+{
+	//AP229 4layer 2pcs ddr4 rank0
+	.cfg_board_common_setting.timming_magic					= 0,
+	.cfg_board_common_setting.timming_max_valid_configs			= sizeof(__ddr_setting[1]) / sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_version			= 0,
+	.cfg_board_common_setting.timming_struct_org_size			= sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_real_size			= 0,                                       //0
+	.cfg_board_common_setting.fast_boot					= { 0,					   0,(1 << 3) | (4) },
+	.cfg_board_common_setting.ddr_func					= 0,
+	.cfg_board_common_setting.board_id					= CONFIG_BOARD_ID_MASK,
+	.cfg_board_common_setting.DramType					= CONFIG_DDR_TYPE_DDR4,
+	.cfg_board_common_setting.dram_rank_config				= CONFIG_DDR0_32BIT_RANK0_CH0,
+	.cfg_board_common_setting.DisabledDbyte					= CONFIG_DISABLE_D32_D63,
+	.cfg_board_common_setting.dram_cs0_base_add				= 0,
+	.cfg_board_common_setting.dram_cs1_base_add				= 0,
+	.cfg_board_common_setting.dram_cs0_size_MB				= CONFIG_DDR0_SIZE_2048MB,
+	.cfg_board_common_setting.dram_cs1_size_MB				= CONFIG_DDR1_SIZE_0MB,
+	.cfg_board_common_setting.dram_x4x8x16_mode				= CONFIG_DRAM_MODE_X16,
+	.cfg_board_common_setting.Is2Ttiming					= CONFIG_USE_DDR_2T_MODE,
+	.cfg_board_common_setting.log_level					= LOG_LEVEL_BASIC,
+	.cfg_board_common_setting.ddr_rdbi_wr_enable				= DDR_WRITE_READ_DBI_DISABLE,
+	.cfg_board_common_setting.pll_ssc_mode					= DDR_PLL_SSC_DISABLE,
+	.cfg_board_common_setting.org_tdqs2dq					= 0,
+	.cfg_board_common_setting.reserve1_test_function			= { 0 },
+	.cfg_board_common_setting.ddr_dmc_remap					= DDR_DMC_REMAP_DDR4_32BIT,
+	//af419 ac pinmux
+	#if 0
+	.cfg_board_common_setting.ac_pinmux					=
+	{
+		0,  0, 0,  1,  2,  3,  27, 12,
+		21, 9, 8,  0,  14, 10, 6,  7,
+		20, 5, 22, 13, 15, 2,  0,  0,
+		0,  0, 11, 26, 4,  0,  0,  25,
+		3,  1,
+	},
+	#endif
+	//s4 ddr4 ac pinmux
+	.cfg_board_common_setting.ac_pinmux					=
+	{
+		0,	0,	0,	1,	2,	3,
+		27,	10,	25,	5,	28,	11,	24,	0,	26,	7,	4,	21,	2,	20,	8,	13,	0,	0,	0,	0,	6,	12,	3,	0,	0,	9,	1,	23,	0
+	},
+	.cfg_board_common_setting.ddr_dqs_swap					= 0,
+	.cfg_board_common_setting.ddr_dq_remap					=
+	{
+		0,  1,	2,  3,	4,  5,	6,  7,
+		8,  9,	10, 11, 12, 13, 14, 15,
+		16, 17, 18, 19, 20, 21, 22, 23,
+		24, 25, 26, 27, 28, 29, 30, 31,
+		32, 33, 34, 35
+	},                                                           //d0-d31 dm0 dm1 dm2 dm3
+	.cfg_board_common_setting.ddr_vddee_setting				= { 0 },
+	.cfg_board_SI_setting_ps[0].DRAMFreq = 1320,
+	.cfg_board_SI_setting_ps[0].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[0].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[0].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT0,
+	.cfg_board_SI_setting_ps[0].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_ohm = DDR_DRAM_DDR4_DRV_34_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_odt_ohm = DDR_DRAM_DDR4_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_wr_odt_ohm = DDR_DRAM_DDR_WR_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_ac_odt_ohm = DDR_DRAM_DDR_AC_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[0].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[0].vref_ac_permil = 0,
+	.cfg_board_SI_setting_ps[0].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[0].vref_dram_data_permil = 0,
+	.cfg_board_SI_setting_ps[0].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[0].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[0].ac_trace_delay_org =
+	{
+		128, 128, 128 - 40, 128, 128, 128, 128, 128,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[0].ac_trace_delay =
+	{
+		128, 128, 128 - 40, 128, 128, 128, 128, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384, 384, 384, 384, 384,
+		384, 384, 384,	    384,
+	},
+
+	#if 1
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[0]=0x00000131,// 305
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[1]=0x00000127,// 295
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[2]=0x00000136,// 310
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[3]=0x00000127,// 295
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[4]=0x00000102,// 258
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[5]=0x00000102,// 258
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[6]=0x00000102,// 258
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[7]=0x00000102,// 258
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[0]=0x0000017a,// 378
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[1]=0x00000164,// 356
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[2]=0x0000017d,// 381
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[3]=0x00000174,// 372
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[4]=0x00000176,// 374
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[5]=0x00000160,// 352
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[6]=0x0000017c,// 380
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[7]=0x0000017a,// 378
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[8]=0x0000016e,// 366
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[9]=0x00000175,// 373
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[10]=0x00000143,// 323
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[11]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[12]=0x0000015e,// 350
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[13]=0x0000017b,// 379
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[14]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[15]=0x00000172,// 370
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[16]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[17]=0x0000015e,// 350
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[18]=0x00000178,// 376
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[19]=0x0000014f,// 335
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[20]=0x00000165,// 357
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[21]=0x00000160,// 352
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[22]=0x00000175,// 373
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[23]=0x00000168,// 360
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[24]=0x0000015e,// 350
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[25]=0x00000173,// 371
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[26]=0x00000164,// 356
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[27]=0x00000178,// 376
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[28]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[29]=0x0000015f,// 351
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[30]=0x00000153,// 339
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[31]=0x00000170,// 368
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[32]=0x0000015a,// 346
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[33]=0x0000015d,// 349
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[34]=0x00000153,// 339
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[35]=0x00000164,// 356
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[36]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[37]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[38]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[39]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[40]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[41]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[42]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[43]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[44]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[45]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[46]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[47]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[48]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[49]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[50]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[51]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[52]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[53]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[54]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[55]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[56]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[57]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[58]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[59]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[60]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[61]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[62]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[63]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[64]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[65]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[66]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[67]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[68]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[69]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[70]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[71]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[0]=0x00000421,// 1057
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[1]=0x00000420,// 1056
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[2]=0x0000041a,// 1050
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[3]=0x0000041a,// 1050
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[4]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[5]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[6]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[7]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[0]=0x00000085,// 133
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[1]=0x00000093,// 147
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[2]=0x00000099,// 153
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[3]=0x0000008a,// 138
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[4]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[5]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[6]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[7]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[0]=0x00000054,// 84
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[1]=0x0000003c,// 60
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[2]=0x0000004d,// 77
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[3]=0x00000048,// 72
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[4]=0x0000004f,// 79
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[5]=0x00000030,// 48
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[6]=0x00000057,// 87
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[7]=0x00000046,// 70
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[8]=0x00000048,// 72
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[9]=0x00000066,// 102
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[10]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[11]=0x00000052,// 82
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[12]=0x00000042,// 66
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[13]=0x00000067,// 103
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[14]=0x0000004d,// 77
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[15]=0x0000005f,// 95
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[16]=0x00000046,// 70
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[17]=0x00000051,// 81
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[18]=0x00000057,// 87
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[19]=0x0000003c,// 60
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[20]=0x00000052,// 82
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[21]=0x00000045,// 69
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[22]=0x0000006c,// 108
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[23]=0x00000060,// 96
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[24]=0x0000004f,// 79
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[25]=0x0000006a,// 106
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[26]=0x00000055,// 85
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[27]=0x00000060,// 96
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[28]=0x0000003c,// 60
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[29]=0x00000041,// 65
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[30]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[31]=0x00000069,// 105
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[32]=0x00000033,// 51
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[33]=0x0000003f,// 63
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[34]=0x00000033,// 51
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[35]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[36]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[37]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[38]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[39]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[40]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[41]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[42]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[43]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[44]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[45]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[46]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[47]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[48]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[49]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[50]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[51]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[52]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[53]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[54]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[55]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[56]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[57]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[58]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[59]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[60]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[61]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[62]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[63]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[64]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[65]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[66]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[67]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[68]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[69]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[70]=0x00000000,// 0
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[71]=0x00000000,// 0
+	#endif
+	                                                //total 72
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref =
+	{
+		0,  40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 48, 40, 48,
+		40, 48, 40, 48
+	},                                                     //total 44
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref =
+	{
+		0,  32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[0].reserve_training_parameter = { 0 },
+
+	.cfg_board_SI_setting_ps[1].DRAMFreq = 667,
+	.cfg_board_SI_setting_ps[1].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[1].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[1].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT0,
+	.cfg_board_SI_setting_ps[1].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_ohm = DDR_DRAM_DDR4_DRV_34_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_odt_ohm = DDR_DRAM_DDR4_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_wr_odt_ohm = DDR_DRAM_DDR_WR_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_ac_odt_ohm = DDR_DRAM_DDR_AC_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[1].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[1].vref_ac_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_dram_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[1].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[1].ac_trace_delay_org =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].ac_trace_delay =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].write_dqs_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0
+	},
+	.cfg_ddr_training_delay_ps[1].write_dq_bit_delay =
+	{
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+	},
+	.cfg_ddr_training_delay_ps[1].read_dqs_gate_delay =
+	{
+		192, 192, 192, 192, 192, 192, 192, 192
+	},                                                     //total 8
+	.cfg_ddr_training_delay_ps[1].read_dqs_delay =
+	{
+		64, 64, 64, 64, 64, 64, 64, 64
+	},                                                                  //total 8
+	.cfg_ddr_training_delay_ps[1].read_dq_bit_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0
+	},                                                     //total 72
+	.cfg_ddr_training_delay_ps[1].soc_bit_vref =
+	{
+		0,  40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40
+	},                                                     //total 44
+	.cfg_ddr_training_delay_ps[1].dram_bit_vref =
+	{
+		0,  32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].reserve_training_parameter = { 0 },
+},
+#endif  //end AP229 4layer 2pcs ddr4 rank0
+
+
+#if 0  //timing_config,T212_DONGLE 4layer LPDDR4 rank0
+{
+	//T212_DONGLE 4layer LPDDR4 rank0
+	.cfg_board_common_setting.timming_magic					= 0,
+	.cfg_board_common_setting.timming_max_valid_configs			= sizeof(__ddr_setting[0]) / sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_version			= 0,
+	.cfg_board_common_setting.timming_struct_org_size			= sizeof(ddr_set_t),
+	.cfg_board_common_setting.timming_struct_real_size			= 0,                                       //0
+	.cfg_board_common_setting.fast_boot					= { 0 },
+	.cfg_board_common_setting.ddr_func					= DDR_FUNC_CONFIG_DFE_FUNCTION,
+	.cfg_board_common_setting.board_id					= CONFIG_BOARD_ID_MASK,
+	.cfg_board_common_setting.DramType					= CONFIG_DDR_TYPE_LPDDR4,
+	.cfg_board_common_setting.dram_rank_config				= CONFIG_DDR0_32BIT_RANK0_CH0,
+	.cfg_board_common_setting.DisabledDbyte					= CONFIG_DISABLE_D32_D63,
+	.cfg_board_common_setting.dram_cs0_base_add				= 0,
+	.cfg_board_common_setting.dram_cs1_base_add				= 0,
+	.cfg_board_common_setting.dram_cs0_size_MB				= CONFIG_DDR0_SIZE_1024MB,//CONFIG_DDR0_SIZE_AUTO_SIZE,CONFIG_DDR0_SIZE_1024MB,
+	.cfg_board_common_setting.dram_cs1_size_MB				= CONFIG_DDR1_SIZE_0MB,
+	.cfg_board_common_setting.dram_x4x8x16_mode				= CONFIG_DRAM_MODE_X16,
+	.cfg_board_common_setting.Is2Ttiming					= CONFIG_USE_DDR_1T_MODE,
+	.cfg_board_common_setting.log_level					= LOG_LEVEL_BASIC,
+	.cfg_board_common_setting.ddr_rdbi_wr_enable				= DDR_WRITE_READ_DBI_DISABLE,//DDR_WRITE_READ_DBI_DISABLE,DDR_READ_DBI_ENABLE
+	.cfg_board_common_setting.pll_ssc_mode					= DDR_PLL_SSC_DISABLE,
+	.cfg_board_common_setting.org_tdqs2dq					= 0,
+	.cfg_board_common_setting.reserve1_test_function			= { 0 },
+	.cfg_board_common_setting.ddr_dmc_remap					= DDR_DMC_REMAP_LPDDR4_32BIT,//DDR_DMC_REMAP_LPDDR4_32BIT,//DDR_DMC_REMAP_DDR3_32BIT
+
+	//s4 lpddr4 ac pinmux
+	.cfg_board_common_setting.ac_pinmux					=
+	{
+		0,	0,	0,	1,	0,	1,	2,	0,
+		5,	1,	0,	0,	0,	1,	0,	2,
+		0,	3,	0,	3,	5,	0,	0,	0,
+		0,	0,	4,	4,	0,	0,	0,	0,
+		0,	0,	0
+	},
+	.cfg_board_common_setting.ddr_dqs_swap					= 0,
+	.cfg_board_common_setting.ddr_dq_remap					=
+	{
+		8,	12,	13,	11,	14,	9,	10,	15,
+		0,	2,	5,	6,	3,	7,	1,	4,
+		27,	31,	28,	24,	25,	29,	26,	30,
+		21,	18,	22,	19,	16,	17,	23,	20,
+		33,	32,	35,	34
+	},                                                           //d0-d31 dm0 dm1 dm2 dm3
+	.cfg_board_common_setting.ddr_vddee_setting				= { 0 },
+	//DDR frequercy 1
+	.cfg_board_SI_setting_ps[0].DRAMFreq = 1320,
+	.cfg_board_SI_setting_ps[0].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[0].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[0].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT0,
+	.cfg_board_SI_setting_ps[0].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_80_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_ohm = DDR_DRAM_LPDDR4_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_odt_ohm = DDR_DRAM_LPDDR4_ODT_80_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_wr_odt_ohm = DDR_DRAM_DDR_WR_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[0].dram_ac_odt_ohm = DDR_DRAM_LPDDR4_AC_ODT_120_OHM,
+	.cfg_board_SI_setting_ps[0].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[0].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[0].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[0].vref_ac_permil = 300,
+	.cfg_board_SI_setting_ps[0].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[0].vref_dram_data_permil = 330,          //330
+	.cfg_board_SI_setting_ps[0].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[0].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[0].ac_trace_delay_org =
+	{
+		64 + 128,	64 + 128,	128,	128,	64 + 128,      64 + 128,      0 + 128,	     0 + 128,      //0,0,0,0,0,0,0,0,
+		128 + 20 + 128, 128 + 20 + 128, 128 + 60 + 128 - 44, 128 + 20 + 128 - 36, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[0].ac_trace_delay =
+	{
+		64 + 128,	64 + 128,	128,	128,	64 + 128,      64 + 128,      0 + 128,	     128 + 128,   //0,0,0,0,0,0,0,0,
+		128 + 20 + 128, 128 + 20 + 128, 128 + 60 + 128 - 44, 128 + 20 + 128 - 36, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128, 128 + 0 + 128,
+		128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,	128 + 0 + 128,
+	},
+
+#if 1
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[0]=0x0000006e,// 110
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[1]=0x0000008c,// 140
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[2]=0x0000006e,// 110
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[3]=0x0000008c,// 140
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[4]=0x0000006e,// 110
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[5]=0x00000082,// 130
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[6]=0x0000006e,// 110
+	.cfg_ddr_training_delay_ps[0].write_dqs_delay[7]=0x0000008c,// 140
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[0]=0x00000153,// 339
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[1]=0x00000144,// 324
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[2]=0x0000014c,// 332
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[3]=0x0000014d,// 333
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[4]=0x0000014b,// 331
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[5]=0x00000135,// 309
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[6]=0x0000014c,// 332
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[7]=0x00000152,// 338
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[8]=0x00000142,// 322
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[9]=0x0000016e,// 366
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[10]=0x00000145,// 325
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[11]=0x00000157,// 343
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[12]=0x00000159,// 345
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[13]=0x00000169,// 361
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[14]=0x00000158,// 344
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[15]=0x00000162,// 354
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[16]=0x00000158,// 344
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[17]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[18]=0x0000015d,// 349
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[19]=0x00000142,// 322
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[20]=0x00000147,// 327
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[21]=0x0000013c,// 316
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[22]=0x0000014f,// 335
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[23]=0x0000013f,// 319
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[24]=0x0000014a,// 330
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[25]=0x0000014b,// 331
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[26]=0x0000014d,// 333
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[27]=0x0000016e,// 366
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[28]=0x0000014e,// 334
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[29]=0x00000164,// 356
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[30]=0x0000015e,// 350
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[31]=0x0000016b,// 363
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[32]=0x00000159,// 345
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[33]=0x00000163,// 355
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[34]=0x00000159,// 345
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[35]=0x0000015e,// 350
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[36]=0x00000155,// 341
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[37]=0x00000145,// 325
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[38]=0x0000014e,// 334
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[39]=0x0000014f,// 335
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[40]=0x0000014e,// 334
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[41]=0x00000138,// 312
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[42]=0x0000014d,// 333
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[43]=0x00000154,// 340
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[44]=0x00000145,// 325
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[45]=0x00000166,// 358
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[46]=0x0000013e,// 318
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[47]=0x00000151,// 337
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[48]=0x00000151,// 337
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[49]=0x00000161,// 353
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[50]=0x00000152,// 338
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[51]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[52]=0x00000150,// 336
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[53]=0x00000153,// 339
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[54]=0x00000160,// 352
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[55]=0x00000144,// 324
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[56]=0x0000014c,// 332
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[57]=0x00000140,// 320
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[58]=0x00000152,// 338
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[59]=0x00000142,// 322
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[60]=0x0000014d,// 333
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[61]=0x0000014e,// 334
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[62]=0x00000150,// 336
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[63]=0x00000172,// 370
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[64]=0x00000153,// 339
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[65]=0x00000168,// 360
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[66]=0x00000162,// 354
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[67]=0x0000016e,// 366
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[68]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[69]=0x00000166,// 358
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[70]=0x0000015c,// 348
+	.cfg_ddr_training_delay_ps[0].write_dq_bit_delay[71]=0x00000163,// 355
+
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[0]=0x000003a5,// 933
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[1]=0x00000399,// 921
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[2]=0x000003aa,// 938
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[3]=0x0000038e,// 910
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[4]=0x0000034e,// 846
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[5]=0x00000444,// 1092
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[6]=0x00000354,// 852
+	.cfg_ddr_training_delay_ps[0].read_dqs_gate_delay[7]=0x00000337,// 823
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[0]=0x0000007f,// 127
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[1]=0x00000085,// 133
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[2]=0x00000079,// 121
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[3]=0x00000086,// 134
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[4]=0x00000081,// 129
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[5]=0x00000089,// 137
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[6]=0x00000085,// 133
+	.cfg_ddr_training_delay_ps[0].read_dqs_delay[7]=0x00000092,// 146
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[0]=0x00000046,// 70
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[1]=0x00000037,// 55
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[2]=0x00000047,// 71
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[3]=0x00000041,// 65
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[4]=0x00000048,// 72
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[5]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[6]=0x00000047,// 71
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[7]=0x0000003c,// 60
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[8]=0x00000040,// 64
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[9]=0x00000052,// 82
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[10]=0x00000031,// 49
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[11]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[12]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[13]=0x00000053,// 83
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[14]=0x0000003f,// 63
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[15]=0x00000053,// 83
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[16]=0x0000003b,// 59
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[17]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[18]=0x00000059,// 89
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[19]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[20]=0x00000043,// 67
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[21]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[22]=0x0000004c,// 76
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[23]=0x00000038,// 56
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[24]=0x00000045,// 69
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[25]=0x0000003f,// 63
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[26]=0x00000041,// 65
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[27]=0x0000005d,// 93
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[28]=0x00000035,// 53
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[29]=0x0000004b,// 75
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[30]=0x00000040,// 64
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[31]=0x0000005e,// 94
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[32]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[33]=0x00000054,// 84
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[34]=0x00000042,// 66
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[35]=0x00000049,// 73
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[36]=0x0000004a,// 74
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[37]=0x00000039,// 57
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[38]=0x0000004c,// 76
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[39]=0x00000046,// 70
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[40]=0x0000004b,// 75
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[41]=0x00000036,// 54
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[42]=0x0000004d,// 77
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[43]=0x0000003f,// 63
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[44]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[45]=0x00000055,// 85
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[46]=0x00000032,// 50
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[47]=0x00000048,// 72
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[48]=0x0000003d,// 61
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[49]=0x00000057,// 87
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[50]=0x00000044,// 68
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[51]=0x00000055,// 85
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[52]=0x00000040,// 64
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[53]=0x00000047,// 71
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[54]=0x00000062,// 98
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[55]=0x0000003d,// 61
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[56]=0x0000004f,// 79
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[57]=0x0000003c,// 60
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[58]=0x00000056,// 86
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[59]=0x00000042,// 66
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[60]=0x00000050,// 80
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[61]=0x00000049,// 73
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[62]=0x0000004b,// 75
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[63]=0x00000067,// 103
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[64]=0x0000003d,// 61
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[65]=0x00000055,// 85
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[66]=0x0000004a,// 74
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[67]=0x00000066,// 102
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[68]=0x00000042,// 66
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[69]=0x0000005e,// 94
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[70]=0x0000004b,// 75
+	.cfg_ddr_training_delay_ps[0].read_dq_bit_delay[71]=0x00000052,// 82
+#endif
+#if 1
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[0]=24,//0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[1]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[2]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[3]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[4]=0x00000019,// 25
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[5]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[6]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[7]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[8]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[9]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[10]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[11]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[12]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[13]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[14]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[15]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[16]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[17]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[18]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[19]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[20]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[21]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[22]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[23]=0x00000019,// 25
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[24]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[25]=0x00000019,// 25
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[26]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[27]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[28]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[29]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[30]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[31]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[32]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[33]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[34]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[35]=0x00000018,// 24
+#endif
+#if 1
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[36]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[37]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[38]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[39]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[40]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[41]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[42]=0x00000018,// 24
+	.cfg_ddr_training_delay_ps[0].soc_bit_vref[43]=0x00000018,// 24
+#endif
+#if 1
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[0] = 0x00000000,    // 0X5b,// 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[1] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[2] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[3] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[4] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[5] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[6] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[7] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[8] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[9] = 0x00000000,    // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[10] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[11] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[12] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[13] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[14] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[15] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[16] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[17] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[18] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[19] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[20] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[21] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[22] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[23] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[24] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[25] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[26] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[27] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[28] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[29] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[30] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[31] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[32] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[33] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[34] = 0x00000000,   // 0
+	.cfg_ddr_training_delay_ps[0].dram_bit_vref[35] = 0x00000000,   // 0
+#endif
+
+	.cfg_ddr_training_delay_ps[0].reserve_training_parameter = { 0 },
+
+	//DDR frequercy 2
+	.cfg_board_SI_setting_ps[1].DRAMFreq = 667,
+	.cfg_board_SI_setting_ps[1].PllBypassEn = 0,
+	.cfg_board_SI_setting_ps[1].training_SequenceCtrl = 0,
+	.cfg_board_SI_setting_ps[1].ddr_odt_config = DDR_DRAM_ODT_W_CS0_ODT0,
+	.cfg_board_SI_setting_ps[1].clk_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].cs_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].ac_drv_ohm = DDR_SOC_AC_DRV_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_p = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_drv_ohm_n = DDR_SOC_DATA_DRV_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_p = DDR_SOC_DATA_DRV_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].soc_data_odt_ohm_n = DDR_SOC_DATA_DRV_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_ohm = DDR_DRAM_DDR4_DRV_34_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_odt_ohm = DDR_DRAM_DDR4_ODT_60_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_wr_odt_ohm = DDR_DRAM_DDR_WR_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_ac_odt_ohm = DDR_DRAM_DDR_AC_ODT_0_OHM,
+	.cfg_board_SI_setting_ps[1].dram_data_drv_pull_up_calibration_ohm = DDR_DRAM_LPDDR4_ODT_40_OHM,
+	.cfg_board_SI_setting_ps[1].lpddr4_dram_vout_voltage_range_setting = DDR_DRAM_LPDDR4_OUTPUT_1_3_VDDQ,
+	.cfg_board_SI_setting_ps[1].dfe_offset = 0,
+	.cfg_board_SI_setting_ps[1].vref_ac_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_soc_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].vref_dram_data_permil = 0,
+	.cfg_board_SI_setting_ps[1].max_core_timmming_frequency = 0,
+	.cfg_board_SI_setting_ps[1].training_phase_parameter = { 0 },
+	.cfg_board_SI_setting_ps[1].ac_trace_delay_org =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].ac_trace_delay =
+	{
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128, 128, 128, 128, 128,
+		128, 128, 128, 128,
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].write_dqs_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0
+	},
+	.cfg_ddr_training_delay_ps[1].write_dq_bit_delay =
+	{
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+		50, 50, 50, 50, 50, 50, 50, 50,
+	},
+	.cfg_ddr_training_delay_ps[1].read_dqs_gate_delay =
+	{
+		192, 192, 192, 192, 192, 192, 192, 192
+	},                                                     //total 8
+	.cfg_ddr_training_delay_ps[1].read_dqs_delay =
+	{
+		64, 64, 64, 64, 64, 64, 64, 64
+	},                                                                  //total 8
+	.cfg_ddr_training_delay_ps[1].read_dq_bit_delay =
+	{
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0,
+		0, 0, 0, 0, 0, 0, 0, 0
+	},                                                     //total 72
+	.cfg_ddr_training_delay_ps[1].soc_bit_vref =
+	{
+		0,  40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40, 40, 40, 40, 40,
+		40, 40, 40, 40
+	},                                                     //total 44
+	.cfg_ddr_training_delay_ps[1].dram_bit_vref =
+	{
+		0,  32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32, 32, 32, 32, 32,
+		32, 32, 32, 32
+	},                                                     //total 36
+	.cfg_ddr_training_delay_ps[1].reserve_training_parameter = { 0 },
+},
+#endif //end T212_DONGLE 4layer LPDDR4 rank0
+
+};
+
+board_clk_set_t __board_clk_setting
+__attribute__ ((section(".clk_param"))) = {
+	/* clock settings for bl2 */
+	.cpu_clk				= CPU_CLK / 24 * 24,
+#ifdef CONFIG_PXP_DDR
+	.pxp					= 1,
+#else
+	.pxp					= 0,
+#endif
+	.low_console_baud = CONFIG_LOW_CONSOLE_BAUD,
+};
+
+
+#define VCCK_VAL				AML_VCCK_INIT_VOLTAGE
+#define VDDEE_VAL				AML_VDDEE_INIT_VOLTAGE
+/* VCCK PWM table */
+#if   (VCCK_VAL == 1039)
+	#define VCCK_VAL_REG	0x00000022
+#elif (VCCK_VAL == 1029)
+	#define VCCK_VAL_REG	0x00010021
+#elif (VCCK_VAL == 1019)
+	#define VCCK_VAL_REG	0x00020020
+#elif (VCCK_VAL == 1009)
+	#define VCCK_VAL_REG	0x0003001f
+#elif (VCCK_VAL == 999)
+	#define VCCK_VAL_REG	0x0004001e
+#elif (VCCK_VAL == 989)
+	#define VCCK_VAL_REG	0x0005001d
+#elif (VCCK_VAL == 979)
+	#define VCCK_VAL_REG	0x0006001c
+#elif (VCCK_VAL == 969)
+	#define VCCK_VAL_REG	0x0007001b
+#elif (VCCK_VAL == 959)
+	#define VCCK_VAL_REG	0x0008001a
+#elif (VCCK_VAL == 949)
+	#define VCCK_VAL_REG	0x00090019
+#elif (VCCK_VAL == 939)
+	#define VCCK_VAL_REG	0x000a0018
+#elif (VCCK_VAL == 929)
+	#define VCCK_VAL_REG	0x000b0017
+#elif (VCCK_VAL == 919)
+	#define VCCK_VAL_REG	0x000c0016
+#elif (VCCK_VAL == 909)
+	#define VCCK_VAL_REG	0x000d0015
+#elif (VCCK_VAL == 899)
+	#define VCCK_VAL_REG	0x000e0014
+#elif (VCCK_VAL == 889)
+	#define VCCK_VAL_REG	0x000f0013
+#elif (VCCK_VAL == 879)
+	#define VCCK_VAL_REG	0x00100012
+#elif (VCCK_VAL == 869)
+	#define VCCK_VAL_REG	0x00110011
+#elif (VCCK_VAL == 859)
+	#define VCCK_VAL_REG	0x00120010
+#elif (VCCK_VAL == 849)
+	#define VCCK_VAL_REG	0x0013000f
+#elif (VCCK_VAL == 839)
+	#define VCCK_VAL_REG	0x0014000e
+#elif (VCCK_VAL == 829)
+	#define VCCK_VAL_REG	0x0015000d
+#elif (VCCK_VAL == 819)
+	#define VCCK_VAL_REG	0x0016000c
+#elif (VCCK_VAL == 809)
+	#define VCCK_VAL_REG	0x0017000b
+#elif (VCCK_VAL == 799)
+	#define VCCK_VAL_REG	0x0018000a
+#elif (VCCK_VAL == 789)
+	#define VCCK_VAL_REG	0x00190009
+#elif (VCCK_VAL == 779)
+	#define VCCK_VAL_REG	0x001a0008
+#elif (VCCK_VAL == 769)
+	#define VCCK_VAL_REG	0x001b0007
+#elif (VCCK_VAL == 759)
+	#define VCCK_VAL_REG	0x001c0006
+#elif (VCCK_VAL == 749)
+	#define VCCK_VAL_REG	0x001d0005
+#elif (VCCK_VAL == 739)
+	#define VCCK_VAL_REG	0x001e0004
+#elif (VCCK_VAL == 729)
+	#define VCCK_VAL_REG	0x001f0003
+#elif (VCCK_VAL == 719)
+	#define VCCK_VAL_REG	0x00200002
+#elif (VCCK_VAL == 709)
+	#define VCCK_VAL_REG	0x00210001
+#elif (VCCK_VAL == 699)
+	#define VCCK_VAL_REG	0x00220000
+#else
+	#error "VCCK val out of range\n"
+#endif
+
+/* VDDEE_VAL_REG */
+#if    (VDDEE_VAL == 700)
+	#define VDDEE_VAL_REG	0x120000
+#elif (VDDEE_VAL == 710)
+	#define VDDEE_VAL_REG	0x110001
+#elif (VDDEE_VAL == 720)
+	#define VDDEE_VAL_REG	0x100002
+#elif (VDDEE_VAL == 730)
+	#define VDDEE_VAL_REG	0xf0003
+#elif (VDDEE_VAL == 740)
+	#define VDDEE_VAL_REG	0xe0004
+#elif (VDDEE_VAL == 750)
+	#define VDDEE_VAL_REG	0xd0005
+#elif (VDDEE_VAL == 760)
+	#define VDDEE_VAL_REG	0xc0006
+#elif (VDDEE_VAL == 770)
+	#define VDDEE_VAL_REG	0xb0007
+#elif (VDDEE_VAL == 780)
+	#define VDDEE_VAL_REG	0xa0008
+#elif (VDDEE_VAL == 790)
+	#define VDDEE_VAL_REG	0x90009
+#elif (VDDEE_VAL == 800)
+	#define VDDEE_VAL_REG	0x8000a
+#elif (VDDEE_VAL == 810)
+	#define VDDEE_VAL_REG	0x7000b
+#elif (VDDEE_VAL == 820)
+	#define VDDEE_VAL_REG	0x6000c
+#elif (VDDEE_VAL == 830)
+	#define VDDEE_VAL_REG	0x5000d
+#elif (VDDEE_VAL == 840)
+	#define VDDEE_VAL_REG	0x4000e
+#elif (VDDEE_VAL == 850)
+	#define VDDEE_VAL_REG	0x3000f
+#elif (VDDEE_VAL == 860)
+	#define VDDEE_VAL_REG	0x20010
+#elif (VDDEE_VAL == 870)
+	#define VDDEE_VAL_REG	0x10011
+#elif (VDDEE_VAL == 880)
+	#define VDDEE_VAL_REG	0x12
+#else
+	#error "VDDEE val out of range\n"
+#endif
+
+bl2_reg_t __bl2_reg[] __attribute__ ((section(".generic_param"))) = {
+	//hxbao, need fine tune
+	{0,			0,            		0xffffffff,   0, 0, 0},
+};
+
+/* gpio/pinmux/pwm init */
+register_ops_t __bl2_ops_reg[MAX_REG_OPS_ENTRIES]
+__attribute__ ((section(".misc_param"))) = {
+
+	/* config vddee and vcck pwm - pwm_h and pwm_j*/
+	{PWMGH_PWM_B,		VDDEE_VAL_REG,  	0xffffffff,	0, 0, 0},
+	{PWMIJ_PWM_B,		VCCK_VAL_REG,  		0xffffffff,	0, 0, 0},
+	{PWMGH_MISC_REG_AB,	(0x1 << 1), 		(0x1 << 1), 0, 0, 0},
+	{PWMIJ_MISC_REG_AB,	(0x1 << 1), 		(0x1 << 1), 0, 0, 0},
+	/* set pwm h and pwm j clock rate to 24M, enable them */
+	{CLKCTRL_PWM_CLK_GH_CTRL,	(1 << 24), 	0xffffffff, 	0, 0, 0},
+	{CLKCTRL_PWM_CLK_IJ_CTRL,	(1 << 24) , 	0xffffffff, 	0, 0, 0},
+	/* set GPIOE_0 GPIOE_1 drive strength to 3 */
+	{PADCTRL_GPIOE_DS,	0xf, 	0xf,		0, 0, 0},
+	/* set GPIOE_0 GPIOE_1 mux to pwmh pwmj */
+	{PADCTRL_PIN_MUX_REGI,	(0x3 << 0),		(0xf << 0),	0, 0, 0},
+	{PADCTRL_PIN_MUX_REGI,	(0x3 << 4),		(0xf << 4),	0, 0, 0},
+};
+
+#define DEV_FIP_SIZE 0x300000
+#define DDR_FIP_SIZE 0x40000
+/* for all the storage parameter */
+storage_parameter_t __store_para __attribute__ ((section(".store_param"))) = {
+	.common				= {
+		.version = 0x01,
+		.device_fip_container_size = DEV_FIP_SIZE,
+		.device_fip_container_copies = 4,
+		.ddr_fip_container_size = DDR_FIP_SIZE,
+	},
+	.nand				= {
+		.version = 0x01,
+		.bbt_pages = 0x1,
+		.bbt_start_block = 20,
+		.discrete_mode = 1,
+		.setup_data.nand_setup_data = (2 << 20) |		\
+					(0 << 19) |                     \
+					(1 << 17) |                     \
+					(1 << 14) |                     \
+					(0 << 13) |                     \
+					(64 << 6) |                     \
+					(4 << 0),
+		.reserved_area_blk_cnt = 48,
+		.page_per_block = 64,
+		.use_param_page_list = 0,
+	},
+};
diff --git a/board/amlogic/s4_ap223/fw_arb.cfg b/board/amlogic/s4_ap223/fw_arb.cfg
new file mode 100644
index 0000000000..5237e72d12
--- /dev/null
+++ b/board/amlogic/s4_ap223/fw_arb.cfg
@@ -0,0 +1,16 @@
+# Configure Firmware Anti-rollback Versions
+device_scs_vers=0x0
+device_tee_vers=0x0
+device_ree_vers=0x0
+
+# Configure Segmentation ID
+DEVICE_SCS_SEGID=0x0
+DEVICE_VENDOR_SEGID=0x0
+
+###############################################################
+DEVICE_SCS_VERS=0x$(printf %x $(((1 << $device_scs_vers) - 1)))
+DEVICE_TEE_VERS=0x$(printf %x $(((1 << $device_tee_vers) - 1)))
+DEVICE_REE_VERS=0x$(printf %x $(((1 << $device_ree_vers) - 1)))
+echo $DEVICE_SCS_VERS
+echo $DEVICE_TEE_VERS
+echo $DEVICE_REE_VERS
diff --git a/board/amlogic/s4_ap223/s4_ap223.c b/board/amlogic/s4_ap223/s4_ap223.c
new file mode 100644
index 0000000000..f9c2ad1a8e
--- /dev/null
+++ b/board/amlogic/s4_ap223/s4_ap223.c
@@ -0,0 +1,410 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <malloc.h>
+#include <errno.h>
+#include <environment.h>
+#include <fdt_support.h>
+#include <linux/libfdt.h>
+#include <amlogic/cpu_id.h>
+#include <asm/arch/secure_apb.h>
+#include <asm/arch/pinctrl_init.h>
+#include <linux/sizes.h>
+#include <asm-generic/gpio.h>
+#include <dm.h>
+#include <asm/armv8/mmu.h>
+#include <amlogic/aml_v3_burning.h>
+#include <amlogic/aml_v2_burning.h>
+#include <linux/mtd/partitions.h>
+#include <asm/arch/bl31_apis.h>
+#include <amlogic/aml_mtd.h>
+
+#ifdef CONFIG_AML_VPU
+#include <amlogic/media/vpu/vpu.h>
+#endif
+#ifdef CONFIG_AML_VPP
+#include <amlogic/media/vpp/vpp.h>
+#endif
+#ifdef CONFIG_AML_HDMITX20
+#include <amlogic/media/vout/hdmitx/hdmitx_module.h>
+#endif
+#ifdef CONFIG_AML_CVBS
+#include <amlogic/media/vout/aml_cvbs.h>
+#endif
+
+DECLARE_GLOBAL_DATA_PTR;
+
+void sys_led_init(void)
+{
+}
+
+int serial_set_pin_port(unsigned long port_base)
+{
+    return 0;
+}
+
+int dram_init(void)
+{
+	gd->ram_size = PHYS_SDRAM_1_SIZE;
+	return 0;
+}
+
+/* secondary_boot_func
+ * this function should be write with asm, here, is is only for compiling pass
+ * */
+void secondary_boot_func(void)
+{
+}
+
+int board_eth_init(bd_t *bis)
+{
+	return 0;
+}
+
+int active_clk(void)
+{
+	struct udevice *clk = NULL;
+	int err;
+
+	err = uclass_get_device_by_name(UCLASS_CLK,
+			"xtal-clk", &clk);
+	if (err) {
+		pr_err("Can't find xtal-clk clock (%d)\n", err);
+		return err;
+	}
+	err = uclass_get_device_by_name(UCLASS_CLK,
+			"clock-controller@0", &clk);
+	if (err) {
+		pr_err("Can't find clock-controller@0 clock (%d)\n", err);
+		return err;
+	}
+
+	return 0;
+}
+
+
+#ifdef CONFIG_AML_HDMITX20
+static void hdmitx_set_hdmi_5v(void)
+{
+	/*Power on VCC_5V for HDMI_5V*/
+}
+#endif
+void board_init_mem(void) {
+	#if 1
+	/* config bootm low size, make sure whole dram/psram space can be used */
+	phys_size_t ram_size;
+	char *env_tmp;
+	env_tmp = env_get("bootm_size");
+	if (!env_tmp) {
+		ram_size = ((readl(SYSCTRL_SEC_STATUS_REG4) & 0xFFF00000) << 4) > 0xe0000000 ? 0xe0000000 :  \
+			((readl(SYSCTRL_SEC_STATUS_REG4) & 0xFFF00000) << 4);
+		env_set_hex("bootm_low", 0);
+		env_set_hex("bootm_size", ram_size);
+	}
+	#endif
+}
+
+int board_init(void)
+{
+	printf("board init\n");
+
+	/* The non-secure watchdog is enabled in BL2 TEE, disable it */
+	run_command("watchdog off", 0);
+	printf("watchdog disable\n");
+
+#if !defined(CONFIG_PXP_DDR) //bypass below operations for pxp
+	aml_set_bootsequence(0);
+	//Please keep try usb boot first in board_init, as other init before usb may cause burning failure
+#if defined(CONFIG_AML_V3_FACTORY_BURN) && defined(CONFIG_AML_V3_USB_TOOl)
+	if ((0x1b8ec003 != readl(SYSCTRL_SEC_STICKY_REG2)) && (0x1b8ec004 != readl(SYSCTRL_SEC_STICKY_REG2)))
+	{ aml_v3_factory_usb_burning(0, gd->bd); }
+#endif//#if defined(CONFIG_AML_V3_FACTORY_BURN) && defined(CONFIG_AML_V3_USB_TOOl)
+
+	#if 0
+	active_clk();
+	#endif
+	run_command("gpio set GPIOH_7", 0);
+#ifdef CONFIG_AML_HDMITX20
+	hdmitx_set_hdmi_5v();
+	hdmitx_init();
+#endif
+#endif// #if !defined(CONFIG_PXP_DDR) //bypass below operations for pxp
+	pinctrl_devices_active(PIN_CONTROLLER_NUM);
+	return 0;
+}
+
+int board_late_init(void)
+{
+	printf("board late init\n");
+
+	//default uboot env need before anyone use it
+	if (env_get("default_env")) {
+		printf("factory reset, need default all uboot env.\n");
+		run_command("defenv_reserv; setenv upgrade_step 2; saveenv;", 0);
+	}
+
+#if !defined(CONFIG_PXP_DDR) //bypass below operations for pxp
+	run_command("echo upgrade_step $upgrade_step; if itest ${upgrade_step} == 1; then "\
+			"defenv_reserv; setenv upgrade_step 2; saveenv; fi;", 0);
+	board_init_mem();
+	run_command("run bcb_cmd", 0);
+
+#ifndef CONFIG_SYSTEM_RTOS //prue rtos not need dtb
+	if ( run_command("run common_dtb_load", 0) ) {
+		printf("Fail in load dtb with cmd[%s]\n", env_get("common_dtb_load"));
+	} else {
+		//load dtb here then users can directly use 'fdt' command
+		run_command("if fdt addr ${dtb_mem_addr}; then else echo no valid dtb at ${dtb_mem_addr};fi;", 0);
+	}
+#endif//#ifndef CONFIG_SYSTEM_RTOS //prue rtos not need dtb
+
+#ifdef CONFIG_AML_FACTORY_BURN_LOCAL_UPGRADE //try auto upgrade from ext-sdcard
+	aml_try_factory_sdcard_burning(0, gd->bd);
+#endif//#ifdef CONFIG_AML_FACTORY_BURN_LOCAL_UPGRADE
+	//auto enter usb mode after board_late_init if 'adnl.exe setvar burnsteps 0x1b8ec003'
+#if defined(CONFIG_AML_V3_FACTORY_BURN) && defined(CONFIG_AML_V3_USB_TOOl)
+	if (0x1b8ec003 == readl(SYSCTRL_SEC_STICKY_REG2))
+	{ aml_v3_factory_usb_burning(0, gd->bd); }
+#endif//#if defined(CONFIG_AML_V3_FACTORY_BURN) && defined(CONFIG_AML_V3_USB_TOOl)
+#endif// #if !defined(CONFIG_PXP_DDR) //bypass below operations for pxp
+
+#ifdef CONFIG_AML_VPU
+	vpu_probe();
+#endif
+#ifdef CONFIG_AML_VPP
+	vpp_init();
+#endif
+#ifdef CONFIG_AML_CVBS
+	cvbs_init();
+#endif
+	run_command("amlsecurecheck", 0);
+	return 0;
+}
+
+
+phys_size_t get_effective_memsize(void)
+{
+	// >>16 -> MB, <<20 -> real size, so >>16<<20 = <<4
+#if defined(CONFIG_SYS_MEM_TOP_HIDE)
+	return ((readl(SYSCTRL_SEC_STATUS_REG4) & 0xFFF00000) << 4) > 0xe0000000 ? 0xe0000000 : \
+			(((readl(SYSCTRL_SEC_STATUS_REG4) & 0xFFF00000) << 4) - CONFIG_SYS_MEM_TOP_HIDE);
+#else
+	return ((readl(SYSCTRL_SEC_STATUS_REG4) & 0xFFF00000) << 4) > 0xe0000000 ? 0xe0000000 : \
+			((readl(SYSCTRL_SEC_STATUS_REG4) & 0xFFF00000) << 4);
+#endif /* CONFIG_SYS_MEM_TOP_HIDE */
+
+}
+
+static struct mm_region bd_mem_map[] = {
+	{
+		.virt = 0x00000000UL,
+		.phys = 0x00000000UL,
+		.size = 0x80000000UL,
+		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
+			 PTE_BLOCK_INNER_SHARE
+	}, {
+		.virt = 0xe0000000UL,
+		.phys = 0xe0000000UL,
+		.size = 0x20000000UL,
+		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
+			 PTE_BLOCK_NON_SHARE |
+			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
+	}, {
+		/* List terminator */
+		0,
+	}
+};
+
+struct mm_region *mem_map = bd_mem_map;
+
+int mach_cpu_init(void) {
+	/* update mmu table from bl2 ddr auto detect size */
+#ifdef CONFIG_UPDATE_MMU_TABLE
+	unsigned long nddrSize = ((readl(SYSCTRL_SEC_STATUS_REG4) & 0xFFF00000) << 4) > 0xe0000000 ? 0xe0000000 :  \
+			((readl(SYSCTRL_SEC_STATUS_REG4) & 0xFFF00000) << 4);
+	bd_mem_map[0].size = nddrSize;
+#endif
+
+	//printf("\nmach_cpu_init\n");
+	return 0;
+}
+
+int ft_board_setup(void *blob, bd_t *bd)
+{
+	/* eg: bl31/32 rsv */
+	return 0;
+}
+
+/* partition table for spinor flash */
+#ifdef CONFIG_SPI_FLASH
+static const struct mtd_partition spiflash_partitions[] = {
+	{
+		.name = "env",
+		.offset = 0,
+		.size = 1 * SZ_256K,
+	},
+	{
+		.name = "dtb",
+		.offset = 0,
+		.size = 1 * SZ_256K,
+	},
+	{
+		.name = "boot",
+		.offset = 0,
+		.size = 2 * SZ_1M,
+	},
+	/* last partition get the rest capacity */
+	{
+		.name = "user",
+		.offset = MTDPART_OFS_APPEND,
+		.size = MTDPART_SIZ_FULL,
+	}
+};
+
+const struct mtd_partition *get_spiflash_partition_table(int *partitions)
+{
+	*partitions = ARRAY_SIZE(spiflash_partitions);
+	return spiflash_partitions;
+}
+#endif /* CONFIG_SPI_FLASH */
+
+#ifdef CONFIG_MESON_NFC
+static struct mtd_partition normal_partition_info[] = {
+{
+	.name = BOOT_BL2E,
+	.offset = 0,
+	.size = 0,
+},
+{
+	.name = BOOT_BL2X,
+	.offset = 0,
+	.size = 0,
+},
+{
+	.name = BOOT_DDRFIP,
+	.offset = 0,
+	.size = 0,
+},
+{
+	.name = BOOT_DEVFIP,
+	.offset = 0,
+	.size = 0,
+},
+{
+	.name = "logo",
+	.offset = 0,
+	.size = 2*SZ_1M,
+},
+{
+	.name = "recovery",
+	.offset = 0,
+	.size = 16*SZ_1M,
+},
+{
+	.name = "boot",
+	.offset = 0,
+	.size = 16*SZ_1M,
+},
+{
+	.name = "system",
+	.offset = 0,
+	.size = 64*SZ_1M,
+},
+/* last partition get the rest capacity */
+{
+	.name = "data",
+	.offset = MTDPART_OFS_APPEND,
+	.size = MTDPART_SIZ_FULL,
+},
+};
+
+struct mtd_partition *get_aml_mtd_partition(void)
+{
+        return normal_partition_info;
+}
+
+int get_aml_partition_count(void)
+{
+        return ARRAY_SIZE(normal_partition_info);
+}
+
+#endif
+
+/* partition table */
+/* partition table for spinand flash */
+#if (defined(CONFIG_SPI_NAND) || defined(CONFIG_MTD_SPI_NAND))
+static const struct mtd_partition spinand_partitions[] = {
+	{
+		.name = "logo",
+		.offset = 0,
+		.size = 2 * SZ_1M,
+	},
+	{
+		.name = "recovery",
+		.offset = 0,
+		.size = 16 * SZ_1M,
+	},
+	{
+		.name = "boot",
+		.offset = 0,
+		.size = 16 * SZ_1M,
+	},
+	{
+		.name = "system",
+		.offset = 0,
+		.size = 64 * SZ_1M,
+	},
+	/* last partition get the rest capacity */
+	{
+		.name = "data",
+		.offset = MTDPART_OFS_APPEND,
+		.size = MTDPART_SIZ_FULL,
+	}
+};
+const struct mtd_partition *get_spinand_partition_table(int *partitions)
+{
+	*partitions = ARRAY_SIZE(spinand_partitions);
+	return spinand_partitions;
+}
+#endif /* CONFIG_SPI_NAND */
+
+#ifdef CONFIG_MULTI_DTB
+int checkhw(char * name)
+{
+	char dtb_name[64] = {0};
+	cpu_id_t  cpu_id = get_cpu_id();
+
+	if (0x3A == cpu_id.family_id)
+		strcpy(dtb_name, "s4d_s905y4_ap223_drm\0");
+	else if (0x37 == cpu_id.family_id)
+		strcpy(dtb_name, "s4_s905y4_ap223_drm\0");
+
+	strcpy(name, dtb_name);
+	env_set("aml_dt", dtb_name);
+	return 0;
+}
+#endif
+
+
+const char * const _env_args_reserve_[] =
+{
+	"lock",
+	"upgrade_step",
+	"bootloader_version",
+
+	NULL//Keep NULL be last to tell END
+};
+
+int __attribute__((weak)) mmc_initialize(bd_t *bis){ return 0;}
+
+int __attribute__((weak)) do_bootm(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]){ return 0;}
+
+void __attribute__((weak)) set_working_fdt_addr(ulong addr) {}
+
+int __attribute__((weak)) ofnode_read_u32_default(ofnode node, const char *propname, u32 def) {return 0;}
+
+void __attribute__((weak)) md5_wd (unsigned char *input, int len, unsigned char output[16],	unsigned int chunk_sz){}
-- 
2.29.2

