
New basic block in region: region0 {members=37 hlo=<no-hlo-instruction> parent=-1}
  Length to end: 7, %s184 = sld [smem:[#allocation14]]
  Length to end: 1, %s185 = sand.u32 134217727, %s184

New basic block in region: region0 {members=37 hlo=<no-hlo-instruction> parent=-1}
  Length to end: 14, %v165 = vlaneseq
  Length to end: 12, %v166 = vshrl.u32 %v165, 7
  Length to end: 10, %v168 = vand.u32 1, %v166
  Length to end: 8, %v169 = vshll.u32 %v168, 2
  Length to end: 6, %v170 = vadd.s32 %v169, %v167
  Length to end: 4, %v171 = vsub.s32 %v170, %v166
  Length to end: 2, %172 = vsetiar.raw.iar0 %v171 /* EvenOdd Store IAR initialization */
  Length to end: 1, %177 = vsetiar.raw.iar1 %v176 /* EvenOdd Load IAR initialization */

New basic block in region: region28 {members=102 hlo=<no-hlo-instruction> parent=0}
  Length to end: 101, %v54 = vand.u32 127, %v165
  Length to end: 99, %v58 = vxor.u32 1135663077, %v54
  Length to end: 97, %v59 = vmul.u32 2925155241, %v58
  Length to end: 95, %v60 = vshrl.u32 %v59, 16
  Length to end: 93, %v61 = vxor.u32 %v60, %v59
  Length to end: 91, %v66 = vxor.u32 2223506493, %v61
  Length to end: 89, %v67 = vmul.u32 1519409121, %v66
  Length to end: 87, %v68 = vshrl.u32 %v67, 16
  Length to end: 85, %v69 = vxor.u32 %v68, %v67
  Length to end: 83, %v71 = vmul.u32 1232336661, %v69
  Length to end: 81, %v73 = vsub.s32 %v72, %v71
  Length to end: 79, %v74 = vshrl.u32 %v73, 16
  Length to end: 77, %v75 = vxor.u32 %v74, %v73
  Length to end: 75, %v76 = vxor.u32 1519409121, %v75
  Length to end: 73, %v77 = vmul.u32 2449846741, %v76
  Length to end: 71, %v78 = vshrl.u32 %v77, 16
  Length to end: 69, %v79 = vxor.u32 %v78, %v77
  Length to end: 67, %v81 = vmul.u32 1232336661, %v79
  Length to end: 65, %v82 = vsub.s32 %v80, %v81
  Length to end: 63, %v83 = vshrl.u32 %v82, 16
  Length to end: 61, %v84 = vxor.u32 %v83, %v82
  Length to end: 59, %v85 = vxor.u32 1135663077, %v84
  Length to end: 57, %v86 = vmul.u32 2925155241, %v85
  Length to end: 55, %v87 = vshrl.u32 %v86, 16
  Length to end: 53, %v88 = vxor.u32 %v87, %v86
  Length to end: 51, %v93 = vxor.u32 2223506493, %v88
  Length to end: 49, %v94 = vmul.u32 1519409121, %v93
  Length to end: 47, %v95 = vshrl.u32 %v94, 16
  Length to end: 45, %v96 = vxor.u32 %v95, %v94
  Length to end: 43, %v98 = vmul.u32 1232336661, %v96
  Length to end: 41, %v99 = vsub.s32 %v97, %v98
  Length to end: 39, %v100 = vshrl.u32 %v99, 16
  Length to end: 37, %v101 = vxor.u32 %v100, %v99
  Length to end: 35, %v102 = vxor.u32 1519409121, %v101
  Length to end: 33, %v103 = vmul.u32 2449846741, %v102
  Length to end: 31, %v104 = vshrl.u32 %v103, 16
  Length to end: 29, %v105 = vxor.u32 %v104, %v103
  Length to end: 27, %v107 = vmul.u32 1232336661, %v105
  Length to end: 25, %v108 = vsub.s32 %v106, %v107
  Length to end: 23, %v109 = vshrl.u32 %v108, 16
  Length to end: 21, %v110 = vxor.u32 %v109, %v108
  Length to end: 19, %v111 = vxor.u32 2337405405, %v110
  Length to end: 17, %v112 = vmul.u32 1179257497, %v111
  Length to end: 15, %v113 = vshrl.u32 %v112, 16
  Length to end: 13, %v114 = vxor.u32 %v113, %v112
  Length to end: 11, %v143 = vor.u32 %v122, %v114
  Length to end: 9, %v144 = vor.u32 %v143, %v130
  Length to end: 7, %v145 = vor.u32 %v144, %v138
  Length to end: 5, %vm146 = vcmp.eq.s32.totalorder %v145, 0
  Length to end: 4, %v156 = vsel /*vm=*/%vm146, /*on_true_vy=*/%v118, /*on_false_vx=*/%v114
  Length to end: 3, %v158 = vsel /*vm=*/%vm189, /*on_true_vy=*/%v157, /*on_false_vx=*/%v156
  Length to end: 2, %v160 = vsel /*vm=*/%vm190, /*on_true_vy=*/%v159, /*on_false_vx=*/%v158
  Length to end: 1, %v162 = vsel /*vm=*/%vm191, /*on_true_vy=*/%v161, /*on_false_vx=*/%v160

New basic block in region: region3 {members=11 hlo=<no-hlo-instruction> parent=0}
  Length to end: 6, %s7 = sld [smem:[#allocation2]]

New basic block in region: region10 {members=9 hlo=copy-start parent=3}
  Length to end: 3, %s194 = smov [#allocation5] /* materialized constant */
  Length to end: 2, %s16 = sshll.u32 %s194, 4
  Length to end: 1, %s17 = int_to_ptr.vmem [resolvable:$true] %s16

New basic block in region: region0 {members=37 hlo=<no-hlo-instruction> parent=-1}
  Length to end: 1, %s197 = smov 0 /* materialized constant */
