{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568841615063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568841615065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 18:20:14 2019 " "Processing started: Wed Sep 18 18:20:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568841615065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841615065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tutorial-FPGA-NIOS-IP -c Tutorial-FPGA-NIOS-IP " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tutorial-FPGA-NIOS-IP -c Tutorial-FPGA-NIOS-IP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841615065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568841616101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568841616101 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosHello.qsys " "Elaborating Platform Designer system entity \"niosHello.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841624169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:27 Progress: Loading Tutorial-FPGA-NIOS-IP/niosHello.qsys " "2019.09.18.18:20:27 Progress: Loading Tutorial-FPGA-NIOS-IP/niosHello.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841627729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:28 Progress: Reading input file " "2019.09.18.18:20:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841628123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:28 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.09.18.18:20:28 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841628228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:28 Progress: Parameterizing module clk_0 " "2019.09.18.18:20:28 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841628839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:28 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.09.18.18:20:28 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841628840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:28 Progress: Parameterizing module jtag_uart_0 " "2019.09.18.18:20:28 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841628996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:28 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2019.09.18.18:20:28 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841628998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Parameterizing module nios2_gen2_0 " "2019.09.18.18:20:29 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2019.09.18.18:20:29 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Parameterizing module onchip_memory2_0 " "2019.09.18.18:20:29 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\] " "2019.09.18.18:20:29 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Parameterizing module onchip_memory2_1 " "2019.09.18.18:20:29 Progress: Parameterizing module onchip_memory2_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\] " "2019.09.18.18:20:29 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Parameterizing module peripheral_LED_0 " "2019.09.18.18:20:29 Progress: Parameterizing module peripheral_LED_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2019.09.18.18:20:29 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Parameterizing module pio_0 " "2019.09.18.18:20:29 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2019.09.18.18:20:29 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Parameterizing module pio_1 " "2019.09.18.18:20:29 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Building connections " "2019.09.18.18:20:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Parameterizing connections " "2019.09.18.18:20:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:29 Progress: Validating " "2019.09.18.18:20:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841629601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.18.18:20:30 Progress: Done reading input file " "2019.09.18.18:20:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841630121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NiosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841630525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NiosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841630525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosHello: Generating niosHello \"niosHello\" for QUARTUS_SYNTH " "NiosHello: Generating niosHello \"niosHello\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841631472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841633835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=/tmp/alt8157_5331670012935211387.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8157_5331670012935211387.dir/0002_jtag_uart_0_gen//niosHello_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=/tmp/alt8157_5331670012935211387.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8157_5331670012935211387.dir/0002_jtag_uart_0_gen//niosHello_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841633835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841634388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"niosHello\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"niosHello\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841634391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"niosHello\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"niosHello\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841634427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841634500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=/tmp/alt8157_5331670012935211387.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8157_5331670012935211387.dir/0003_onchip_memory2_0_gen//niosHello_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=/tmp/alt8157_5331670012935211387.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8157_5331670012935211387.dir/0003_onchip_memory2_0_gen//niosHello_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841634500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841634915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841634920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Starting RTL generation for module 'niosHello_onchip_memory2_1' " "Onchip_memory2_1: Starting RTL generation for module 'niosHello_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841634983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_1 --dir=/tmp/alt8157_5331670012935211387.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8157_5331670012935211387.dir/0004_onchip_memory2_1_gen//niosHello_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_1:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_1 --dir=/tmp/alt8157_5331670012935211387.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8157_5331670012935211387.dir/0004_onchip_memory2_1_gen//niosHello_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841634983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Done RTL generation for module 'niosHello_onchip_memory2_1' " "Onchip_memory2_1: Done RTL generation for module 'niosHello_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841635573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\" " "Onchip_memory2_1: \"niosHello\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841635579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Peripheral_LED_0: \"niosHello\" instantiated peripheral_LED \"peripheral_LED_0\" " "Peripheral_LED_0: \"niosHello\" instantiated peripheral_LED \"peripheral_LED_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841635591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'niosHello_pio_1' " "Pio_1: Starting RTL generation for module 'niosHello_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841635677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=/tmp/alt8157_5331670012935211387.dir/0006_pio_1_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8157_5331670012935211387.dir/0006_pio_1_gen//niosHello_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/bruno/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=/tmp/alt8157_5331670012935211387.dir/0006_pio_1_gen/ --quartus_dir=/home/bruno/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8157_5331670012935211387.dir/0006_pio_1_gen//niosHello_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841635677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'niosHello_pio_1' " "Pio_1: Done RTL generation for module 'niosHello_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841635847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"niosHello\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"niosHello\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841635848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841636533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841636617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841636682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841636727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841636758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841636799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosHello\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosHello\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841637133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosHello\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosHello\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841637139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosHello\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosHello\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841637156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841637166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/bruno/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=/tmp/alt8157_5331670012935211387.dir/0009_cpu_gen/ --quartus_bindir=/home/bruno/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8157_5331670012935211387.dir/0009_cpu_gen//niosHello_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/bruno/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/bruno/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/bruno/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/bruno/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=/tmp/alt8157_5331670012935211387.dir/0009_cpu_gen/ --quartus_bindir=/home/bruno/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8157_5331670012935211387.dir/0009_cpu_gen//niosHello_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841637166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:37 (*) Starting Nios II generation " "Cpu: # 2019.09.18 18:20:37 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:37 (*)   Checking for plaintext license. " "Cpu: # 2019.09.18 18:20:37 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:38 (*)   Plaintext license not found. " "Cpu: # 2019.09.18 18:20:38 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:38 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.09.18 18:20:38 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:38 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2019.09.18 18:20:38 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:38 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.09.18 18:20:38 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:38 (*)   Creating all objects for CPU " "Cpu: # 2019.09.18 18:20:38 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:38 (*)     Testbench " "Cpu: # 2019.09.18 18:20:38 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:39 (*)     Instruction decoding " "Cpu: # 2019.09.18 18:20:39 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:39 (*)       Instruction fields " "Cpu: # 2019.09.18 18:20:39 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:39 (*)       Instruction decodes " "Cpu: # 2019.09.18 18:20:39 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:40 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.09.18 18:20:40 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:40 (*)       Instruction controls " "Cpu: # 2019.09.18 18:20:40 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:40 (*)     Pipeline frontend " "Cpu: # 2019.09.18 18:20:40 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:40 (*)     Pipeline backend " "Cpu: # 2019.09.18 18:20:40 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:42 (*)   Generating RTL from CPU objects " "Cpu: # 2019.09.18 18:20:42 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:43 (*)   Creating encrypted RTL " "Cpu: # 2019.09.18 18:20:43 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.18 18:20:45 (*) Done Nios II generation " "Cpu: # 2019.09.18 18:20:45 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosHello: Done \"niosHello\" with 31 modules, 52 files " "NiosHello: Done \"niosHello\" with 31 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841645356 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosHello.qsys " "Finished elaborating Platform Designer system entity \"niosHello.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841646268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/niosHello.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/niosHello.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello " "Found entity 1: niosHello" {  } { { "niosHello/synthesis/niosHello.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosHello/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_irq_mapper " "Found entity 1: niosHello_irq_mapper" {  } { { "niosHello/synthesis/submodules/niosHello_irq_mapper.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0 " "Found entity 1: niosHello_mm_interconnect_0" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosHello_mm_interconnect_0_avalon_st_adapter" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosHello_mm_interconnect_0_rsp_mux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646799 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_mux " "Found entity 1: niosHello_mm_interconnect_0_rsp_mux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosHello_mm_interconnect_0_rsp_demux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_demux " "Found entity 1: niosHello_mm_interconnect_0_rsp_demux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_mux_001 " "Found entity 1: niosHello_mm_interconnect_0_cmd_mux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_mux " "Found entity 1: niosHello_mm_interconnect_0_cmd_mux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosHello_mm_interconnect_0_cmd_demux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_demux " "Found entity 1: niosHello_mm_interconnect_0_cmd_demux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646819 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841646853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841646853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_003_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_003_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646853 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_003 " "Found entity 2: niosHello_mm_interconnect_0_router_003" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841646854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841646854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_002_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646855 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_002 " "Found entity 2: niosHello_mm_interconnect_0_router_002" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841646857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841646857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_001_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646858 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_001 " "Found entity 2: niosHello_mm_interconnect_0_router_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841646859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841646859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646860 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router " "Found entity 2: niosHello_mm_interconnect_0_router" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosHello/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosHello/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_pio_1 " "Found entity 1: niosHello_pio_1" {  } { { "niosHello/synthesis/submodules/niosHello_pio_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841646896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841646896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosHello/synthesis/submodules/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647609 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "niosHello/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841647609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_onchip_memory2_1 " "Found entity 1: niosHello_onchip_memory2_1" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841647614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_onchip_memory2_0 " "Found entity 1: niosHello_onchip_memory2_0" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841647637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0 " "Found entity 1: niosHello_nios2_gen2_0" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841647659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_mult_cell " "Found entity 1: niosHello_nios2_gen2_0_cpu_mult_cell" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841647660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosHello_nios2_gen2_0_cpu_test_bench" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841647662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841647664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841647665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841647666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841647666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: niosHello_nios2_gen2_0_cpu_ic_data_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: niosHello_nios2_gen2_0_cpu_ic_tag_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosHello_nios2_gen2_0_cpu_bht_module " "Found entity 3: niosHello_nios2_gen2_0_cpu_bht_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosHello_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: niosHello_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosHello_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: niosHello_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosHello_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: niosHello_nios2_gen2_0_cpu_dc_tag_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosHello_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: niosHello_nios2_gen2_0_cpu_dc_data_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosHello_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: niosHello_nios2_gen2_0_cpu_dc_victim_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosHello_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: niosHello_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosHello_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: niosHello_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosHello_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: niosHello_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosHello_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: niosHello_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosHello_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: niosHello_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosHello_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: niosHello_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "23 niosHello_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: niosHello_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "24 niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "25 niosHello_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: niosHello_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "26 niosHello_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: niosHello_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""} { "Info" "ISGN_ENTITY_NAME" "27 niosHello_nios2_gen2_0_cpu " "Found entity 27: niosHello_nios2_gen2_0_cpu" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosHello_jtag_uart_0_sim_scfifo_w" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648624 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_jtag_uart_0_scfifo_w " "Found entity 2: niosHello_jtag_uart_0_scfifo_w" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648624 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosHello_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosHello_jtag_uart_0_sim_scfifo_r" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648624 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosHello_jtag_uart_0_scfifo_r " "Found entity 4: niosHello_jtag_uart_0_scfifo_r" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648624 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosHello_jtag_uart_0 " "Found entity 5: niosHello_jtag_uart_0" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-rtl " "Found design unit 1: topLevel-rtl" {  } { { "topLevel.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648624 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "IP/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/IP/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648625 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "IP/peripheral_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/IP/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648625 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/niosHello.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/niosHello.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/niosHello.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/niosHello.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/niosHello.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648626 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_sc_fifo.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648626 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_st_pipeline_base.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648626 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648626 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_burst_uncompressor.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648627 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_master_agent.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_agent.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648627 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_master_translator.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_translator.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648627 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_reorder_memory.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648628 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_slave_agent.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648628 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_slave_translator.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648628 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_traffic_limiter.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648629 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_reset_controller.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648629 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_reset_synchronizer.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648629 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_irq_mapper.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_irq_mapper.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_irq_mapper.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648629 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_jtag_uart_0.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_jtag_uart_0.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648630 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "niosHello_mm_interconnect_0 niosHello_mm_interconnect_0.v(9) " "Verilog HDL error at niosHello_mm_interconnect_0.v(9): module \"niosHello_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1568841648648 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "niosHello_mm_interconnect_0 niosHello_mm_interconnect_0.v(9) " "HDL info at niosHello_mm_interconnect_0.v(9): see declaration for object \"niosHello_mm_interconnect_0\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841648648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648649 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648650 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648650 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648651 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "niosHello_mm_interconnect_0_cmd_demux_001 niosHello_mm_interconnect_0_cmd_demux_001.sv(43) " "Verilog HDL error at niosHello_mm_interconnect_0_cmd_demux_001.sv(43): module \"niosHello_mm_interconnect_0_cmd_demux_001\" cannot be declared more than once" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1568841648651 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "niosHello_mm_interconnect_0_cmd_demux_001 niosHello_mm_interconnect_0_cmd_demux_001.sv(43) " "HDL info at niosHello_mm_interconnect_0_cmd_demux_001.sv(43): see declaration for object \"niosHello_mm_interconnect_0_cmd_demux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841648651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_mux_002 " "Found entity 1: niosHello_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648653 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841648654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841648654 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "niosHello_mm_interconnect_0_router_001_default_decode niosHello_mm_interconnect_0_router_001.sv(45) " "Verilog HDL error at niosHello_mm_interconnect_0_router_001.sv(45): module \"niosHello_mm_interconnect_0_router_001_default_decode\" cannot be declared more than once" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1568841648654 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "niosHello_mm_interconnect_0_router_001_default_decode niosHello_mm_interconnect_0_router_001.sv(45) " "HDL info at niosHello_mm_interconnect_0_router_001.sv(45): see declaration for object \"niosHello_mm_interconnect_0_router_001_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841648654 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "niosHello_mm_interconnect_0_router_001 niosHello_mm_interconnect_0_router_001.sv(84) " "Ignored design unit \"niosHello_mm_interconnect_0_router_001\" at niosHello_mm_interconnect_0_router_001.sv(84) due to previous errors" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568841648654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648654 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_002.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841648655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568841648655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_004_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648655 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_004 " "Found entity 2: niosHello_mm_interconnect_0_router_004" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648655 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_demux_002 " "Found entity 1: niosHello_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841648656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648656 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux.sv /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648657 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "niosHello_mm_interconnect_0_rsp_mux_001 niosHello_mm_interconnect_0_rsp_mux_001.sv(51) " "Verilog HDL error at niosHello_mm_interconnect_0_rsp_mux_001.sv(51): module \"niosHello_mm_interconnect_0_rsp_mux_001\" cannot be declared more than once" {  } { { "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1568841648657 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "niosHello_mm_interconnect_0_rsp_mux_001 niosHello_mm_interconnect_0_rsp_mux_001.sv(51) " "HDL info at niosHello_mm_interconnect_0_rsp_mux_001.sv(51): see declaration for object \"niosHello_mm_interconnect_0_rsp_mux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841648657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648724 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648724 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648725 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648725 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648725 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648726 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_onchip_memory2_0.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_onchip_memory2_0.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648726 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_onchip_memory2_1.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_onchip_memory2_1.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_onchip_memory2_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_onchip_memory2_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_onchip_memory2_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648727 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_pio_1.v /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_pio_1.v " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/niosHello_pio_1.v\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/niosHello_pio_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/niosHello_pio_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/niosHello_pio_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648727 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/peripheral_LED.vhd /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd " "File \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/db/ip/niosHello/submodules/peripheral_LED.vhd\" is a duplicate of already analyzed file \"/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/niosHello/synthesis/submodules/peripheral_LED.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1568841648727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosHello/submodules/peripheral_LED.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosHello/submodules/peripheral_LED.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/output_files/Tutorial-FPGA-NIOS-IP.map.smsg " "Generated suppressed messages file /home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-NIOS-IP/output_files/Tutorial-FPGA-NIOS-IP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841648860 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568841649074 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 18 18:20:49 2019 " "Processing ended: Wed Sep 18 18:20:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568841649074 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568841649074 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568841649074 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841649074 ""}
