// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.2 Build 153 07/15/2015 SJ Full Version"

// DATE "02/26/2018 20:37:46"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab6_toplevel (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
inout 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \my_slc|button_sync[2]|q~0_combout ;
wire \my_slc|button_sync[2]|q~q ;
wire \my_slc|d0|PC_register|data_out[0]~16_combout ;
wire \my_slc|d0|PC_register|data_out[12]~43 ;
wire \my_slc|d0|PC_register|data_out[13]~44_combout ;
wire \my_slc|state_controller|Mux8~0_combout ;
wire \my_slc|state_controller|State~47_combout ;
wire \my_slc|state_controller|State.S_09~q ;
wire \my_slc|d0|BUS|bus_output[9]~0_combout ;
wire \my_slc|d0|MDR_register|data_out[11]~feeder_combout ;
wire \S[11]~input_o ;
wire \my_slc|state_controller|State~35_combout ;
wire \my_slc|state_controller|State.S_16_1~q ;
wire \my_slc|state_controller|State~36_combout ;
wire \my_slc|state_controller|State.S_16_2~q ;
wire \my_slc|state_controller|Mem_WE~0_combout ;
wire \Data[11]~input_o ;
wire \my_slc|d0|MAR_register|data_out[13]~feeder_combout ;
wire \my_slc|d0|MAR_register|data_out[1]~0_combout ;
wire \my_slc|memory_subsystem|Equal0~3_combout ;
wire \my_slc|d0|IR_module|data_out[3]~1_combout ;
wire \my_slc|d0|REG_FILE|R~264_combout ;
wire \my_slc|d0|REG_FILE|R~273_combout ;
wire \my_slc|d0|REG_FILE|R~55_q ;
wire \my_slc|d0|REG_FILE|R~266_combout ;
wire \my_slc|d0|REG_FILE|R~270_combout ;
wire \my_slc|d0|REG_FILE|R~39_q ;
wire \my_slc|d0|REG_FILE|R~86feeder_combout ;
wire \my_slc|d0|REG_FILE|R~265_combout ;
wire \my_slc|d0|REG_FILE|R~86_q ;
wire \my_slc|d0|REG_FILE|R~118_q ;
wire \my_slc|d0|REG_FILE|R~268_combout ;
wire \my_slc|d0|REG_FILE|R~70_q ;
wire \my_slc|d0|REG_FILE|R~102feeder_combout ;
wire \my_slc|d0|REG_FILE|R~267_combout ;
wire \my_slc|d0|REG_FILE|R~102_q ;
wire \my_slc|d0|REG_FILE|R~174_combout ;
wire \my_slc|d0|REG_FILE|R~175_combout ;
wire \my_slc|d0|REG_FILE|R~38_q ;
wire \my_slc|d0|REG_FILE|R~54_q ;
wire \my_slc|d0|REG_FILE|R~272_combout ;
wire \my_slc|d0|REG_FILE|R~6_q ;
wire \my_slc|d0|REG_FILE|R~271_combout ;
wire \my_slc|d0|REG_FILE|R~22_q ;
wire \my_slc|d0|REG_FILE|R~176_combout ;
wire \my_slc|d0|REG_FILE|R~177_combout ;
wire \my_slc|d0|REG_FILE|R~178_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6_combout ;
wire \my_slc|state_controller|WideOr28~combout ;
wire \my_slc|d0|REG_FILE|R~37_q ;
wire \my_slc|d0|REG_FILE|R~53_q ;
wire \my_slc|d0|REG_FILE|R~21feeder_combout ;
wire \my_slc|d0|REG_FILE|R~21_q ;
wire \my_slc|d0|REG_FILE|R~5_q ;
wire \my_slc|d0|REG_FILE|R~167_combout ;
wire \my_slc|d0|REG_FILE|R~168_combout ;
wire \my_slc|d0|REG_FILE|R~85_q ;
wire \my_slc|d0|REG_FILE|R~117_q ;
wire \my_slc|d0|REG_FILE|R~69_q ;
wire \my_slc|d0|REG_FILE|R~101_q ;
wire \my_slc|d0|REG_FILE|R~165_combout ;
wire \my_slc|d0|REG_FILE|R~166_combout ;
wire \my_slc|d0|REG_FILE|R~169_combout ;
wire \my_slc|d0|MDR_register|data_out[5]~feeder_combout ;
wire \S[5]~input_o ;
wire \Data[5]~input_o ;
wire \my_slc|d0|MDR_register|data_out~22_combout ;
wire \my_slc|state_controller|WideOr21~0_combout ;
wire \my_slc|d0|MDR_register|data_out[15]~17_combout ;
wire \my_slc|d0|BUS|bus_output[9]~2_combout ;
wire \my_slc|d0|BUS|bus_output[5]~18_combout ;
wire \my_slc|d0|REG_FILE|R~52_q ;
wire \my_slc|d0|REG_FILE|R~36_q ;
wire \my_slc|d0|REG_FILE|R~4_q ;
wire \my_slc|d0|REG_FILE|R~20_q ;
wire \my_slc|d0|REG_FILE|R~158_combout ;
wire \my_slc|d0|REG_FILE|R~159_combout ;
wire \my_slc|d0|REG_FILE|R~116_q ;
wire \my_slc|d0|REG_FILE|R~84_q ;
wire \my_slc|d0|REG_FILE|R~100feeder_combout ;
wire \my_slc|d0|REG_FILE|R~100_q ;
wire \my_slc|d0|REG_FILE|R~68_q ;
wire \my_slc|d0|REG_FILE|R~156_combout ;
wire \my_slc|d0|REG_FILE|R~157_combout ;
wire \my_slc|d0|REG_FILE|R~160_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux11~0_combout ;
wire \my_slc|d0|IR_module|data_out~4_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout ;
wire \my_slc|d0|REG_FILE|R~50_q ;
wire \my_slc|d0|REG_FILE|R~34_q ;
wire \my_slc|d0|REG_FILE|R~2feeder_combout ;
wire \my_slc|d0|REG_FILE|R~2_q ;
wire \my_slc|d0|REG_FILE|R~18feeder_combout ;
wire \my_slc|d0|REG_FILE|R~18_q ;
wire \my_slc|d0|REG_FILE|R~140_combout ;
wire \my_slc|d0|REG_FILE|R~141_combout ;
wire \my_slc|d0|REG_FILE|R~114_q ;
wire \my_slc|d0|REG_FILE|R~82_q ;
wire \my_slc|d0|REG_FILE|R~66_q ;
wire \my_slc|d0|REG_FILE|R~98_q ;
wire \my_slc|d0|REG_FILE|R~138_combout ;
wire \my_slc|d0|REG_FILE|R~139_combout ;
wire \my_slc|d0|IR_module|data_out~0_combout ;
wire \my_slc|d0|MDR_register|data_out[1]~feeder_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \my_slc|d0|MDR_register|data_out~18_combout ;
wire \my_slc|d0|REG_FILE|R~33_q ;
wire \my_slc|d0|REG_FILE|R~49_q ;
wire \my_slc|d0|REG_FILE|R~17_q ;
wire \my_slc|d0|REG_FILE|R~1_q ;
wire \my_slc|d0|REG_FILE|R~135_combout ;
wire \my_slc|d0|REG_FILE|R~136_combout ;
wire \my_slc|d0|REG_FILE|R~113_q ;
wire \my_slc|d0|REG_FILE|R~81_q ;
wire \my_slc|d0|REG_FILE|R~65feeder_combout ;
wire \my_slc|d0|REG_FILE|R~65_q ;
wire \my_slc|d0|REG_FILE|R~97_q ;
wire \my_slc|d0|REG_FILE|R~133_combout ;
wire \my_slc|d0|REG_FILE|R~134_combout ;
wire \my_slc|d0|REG_FILE|R~137_combout ;
wire \my_slc|d0|BUS|bus_output[1]~6_combout ;
wire \my_slc|state_controller|State~45_combout ;
wire \my_slc|state_controller|State.S_01~q ;
wire \my_slc|state_controller|SR2MUX~0_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[1]~7_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[1]~8_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[1]~5_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[1]~6_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[1]~9_combout ;
wire \my_slc|d0|REG_FILE|R~112_q ;
wire \my_slc|d0|REG_FILE|R~48_q ;
wire \my_slc|d0|REG_FILE|R~16feeder_combout ;
wire \my_slc|d0|REG_FILE|R~16_q ;
wire \my_slc|d0|REG_FILE|R~80feeder_combout ;
wire \my_slc|d0|REG_FILE|R~80_q ;
wire \my_slc|d0|SR2_MUX|output_mux[0]~2_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[0]~3_combout ;
wire \my_slc|d0|REG_FILE|R~96feeder_combout ;
wire \my_slc|d0|REG_FILE|R~96_q ;
wire \my_slc|d0|REG_FILE|R~64_q ;
wire \my_slc|d0|REG_FILE|R~32feeder_combout ;
wire \my_slc|d0|REG_FILE|R~32_q ;
wire \my_slc|d0|REG_FILE|R~0_q ;
wire \my_slc|d0|SR2_MUX|output_mux[0]~0_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[0]~1_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[0]~4_combout ;
wire \my_slc|d0|REG_FILE|R~128_combout ;
wire \my_slc|d0|REG_FILE|R~129_combout ;
wire \my_slc|d0|REG_FILE|R~130_combout ;
wire \my_slc|d0|REG_FILE|R~131_combout ;
wire \my_slc|d0|REG_FILE|R~132_combout ;
wire \my_slc|d0|alu|Add0~1 ;
wire \my_slc|d0|alu|Add0~2_combout ;
wire \my_slc|d0|alu|ALU_compute_output~50_combout ;
wire \my_slc|d0|BUS|bus_output[1]~7_combout ;
wire \my_slc|d0|BUS|bus_output[1]~8_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux14~0_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux15~0_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[0]~1 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[1]~2_combout ;
wire \my_slc|d0|MDR_register|data_out[1]~1_combout ;
wire \my_slc|d0|IR_module|data_out~2_combout ;
wire \my_slc|d0|REG_FILE|R~143_combout ;
wire \my_slc|d0|REG_FILE|R~144_combout ;
wire \my_slc|d0|REG_FILE|R~145_combout ;
wire \my_slc|d0|REG_FILE|R~146_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[2]~10_combout ;
wire \my_slc|d0|alu|ALU_compute_output~48_combout ;
wire \my_slc|d0|MDR_register|data_out[2]~feeder_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \my_slc|d0|MDR_register|data_out~19_combout ;
wire \my_slc|d0|REG_FILE|R~142_combout ;
wire \my_slc|d0|BUS|bus_output[2]~9_combout ;
wire \my_slc|d0|alu|Add0~3 ;
wire \my_slc|d0|alu|Add0~4_combout ;
wire \my_slc|d0|BUS|bus_output[2]~10_combout ;
wire \my_slc|d0|BUS|bus_output[2]~11_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[1]~3 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[2]~4_combout ;
wire \my_slc|d0|MDR_register|data_out[2]~2_combout ;
wire \my_slc|d0|IR_module|data_out~3_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux13~0_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[2]~5 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[3]~6_combout ;
wire \my_slc|d0|MDR_register|data_out[3]~feeder_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \my_slc|d0|MDR_register|data_out~20_combout ;
wire \my_slc|d0|BUS|bus_output[3]~12_combout ;
wire \my_slc|d0|REG_FILE|R~3_q ;
wire \my_slc|d0|REG_FILE|R~19_q ;
wire \my_slc|d0|REG_FILE|R~154_combout ;
wire \my_slc|d0|REG_FILE|R~51_q ;
wire \my_slc|d0|REG_FILE|R~155_combout ;
wire \my_slc|d0|REG_FILE|R~115_q ;
wire \my_slc|d0|REG_FILE|R~83_q ;
wire \my_slc|d0|REG_FILE|R~99feeder_combout ;
wire \my_slc|d0|REG_FILE|R~99_q ;
wire \my_slc|d0|REG_FILE|R~67_q ;
wire \my_slc|d0|REG_FILE|R~152_combout ;
wire \my_slc|d0|REG_FILE|R~153_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[3]~11_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[3]~12_combout ;
wire \my_slc|d0|alu|Add0~5 ;
wire \my_slc|d0|alu|Add0~6_combout ;
wire \my_slc|d0|REG_FILE|R~147_combout ;
wire \my_slc|d0|REG_FILE|R~148_combout ;
wire \my_slc|d0|alu|ALU_compute_output~51_combout ;
wire \my_slc|d0|BUS|bus_output[3]~13_combout ;
wire \my_slc|d0|BUS|bus_output[3]~14_combout ;
wire \my_slc|d0|MDR_register|data_out[3]~3_combout ;
wire \my_slc|d0|REG_FILE|R~35_q ;
wire \my_slc|d0|REG_FILE|R~149_combout ;
wire \my_slc|d0|REG_FILE|R~150_combout ;
wire \my_slc|d0|REG_FILE|R~151_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[3]~7 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[4]~8_combout ;
wire \my_slc|d0|MDR_register|data_out[4]~feeder_combout ;
wire \Data[4]~input_o ;
wire \S[4]~input_o ;
wire \my_slc|d0|MDR_register|data_out~21_combout ;
wire \my_slc|d0|BUS|bus_output[4]~15_combout ;
wire \my_slc|d0|REG_FILE|R~161_combout ;
wire \my_slc|d0|REG_FILE|R~162_combout ;
wire \my_slc|d0|REG_FILE|R~163_combout ;
wire \my_slc|d0|REG_FILE|R~164_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[4]~13_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[4]~14_combout ;
wire \my_slc|d0|alu|Add0~7 ;
wire \my_slc|d0|alu|Add0~8_combout ;
wire \my_slc|d0|alu|ALU_compute_output~52_combout ;
wire \my_slc|d0|BUS|bus_output[4]~16_combout ;
wire \my_slc|d0|BUS|bus_output[4]~17_combout ;
wire \my_slc|d0|MDR_register|data_out[4]~4_combout ;
wire \my_slc|d0|IR_module|data_out~5_combout ;
wire \my_slc|d0|REG_FILE|R~170_combout ;
wire \my_slc|d0|REG_FILE|R~171_combout ;
wire \my_slc|d0|REG_FILE|R~172_combout ;
wire \my_slc|d0|REG_FILE|R~173_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[5]~15_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[5]~16_combout ;
wire \my_slc|d0|alu|Add0~9 ;
wire \my_slc|d0|alu|Add0~10_combout ;
wire \my_slc|d0|alu|ALU_compute_output~53_combout ;
wire \my_slc|d0|BUS|bus_output[5]~19_combout ;
wire \my_slc|d0|BUS|bus_output[5]~20_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[4]~9 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[5]~10_combout ;
wire \my_slc|d0|MDR_register|data_out[5]~5_combout ;
wire \my_slc|d0|IR_module|data_out~6_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux9~0_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[5]~11 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[6]~12_combout ;
wire \my_slc|d0|REG_FILE|R~181_combout ;
wire \my_slc|d0|REG_FILE|R~182_combout ;
wire \my_slc|d0|REG_FILE|R~179_combout ;
wire \my_slc|d0|REG_FILE|R~180_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[6]~17_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[6]~18_combout ;
wire \my_slc|d0|alu|ALU_compute_output~54_combout ;
wire \my_slc|d0|MDR_register|data_out[6]~feeder_combout ;
wire \Data[6]~input_o ;
wire \S[6]~input_o ;
wire \my_slc|d0|MDR_register|data_out~23_combout ;
wire \my_slc|d0|BUS|bus_output[6]~21_combout ;
wire \my_slc|d0|alu|Add0~11 ;
wire \my_slc|d0|alu|Add0~12_combout ;
wire \my_slc|d0|BUS|bus_output[6]~22_combout ;
wire \my_slc|d0|BUS|bus_output[6]~23_combout ;
wire \my_slc|d0|MDR_register|data_out[6]~6_combout ;
wire \my_slc|d0|IR_module|data_out~7_combout ;
wire \my_slc|d0|SR1_MUX|output_mux[0]~0_combout ;
wire \my_slc|d0|REG_FILE|R~7feeder_combout ;
wire \my_slc|d0|REG_FILE|R~7_q ;
wire \my_slc|d0|REG_FILE|R~23_q ;
wire \my_slc|d0|REG_FILE|R~185_combout ;
wire \my_slc|d0|REG_FILE|R~186_combout ;
wire \my_slc|d0|REG_FILE|R~103feeder_combout ;
wire \my_slc|d0|REG_FILE|R~103_q ;
wire \my_slc|d0|REG_FILE|R~71_q ;
wire \my_slc|d0|REG_FILE|R~183_combout ;
wire \my_slc|d0|REG_FILE|R~119_q ;
wire \my_slc|d0|REG_FILE|R~87_q ;
wire \my_slc|d0|REG_FILE|R~184_combout ;
wire \my_slc|d0|REG_FILE|R~187_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[6]~13 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[7]~14_combout ;
wire \my_slc|d0|MDR_register|data_out[7]~feeder_combout ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \my_slc|d0|MDR_register|data_out~24_combout ;
wire \my_slc|d0|BUS|bus_output[7]~24_combout ;
wire \my_slc|d0|REG_FILE|R~188_combout ;
wire \my_slc|d0|REG_FILE|R~189_combout ;
wire \my_slc|d0|REG_FILE|R~190_combout ;
wire \my_slc|d0|REG_FILE|R~191_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[7]~19_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[7]~20_combout ;
wire \my_slc|d0|alu|Add0~13 ;
wire \my_slc|d0|alu|Add0~14_combout ;
wire \my_slc|d0|alu|ALU_compute_output~55_combout ;
wire \my_slc|d0|BUS|bus_output[7]~25_combout ;
wire \my_slc|d0|BUS|bus_output[7]~26_combout ;
wire \my_slc|d0|MDR_register|data_out[7]~7_combout ;
wire \my_slc|d0|IR_module|data_out~8_combout ;
wire \my_slc|d0|SR1_MUX|output_mux[1]~1_combout ;
wire \my_slc|d0|REG_FILE|R~105_q ;
wire \my_slc|d0|REG_FILE|R~73_q ;
wire \my_slc|d0|REG_FILE|R~201_combout ;
wire \my_slc|d0|REG_FILE|R~121_q ;
wire \my_slc|d0|REG_FILE|R~89_q ;
wire \my_slc|d0|REG_FILE|R~202_combout ;
wire \my_slc|d0|REG_FILE|R~57_q ;
wire \my_slc|d0|REG_FILE|R~41_q ;
wire \my_slc|d0|REG_FILE|R~25_q ;
wire \my_slc|d0|REG_FILE|R~9_q ;
wire \my_slc|d0|REG_FILE|R~203_combout ;
wire \my_slc|d0|REG_FILE|R~204_combout ;
wire \my_slc|d0|REG_FILE|R~205_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux6~0_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout ;
wire \my_slc|d0|REG_FILE|R~120_q ;
wire \my_slc|d0|REG_FILE|R~88_q ;
wire \my_slc|d0|REG_FILE|R~72_q ;
wire \my_slc|d0|REG_FILE|R~104_q ;
wire \my_slc|d0|REG_FILE|R~192_combout ;
wire \my_slc|d0|REG_FILE|R~193_combout ;
wire \my_slc|d0|REG_FILE|R~40_q ;
wire \my_slc|d0|REG_FILE|R~56_q ;
wire \my_slc|d0|REG_FILE|R~8_q ;
wire \my_slc|d0|REG_FILE|R~24_q ;
wire \my_slc|d0|REG_FILE|R~194_combout ;
wire \my_slc|d0|REG_FILE|R~195_combout ;
wire \my_slc|d0|REG_FILE|R~196_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux7~0_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[7]~15 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[8]~17 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[9]~18_combout ;
wire \my_slc|d0|MDR_register|data_out[9]~feeder_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \my_slc|d0|MDR_register|data_out~26_combout ;
wire \my_slc|d0|BUS|bus_output[9]~30_combout ;
wire \my_slc|d0|REG_FILE|R~206_combout ;
wire \my_slc|d0|REG_FILE|R~207_combout ;
wire \my_slc|d0|REG_FILE|R~208_combout ;
wire \my_slc|d0|REG_FILE|R~209_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[9]~23_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[9]~24_combout ;
wire \my_slc|d0|alu|ALU_compute_output~57_combout ;
wire \my_slc|d0|REG_FILE|R~199_combout ;
wire \my_slc|d0|REG_FILE|R~200_combout ;
wire \my_slc|d0|REG_FILE|R~197_combout ;
wire \my_slc|d0|REG_FILE|R~198_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[8]~21_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[8]~22_combout ;
wire \my_slc|d0|alu|Add0~15 ;
wire \my_slc|d0|alu|Add0~17 ;
wire \my_slc|d0|alu|Add0~18_combout ;
wire \my_slc|d0|BUS|bus_output[9]~31_combout ;
wire \my_slc|d0|BUS|bus_output[9]~32_combout ;
wire \my_slc|d0|MDR_register|data_out[9]~9_combout ;
wire \my_slc|d0|IR_module|data_out~10_combout ;
wire \my_slc|memory_subsystem|Equal0~2_combout ;
wire \my_slc|memory_subsystem|Equal0~0_combout ;
wire \my_slc|memory_subsystem|Equal0~1_combout ;
wire \my_slc|memory_subsystem|Equal0~4_combout ;
wire \my_slc|d0|MDR_register|data_out~28_combout ;
wire \my_slc|d0|REG_FILE|R~123feeder_combout ;
wire \my_slc|d0|REG_FILE|R~123_q ;
wire \my_slc|d0|REG_FILE|R~91_q ;
wire \my_slc|d0|REG_FILE|R~107feeder_combout ;
wire \my_slc|d0|REG_FILE|R~107_q ;
wire \my_slc|d0|REG_FILE|R~75_q ;
wire \my_slc|d0|REG_FILE|R~219_combout ;
wire \my_slc|d0|REG_FILE|R~220_combout ;
wire \my_slc|d0|REG_FILE|R~43_q ;
wire \my_slc|d0|REG_FILE|R~59_q ;
wire \my_slc|d0|REG_FILE|R~11feeder_combout ;
wire \my_slc|d0|REG_FILE|R~11_q ;
wire \my_slc|d0|REG_FILE|R~27_q ;
wire \my_slc|d0|REG_FILE|R~221_combout ;
wire \my_slc|d0|REG_FILE|R~222_combout ;
wire \my_slc|d0|REG_FILE|R~223_combout ;
wire \my_slc|d0|BUS|bus_output[11]~36_combout ;
wire \my_slc|d0|REG_FILE|R~224_combout ;
wire \my_slc|d0|REG_FILE|R~225_combout ;
wire \my_slc|d0|REG_FILE|R~226_combout ;
wire \my_slc|d0|REG_FILE|R~227_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[11]~27_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[11]~28_combout ;
wire \my_slc|d0|alu|ALU_compute_output~59_combout ;
wire \my_slc|d0|REG_FILE|R~106_q ;
wire \my_slc|d0|REG_FILE|R~74_q ;
wire \my_slc|d0|REG_FILE|R~215_combout ;
wire \my_slc|d0|REG_FILE|R~90_q ;
wire \my_slc|d0|REG_FILE|R~122_q ;
wire \my_slc|d0|REG_FILE|R~216_combout ;
wire \my_slc|d0|REG_FILE|R~58_q ;
wire \my_slc|d0|REG_FILE|R~42_q ;
wire \my_slc|d0|REG_FILE|R~26_q ;
wire \my_slc|d0|REG_FILE|R~10_q ;
wire \my_slc|d0|REG_FILE|R~217_combout ;
wire \my_slc|d0|REG_FILE|R~218_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[10]~25_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[10]~26_combout ;
wire \my_slc|d0|alu|Add0~19 ;
wire \my_slc|d0|alu|Add0~21 ;
wire \my_slc|d0|alu|Add0~22_combout ;
wire \my_slc|d0|BUS|bus_output[11]~37_combout ;
wire \my_slc|d0|BUS|bus_output[11]~38_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[9]~19 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[10]~21 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[11]~22_combout ;
wire \my_slc|d0|MDR_register|data_out[11]~11_combout ;
wire \my_slc|d0|IR_module|data_out~12_combout ;
wire \my_slc|d0|REG_FILE|R~269_combout ;
wire \my_slc|d0|REG_FILE|R~127_q ;
wire \my_slc|d0|REG_FILE|R~95feeder_combout ;
wire \my_slc|d0|REG_FILE|R~95_q ;
wire \my_slc|d0|REG_FILE|R~79_q ;
wire \my_slc|d0|REG_FILE|R~111_q ;
wire \my_slc|d0|REG_FILE|R~243_combout ;
wire \my_slc|d0|REG_FILE|R~244_combout ;
wire \my_slc|d0|REG_FILE|R~63_q ;
wire \my_slc|d0|REG_FILE|R~47feeder_combout ;
wire \my_slc|d0|REG_FILE|R~47_q ;
wire \my_slc|d0|REG_FILE|R~15_q ;
wire \my_slc|d0|REG_FILE|R~31_q ;
wire \my_slc|d0|REG_FILE|R~245_combout ;
wire \my_slc|d0|REG_FILE|R~246_combout ;
wire \my_slc|d0|REG_FILE|R~247_combout ;
wire \my_slc|d0|PC_register|data_out[13]~45 ;
wire \my_slc|d0|PC_register|data_out[14]~46_combout ;
wire \my_slc|d0|PC_register|data_out[12]~19_combout ;
wire \my_slc|d0|PC_register|data_out[14]~47 ;
wire \my_slc|d0|PC_register|data_out[15]~48_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[15]~15_combout ;
wire \my_slc|d0|REG_FILE|R~78_q ;
wire \my_slc|d0|REG_FILE|R~110_q ;
wire \my_slc|d0|REG_FILE|R~238_combout ;
wire \my_slc|d0|REG_FILE|R~126_q ;
wire \my_slc|d0|REG_FILE|R~94_q ;
wire \my_slc|d0|REG_FILE|R~239_combout ;
wire \my_slc|d0|REG_FILE|R~62_q ;
wire \my_slc|d0|REG_FILE|R~30_q ;
wire \my_slc|d0|REG_FILE|R~14_q ;
wire \my_slc|d0|REG_FILE|R~240_combout ;
wire \my_slc|d0|REG_FILE|R~46_q ;
wire \my_slc|d0|REG_FILE|R~241_combout ;
wire \my_slc|d0|REG_FILE|R~242_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[11]~23 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[12]~25 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[13]~27 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[14]~29 ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[15]~30_combout ;
wire \my_slc|d0|BUS|bus_output[14]~49_combout ;
wire \my_slc|d0|MDR_register|data_out[15]~feeder_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \my_slc|d0|MDR_register|data_out~32_combout ;
wire \my_slc|d0|BUS|bus_output[15]~51_combout ;
wire \my_slc|d0|BUS|bus_output[15]~52_combout ;
wire \my_slc|d0|REG_FILE|R~260_combout ;
wire \my_slc|d0|REG_FILE|R~261_combout ;
wire \my_slc|d0|REG_FILE|R~262_combout ;
wire \my_slc|d0|REG_FILE|R~263_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[15]~35_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[15]~36_combout ;
wire \my_slc|d0|REG_FILE|R~256_combout ;
wire \my_slc|d0|REG_FILE|R~257_combout ;
wire \my_slc|d0|REG_FILE|R~258_combout ;
wire \my_slc|d0|REG_FILE|R~259_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[14]~33_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[14]~34_combout ;
wire \my_slc|d0|REG_FILE|R~45_q ;
wire \my_slc|d0|REG_FILE|R~61_q ;
wire \my_slc|d0|REG_FILE|R~13_q ;
wire \my_slc|d0|REG_FILE|R~29_q ;
wire \my_slc|d0|REG_FILE|R~235_combout ;
wire \my_slc|d0|REG_FILE|R~236_combout ;
wire \my_slc|d0|REG_FILE|R~93feeder_combout ;
wire \my_slc|d0|REG_FILE|R~93_q ;
wire \my_slc|d0|REG_FILE|R~125_q ;
wire \my_slc|d0|REG_FILE|R~77_q ;
wire \my_slc|d0|REG_FILE|R~109_q ;
wire \my_slc|d0|REG_FILE|R~233_combout ;
wire \my_slc|d0|REG_FILE|R~234_combout ;
wire \my_slc|d0|REG_FILE|R~237_combout ;
wire \my_slc|d0|REG_FILE|R~254_combout ;
wire \my_slc|d0|REG_FILE|R~255_combout ;
wire \my_slc|d0|REG_FILE|R~252_combout ;
wire \my_slc|d0|REG_FILE|R~253_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[13]~31_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[13]~32_combout ;
wire \my_slc|d0|REG_FILE|R~92_q ;
wire \my_slc|d0|REG_FILE|R~124_q ;
wire \my_slc|d0|REG_FILE|R~108feeder_combout ;
wire \my_slc|d0|REG_FILE|R~108_q ;
wire \my_slc|d0|REG_FILE|R~76_q ;
wire \my_slc|d0|REG_FILE|R~248_combout ;
wire \my_slc|d0|REG_FILE|R~249_combout ;
wire \my_slc|d0|REG_FILE|R~60_q ;
wire \my_slc|d0|REG_FILE|R~44_q ;
wire \my_slc|d0|REG_FILE|R~28_q ;
wire \my_slc|d0|REG_FILE|R~12_q ;
wire \my_slc|d0|REG_FILE|R~250_combout ;
wire \my_slc|d0|REG_FILE|R~251_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[12]~29_combout ;
wire \my_slc|d0|SR2_MUX|output_mux[12]~30_combout ;
wire \my_slc|d0|REG_FILE|R~230_combout ;
wire \my_slc|d0|REG_FILE|R~231_combout ;
wire \my_slc|d0|REG_FILE|R~228_combout ;
wire \my_slc|d0|REG_FILE|R~229_combout ;
wire \my_slc|d0|REG_FILE|R~232_combout ;
wire \my_slc|d0|alu|Add0~23 ;
wire \my_slc|d0|alu|Add0~25 ;
wire \my_slc|d0|alu|Add0~27 ;
wire \my_slc|d0|alu|Add0~29 ;
wire \my_slc|d0|alu|Add0~30_combout ;
wire \my_slc|d0|BUS|bus_output[15]~53_combout ;
wire \my_slc|d0|BUS|bus_output[15]~54_combout ;
wire \my_slc|d0|BUS|bus_output[15]~55_combout ;
wire \my_slc|d0|MDR_register|data_out[15]~15_combout ;
wire \my_slc|d0|MAR_register|data_out~4_combout ;
wire \my_slc|state_controller|State~46_combout ;
wire \my_slc|state_controller|State.S_05~q ;
wire \my_slc|d0|BUS|bus_output[9]~1_combout ;
wire \my_slc|d0|MDR_register|data_out[8]~feeder_combout ;
wire \S[8]~input_o ;
wire \Data[8]~input_o ;
wire \my_slc|d0|MDR_register|data_out~25_combout ;
wire \my_slc|d0|BUS|bus_output[8]~27_combout ;
wire \my_slc|d0|alu|Add0~16_combout ;
wire \my_slc|d0|alu|ALU_compute_output~56_combout ;
wire \my_slc|d0|BUS|bus_output[8]~28_combout ;
wire \my_slc|d0|BUS|bus_output[8]~29_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[8]~16_combout ;
wire \my_slc|d0|MDR_register|data_out[8]~8_combout ;
wire \my_slc|d0|IR_module|data_out~9_combout ;
wire \my_slc|d0|SR1_MUX|output_mux[2]~2_combout ;
wire \my_slc|d0|REG_FILE|R~212_combout ;
wire \my_slc|d0|REG_FILE|R~213_combout ;
wire \my_slc|d0|REG_FILE|R~210_combout ;
wire \my_slc|d0|REG_FILE|R~211_combout ;
wire \my_slc|d0|REG_FILE|R~214_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[10]~20_combout ;
wire \my_slc|d0|MDR_register|data_out[10]~feeder_combout ;
wire \Data[10]~input_o ;
wire \S[10]~input_o ;
wire \my_slc|d0|MDR_register|data_out~27_combout ;
wire \my_slc|d0|BUS|bus_output[10]~33_combout ;
wire \my_slc|d0|alu|ALU_compute_output~58_combout ;
wire \my_slc|d0|alu|Add0~20_combout ;
wire \my_slc|d0|BUS|bus_output[10]~34_combout ;
wire \my_slc|d0|BUS|bus_output[10]~35_combout ;
wire \my_slc|d0|MDR_register|data_out[10]~10_combout ;
wire \my_slc|d0|IR_module|data_out~11_combout ;
wire \my_slc|d0|ben_module|logic_low_module|Equal0~3_combout ;
wire \my_slc|d0|ben_module|nzp_module|nzp~1_combout ;
wire \my_slc|d0|ben_module|logic_low_module|Equal0~1_combout ;
wire \my_slc|d0|ben_module|logic_low_module|Equal0~0_combout ;
wire \my_slc|d0|ben_module|logic_low_module|Equal0~2_combout ;
wire \my_slc|d0|ben_module|logic_low_module|Equal0~4_combout ;
wire \my_slc|d0|ben_module|nzp_module|nzp~2_combout ;
wire \my_slc|d0|ben_module|nzp_module|nzp[0]~3_combout ;
wire \my_slc|d0|ben_module|nzp_module|nzp~0_combout ;
wire \my_slc|d0|ben_module|ben_register_module|ben_output~0_combout ;
wire \my_slc|d0|ben_module|nzp_module|nzp~4_combout ;
wire \my_slc|d0|ben_module|nzp_module|nzp~5_combout ;
wire \my_slc|d0|ben_module|ben_register_module|ben_output~1_combout ;
wire \my_slc|state_controller|State~51_combout ;
wire \my_slc|state_controller|State.S_0~q ;
wire \my_slc|d0|ben_module|ben_register_module|ben_output~2_combout ;
wire \my_slc|d0|ben_module|ben_register_module|ben_output~q ;
wire \my_slc|state_controller|State~41_combout ;
wire \my_slc|state_controller|State.S_22~q ;
wire \my_slc|d0|PC_register|data_out[12]~18_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[13]~26_combout ;
wire \my_slc|d0|MDR_register|data_out[13]~feeder_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \my_slc|d0|MDR_register|data_out~30_combout ;
wire \my_slc|d0|BUS|bus_output[13]~42_combout ;
wire \my_slc|d0|alu|ALU_compute_output~61_combout ;
wire \my_slc|d0|alu|Add0~26_combout ;
wire \my_slc|d0|BUS|bus_output[13]~43_combout ;
wire \my_slc|d0|BUS|bus_output[13]~44_combout ;
wire \my_slc|d0|MDR_register|data_out[13]~13_combout ;
wire \my_slc|d0|MAR_register|data_out~2_combout ;
wire \my_slc|state_controller|State~43_combout ;
wire \my_slc|state_controller|State~50_combout ;
wire \my_slc|state_controller|State.S_04~q ;
wire \my_slc|state_controller|State~40_combout ;
wire \my_slc|state_controller|State.S_21~q ;
wire \my_slc|state_controller|ADDR2MUX[1]~0_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux0~0_combout ;
wire \my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[14]~28_combout ;
wire \my_slc|d0|MDR_register|data_out[14]~feeder_combout ;
wire \Data[14]~input_o ;
wire \S[14]~input_o ;
wire \my_slc|d0|MDR_register|data_out~31_combout ;
wire \my_slc|d0|BUS|bus_output[14]~45_combout ;
wire \my_slc|d0|BUS|bus_output[14]~46_combout ;
wire \my_slc|d0|BUS|bus_output[14]~47_combout ;
wire \my_slc|d0|BUS|bus_output[14]~48_combout ;
wire \my_slc|d0|alu|Add0~28_combout ;
wire \my_slc|d0|BUS|bus_output[14]~50_combout ;
wire \my_slc|d0|MDR_register|data_out[14]~14_combout ;
wire \my_slc|d0|MAR_register|data_out~3_combout ;
wire \my_slc|state_controller|State~44_combout ;
wire \my_slc|state_controller|State.S_12~q ;
wire \my_slc|state_controller|WideOr27~combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[0]~0_combout ;
wire \my_slc|d0|PC_register|data_out[0]~17 ;
wire \my_slc|d0|PC_register|data_out[1]~20_combout ;
wire \my_slc|d0|PC_register|data_out[1]~21 ;
wire \my_slc|d0|PC_register|data_out[2]~22_combout ;
wire \my_slc|d0|PC_register|data_out[2]~23 ;
wire \my_slc|d0|PC_register|data_out[3]~24_combout ;
wire \my_slc|d0|PC_register|data_out[3]~25 ;
wire \my_slc|d0|PC_register|data_out[4]~26_combout ;
wire \my_slc|d0|PC_register|data_out[4]~27 ;
wire \my_slc|d0|PC_register|data_out[5]~28_combout ;
wire \my_slc|d0|PC_register|data_out[5]~29 ;
wire \my_slc|d0|PC_register|data_out[6]~30_combout ;
wire \my_slc|d0|PC_register|data_out[6]~31 ;
wire \my_slc|d0|PC_register|data_out[7]~32_combout ;
wire \my_slc|d0|PC_register|data_out[7]~33 ;
wire \my_slc|d0|PC_register|data_out[8]~34_combout ;
wire \my_slc|d0|PC_register|data_out[8]~35 ;
wire \my_slc|d0|PC_register|data_out[9]~36_combout ;
wire \my_slc|d0|PC_register|data_out[9]~37 ;
wire \my_slc|d0|PC_register|data_out[10]~38_combout ;
wire \my_slc|d0|PC_register|data_out[10]~39 ;
wire \my_slc|d0|PC_register|data_out[11]~40_combout ;
wire \my_slc|d0|PC_register|data_out[11]~41 ;
wire \my_slc|d0|PC_register|data_out[12]~42_combout ;
wire \my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12_combout ;
wire \my_slc|d0|alu_address|ALU_ADDR_output[12]~24_combout ;
wire \my_slc|d0|alu|ALU_compute_output~60_combout ;
wire \my_slc|d0|MDR_register|data_out[12]~feeder_combout ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \my_slc|d0|MDR_register|data_out~29_combout ;
wire \my_slc|d0|BUS|bus_output[12]~39_combout ;
wire \my_slc|d0|alu|Add0~24_combout ;
wire \my_slc|d0|BUS|bus_output[12]~40_combout ;
wire \my_slc|d0|BUS|bus_output[12]~41_combout ;
wire \my_slc|d0|MDR_register|data_out[12]~12_combout ;
wire \my_slc|d0|MAR_register|data_out~1_combout ;
wire \my_slc|state_controller|State~38_combout ;
wire \my_slc|state_controller|State.S_06~q ;
wire \my_slc|state_controller|State~34_combout ;
wire \my_slc|state_controller|State.S_25_1~q ;
wire \my_slc|state_controller|State~32_combout ;
wire \my_slc|state_controller|State.S_25_2~q ;
wire \my_slc|state_controller|State~49_combout ;
wire \my_slc|state_controller|State.S_27~q ;
wire \my_slc|state_controller|WideOr26~0_combout ;
wire \Run~input_o ;
wire \my_slc|button_sync[0]|q~0_combout ;
wire \my_slc|button_sync[0]|q~q ;
wire \my_slc|state_controller|State~53_combout ;
wire \my_slc|state_controller|State.Halted~q ;
wire \my_slc|state_controller|Selector3~1_combout ;
wire \Continue~input_o ;
wire \my_slc|button_sync[1]|q~0_combout ;
wire \my_slc|button_sync[1]|q~q ;
wire \my_slc|state_controller|Selector1~0_combout ;
wire \my_slc|state_controller|Selector1~1_combout ;
wire \my_slc|state_controller|State.PauseIR1~q ;
wire \my_slc|state_controller|State~52_combout ;
wire \my_slc|state_controller|State.PauseIR2~q ;
wire \my_slc|state_controller|Selector3~0_combout ;
wire \my_slc|state_controller|Selector3~2_combout ;
wire \my_slc|state_controller|State.S_18~q ;
wire \my_slc|state_controller|State~33_combout ;
wire \my_slc|state_controller|State.S_33_1~q ;
wire \my_slc|state_controller|State~31_combout ;
wire \my_slc|state_controller|State.S_33_2~q ;
wire \my_slc|state_controller|State~48_combout ;
wire \my_slc|state_controller|State.S_35~q ;
wire \my_slc|state_controller|WideOr0~0_combout ;
wire \my_slc|state_controller|Selector7~0_combout ;
wire \my_slc|state_controller|State.S_32~q ;
wire \my_slc|state_controller|State~37_combout ;
wire \my_slc|state_controller|State~39_combout ;
wire \my_slc|state_controller|State.S_07~q ;
wire \my_slc|state_controller|State~42_combout ;
wire \my_slc|state_controller|State.S_23~q ;
wire \my_slc|state_controller|WideOr24~combout ;
wire \my_slc|d0|BUS|bus_output[0]~3_combout ;
wire \my_slc|d0|alu|Add0~0_combout ;
wire \my_slc|d0|alu|ALU_compute_output~49_combout ;
wire \my_slc|d0|BUS|bus_output[0]~4_combout ;
wire \my_slc|d0|BUS|bus_output[0]~5_combout ;
wire \my_slc|d0|MDR_register|data_out[0]~0_combout ;
wire \my_slc|d0|MDR_register|data_out[0]~feeder_combout ;
wire \Data[0]~input_o ;
wire \S[0]~input_o ;
wire \my_slc|d0|MDR_register|data_out~16_combout ;
wire \my_slc|tr0|Data_write_buffer[0]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[1]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[2]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[4]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[5]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[6]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[7]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[8]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[9]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[10]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[11]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[12]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[14]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[15]~feeder_combout ;
wire \my_slc|memory_subsystem|hex_data~3_combout ;
wire \my_slc|memory_subsystem|hex_data[2]~18_combout ;
wire \my_slc|memory_subsystem|hex_data~4_combout ;
wire \my_slc|memory_subsystem|hex_data~5_combout ;
wire \my_slc|memory_subsystem|hex_data~2_combout ;
wire \my_slc|hex_driver0|WideOr6~0_combout ;
wire \my_slc|hex_driver0|WideOr5~0_combout ;
wire \my_slc|hex_driver0|WideOr4~0_combout ;
wire \my_slc|hex_driver0|WideOr3~0_combout ;
wire \my_slc|hex_driver0|WideOr2~0_combout ;
wire \my_slc|hex_driver0|WideOr1~0_combout ;
wire \my_slc|hex_driver0|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~7_combout ;
wire \my_slc|memory_subsystem|hex_data~9_combout ;
wire \my_slc|memory_subsystem|hex_data~8_combout ;
wire \my_slc|memory_subsystem|hex_data~6_combout ;
wire \my_slc|hex_driver1|WideOr6~0_combout ;
wire \my_slc|hex_driver1|WideOr5~0_combout ;
wire \my_slc|hex_driver1|WideOr4~0_combout ;
wire \my_slc|hex_driver1|WideOr3~0_combout ;
wire \my_slc|hex_driver1|WideOr2~0_combout ;
wire \my_slc|hex_driver1|WideOr1~0_combout ;
wire \my_slc|hex_driver1|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~13_combout ;
wire \my_slc|memory_subsystem|hex_data~12_combout ;
wire \my_slc|memory_subsystem|hex_data~10_combout ;
wire \my_slc|memory_subsystem|hex_data~11_combout ;
wire \my_slc|hex_driver2|WideOr6~0_combout ;
wire \my_slc|hex_driver2|WideOr5~0_combout ;
wire \my_slc|hex_driver2|WideOr4~0_combout ;
wire \my_slc|hex_driver2|WideOr3~0_combout ;
wire \my_slc|hex_driver2|WideOr2~0_combout ;
wire \my_slc|hex_driver2|WideOr1~0_combout ;
wire \my_slc|hex_driver2|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~15_combout ;
wire \my_slc|memory_subsystem|hex_data~16_combout ;
wire \my_slc|memory_subsystem|hex_data~17_combout ;
wire \my_slc|memory_subsystem|hex_data~14_combout ;
wire \my_slc|hex_driver3|WideOr6~0_combout ;
wire \my_slc|hex_driver3|WideOr5~0_combout ;
wire \my_slc|hex_driver3|WideOr4~0_combout ;
wire \my_slc|hex_driver3|WideOr3~0_combout ;
wire \my_slc|hex_driver3|WideOr2~0_combout ;
wire \my_slc|hex_driver3|WideOr1~0_combout ;
wire \my_slc|hex_driver3|WideOr0~0_combout ;
wire \my_slc|hex_driver4|WideOr6~0_combout ;
wire \my_slc|hex_driver4|WideOr5~0_combout ;
wire \my_slc|hex_driver4|WideOr4~0_combout ;
wire \my_slc|hex_driver4|WideOr3~0_combout ;
wire \my_slc|hex_driver4|WideOr2~0_combout ;
wire \my_slc|hex_driver4|WideOr1~0_combout ;
wire \my_slc|hex_driver4|WideOr0~0_combout ;
wire \my_slc|hex_driver5|WideOr6~0_combout ;
wire \my_slc|hex_driver5|WideOr5~0_combout ;
wire \my_slc|hex_driver5|WideOr4~0_combout ;
wire \my_slc|hex_driver5|WideOr3~0_combout ;
wire \my_slc|hex_driver5|WideOr2~0_combout ;
wire \my_slc|hex_driver5|WideOr1~0_combout ;
wire \my_slc|hex_driver5|WideOr0~0_combout ;
wire \my_slc|hex_driver6|WideOr6~0_combout ;
wire \my_slc|hex_driver6|WideOr5~0_combout ;
wire \my_slc|hex_driver6|WideOr4~0_combout ;
wire \my_slc|hex_driver6|WideOr3~0_combout ;
wire \my_slc|hex_driver6|WideOr2~0_combout ;
wire \my_slc|hex_driver6|WideOr1~0_combout ;
wire \my_slc|hex_driver6|WideOr0~0_combout ;
wire \my_slc|hex_driver7|WideOr6~0_combout ;
wire \my_slc|hex_driver7|WideOr5~0_combout ;
wire \my_slc|hex_driver7|WideOr4~0_combout ;
wire \my_slc|hex_driver7|WideOr3~0_combout ;
wire \my_slc|hex_driver7|WideOr2~0_combout ;
wire \my_slc|hex_driver7|WideOr1~0_combout ;
wire \my_slc|hex_driver7|WideOr0~0_combout ;
wire [15:0] \my_slc|d0|MDR_register|data_out ;
wire [15:0] \my_slc|d0|PC_register|data_out ;
wire [2:0] \my_slc|d0|ben_module|nzp_module|nzp ;
wire [15:0] \my_slc|d0|MAR_register|data_out ;
wire [15:0] \my_slc|d0|IR_module|data_out ;
wire [15:0] \my_slc|memory_subsystem|hex_data ;
wire [15:0] \my_slc|tr0|Data_read_buffer ;
wire [15:0] \my_slc|tr0|Data_write_buffer ;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\my_slc|tr0|Data_write_buffer [0]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\my_slc|tr0|Data_write_buffer [1]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\my_slc|tr0|Data_write_buffer [2]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\my_slc|tr0|Data_write_buffer [3]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\my_slc|tr0|Data_write_buffer [4]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\my_slc|tr0|Data_write_buffer [5]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\my_slc|tr0|Data_write_buffer [6]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\my_slc|tr0|Data_write_buffer [7]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\my_slc|tr0|Data_write_buffer [8]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\my_slc|tr0|Data_write_buffer [9]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\my_slc|tr0|Data_write_buffer [10]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\my_slc|tr0|Data_write_buffer [11]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\my_slc|tr0|Data_write_buffer [12]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\my_slc|tr0|Data_write_buffer [13]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\my_slc|tr0|Data_write_buffer [14]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\my_slc|tr0|Data_write_buffer [15]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\my_slc|d0|IR_module|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\my_slc|d0|IR_module|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\my_slc|d0|IR_module|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\my_slc|d0|IR_module|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\my_slc|d0|IR_module|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(\my_slc|d0|IR_module|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\my_slc|d0|IR_module|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(\my_slc|d0|IR_module|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(\my_slc|d0|IR_module|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(\my_slc|d0|IR_module|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(\my_slc|d0|IR_module|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(\my_slc|d0|IR_module|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\my_slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\my_slc|hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\my_slc|hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\my_slc|hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\my_slc|hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\my_slc|hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\my_slc|hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\my_slc|hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\my_slc|hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\my_slc|hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\my_slc|hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\my_slc|hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\my_slc|hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\my_slc|hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\my_slc|hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\my_slc|hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\my_slc|hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\my_slc|hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\my_slc|hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\my_slc|hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\my_slc|hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\my_slc|hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\my_slc|hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\my_slc|hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\my_slc|hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\my_slc|hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\my_slc|hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\my_slc|hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\my_slc|hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\my_slc|state_controller|WideOr21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(!\my_slc|state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\my_slc|d0|MAR_register|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\my_slc|d0|MAR_register|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\my_slc|d0|MAR_register|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\my_slc|d0|MAR_register|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\my_slc|d0|MAR_register|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\my_slc|d0|MAR_register|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\my_slc|d0|MAR_register|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\my_slc|d0|MAR_register|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\my_slc|d0|MAR_register|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\my_slc|d0|MAR_register|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\my_slc|d0|MAR_register|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\my_slc|d0|MAR_register|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\my_slc|d0|MAR_register|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\my_slc|d0|MAR_register|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\my_slc|d0|MAR_register|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\my_slc|d0|MAR_register|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N12
cycloneive_lcell_comb \my_slc|button_sync[2]|q~0 (
// Equation(s):
// \my_slc|button_sync[2]|q~0_combout  = !\Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|button_sync[2]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|button_sync[2]|q~0 .lut_mask = 16'h00FF;
defparam \my_slc|button_sync[2]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N13
dffeas \my_slc|button_sync[2]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|button_sync[2]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|button_sync[2]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|button_sync[2]|q .is_wysiwyg = "true";
defparam \my_slc|button_sync[2]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N0
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[0]~16 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[0]~16_combout  = \my_slc|d0|PC_register|data_out [0] $ (VCC)
// \my_slc|d0|PC_register|data_out[0]~17  = CARRY(\my_slc|d0|PC_register|data_out [0])

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|PC_register|data_out[0]~16_combout ),
	.cout(\my_slc|d0|PC_register|data_out[0]~17 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[0]~16 .lut_mask = 16'h33CC;
defparam \my_slc|d0|PC_register|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N24
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[12]~42 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[12]~42_combout  = (\my_slc|d0|PC_register|data_out [12] & (\my_slc|d0|PC_register|data_out[11]~41  $ (GND))) # (!\my_slc|d0|PC_register|data_out [12] & (!\my_slc|d0|PC_register|data_out[11]~41  & VCC))
// \my_slc|d0|PC_register|data_out[12]~43  = CARRY((\my_slc|d0|PC_register|data_out [12] & !\my_slc|d0|PC_register|data_out[11]~41 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[11]~41 ),
	.combout(\my_slc|d0|PC_register|data_out[12]~42_combout ),
	.cout(\my_slc|d0|PC_register|data_out[12]~43 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[12]~42 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_register|data_out[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N26
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[13]~44 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[13]~44_combout  = (\my_slc|d0|PC_register|data_out [13] & (!\my_slc|d0|PC_register|data_out[12]~43 )) # (!\my_slc|d0|PC_register|data_out [13] & ((\my_slc|d0|PC_register|data_out[12]~43 ) # (GND)))
// \my_slc|d0|PC_register|data_out[13]~45  = CARRY((!\my_slc|d0|PC_register|data_out[12]~43 ) # (!\my_slc|d0|PC_register|data_out [13]))

	.dataa(\my_slc|d0|PC_register|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[12]~43 ),
	.combout(\my_slc|d0|PC_register|data_out[13]~44_combout ),
	.cout(\my_slc|d0|PC_register|data_out[13]~45 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[13]~44 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_register|data_out[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N26
cycloneive_lcell_comb \my_slc|state_controller|Mux8~0 (
// Equation(s):
// \my_slc|state_controller|Mux8~0_combout  = (\my_slc|d0|IR_module|data_out [13] & (((\my_slc|d0|IR_module|data_out [15]) # (!\my_slc|d0|IR_module|data_out [14])))) # (!\my_slc|d0|IR_module|data_out [13] & (!\my_slc|d0|IR_module|data_out [12] & 
// (!\my_slc|d0|IR_module|data_out [14] & \my_slc|d0|IR_module|data_out [15])))

	.dataa(\my_slc|d0|IR_module|data_out [12]),
	.datab(\my_slc|d0|IR_module|data_out [13]),
	.datac(\my_slc|d0|IR_module|data_out [14]),
	.datad(\my_slc|d0|IR_module|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mux8~0 .lut_mask = 16'hCD0C;
defparam \my_slc|state_controller|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N16
cycloneive_lcell_comb \my_slc|state_controller|State~47 (
// Equation(s):
// \my_slc|state_controller|State~47_combout  = (!\my_slc|state_controller|Mux8~0_combout  & (\my_slc|state_controller|State~43_combout  & (!\my_slc|d0|IR_module|data_out [14] & \my_slc|d0|IR_module|data_out [15])))

	.dataa(\my_slc|state_controller|Mux8~0_combout ),
	.datab(\my_slc|state_controller|State~43_combout ),
	.datac(\my_slc|d0|IR_module|data_out [14]),
	.datad(\my_slc|d0|IR_module|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~47 .lut_mask = 16'h0400;
defparam \my_slc|state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N17
dffeas \my_slc|state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_09 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N28
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[9]~0 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[9]~0_combout  = (!\my_slc|state_controller|State.S_35~q  & (!\my_slc|state_controller|State.S_27~q  & !\my_slc|state_controller|State.S_09~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(\my_slc|state_controller|State.S_27~q ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[9]~0 .lut_mask = 16'h0003;
defparam \my_slc|d0|BUS|bus_output[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N14
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[11]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[11]~feeder_combout  = \my_slc|d0|MDR_register|data_out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N30
cycloneive_lcell_comb \my_slc|state_controller|State~35 (
// Equation(s):
// \my_slc|state_controller|State~35_combout  = (\my_slc|state_controller|State.S_23~q  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~35 .lut_mask = 16'h00F0;
defparam \my_slc|state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N31
dffeas \my_slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N16
cycloneive_lcell_comb \my_slc|state_controller|State~36 (
// Equation(s):
// \my_slc|state_controller|State~36_combout  = (\my_slc|state_controller|State.S_16_1~q  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_16_1~q ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~36 .lut_mask = 16'h00F0;
defparam \my_slc|state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N17
dffeas \my_slc|state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N6
cycloneive_lcell_comb \my_slc|state_controller|Mem_WE~0 (
// Equation(s):
// \my_slc|state_controller|Mem_WE~0_combout  = (\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_16_1~q ),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mem_WE~0 .lut_mask = 16'hFFF0;
defparam \my_slc|state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N7
dffeas \my_slc|tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N30
cycloneive_lcell_comb \my_slc|d0|MAR_register|data_out[13]~feeder (
// Equation(s):
// \my_slc|d0|MAR_register|data_out[13]~feeder_combout  = \my_slc|d0|MAR_register|data_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_register|data_out~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_register|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_register|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N6
cycloneive_lcell_comb \my_slc|d0|MAR_register|data_out[1]~0 (
// Equation(s):
// \my_slc|d0|MAR_register|data_out[1]~0_combout  = (\my_slc|button_sync[2]|q~q ) # ((\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q )))

	.dataa(\my_slc|button_sync[2]|q~q ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[1]~0 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|MAR_register|data_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N31
dffeas \my_slc|d0|MAR_register|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_register|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N9
dffeas \my_slc|d0|MAR_register|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_register|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N15
dffeas \my_slc|d0|MAR_register|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_register|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N21
dffeas \my_slc|d0|MAR_register|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_register|data_out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N14
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~3_combout  = (\my_slc|d0|MAR_register|data_out [13] & (\my_slc|d0|MAR_register|data_out [14] & (\my_slc|d0|MAR_register|data_out [15] & \my_slc|d0|MAR_register|data_out [12])))

	.dataa(\my_slc|d0|MAR_register|data_out [13]),
	.datab(\my_slc|d0|MAR_register|data_out [14]),
	.datac(\my_slc|d0|MAR_register|data_out [15]),
	.datad(\my_slc|d0|MAR_register|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N31
dffeas \my_slc|d0|MAR_register|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N9
dffeas \my_slc|d0|MAR_register|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N20
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out[3]~1 (
// Equation(s):
// \my_slc|d0|IR_module|data_out[3]~1_combout  = (\my_slc|button_sync[2]|q~q ) # (\my_slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[3]~1 .lut_mask = 16'hFFF0;
defparam \my_slc|d0|IR_module|data_out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N19
dffeas \my_slc|d0|IR_module|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[9] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~264 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~264_combout  = (\my_slc|state_controller|State.S_04~q ) # ((\my_slc|d0|IR_module|data_out [9] & !\my_slc|state_controller|WideOr26~0_combout ))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|d0|IR_module|data_out [9]),
	.datac(gnd),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~264 .lut_mask = 16'hAAEE;
defparam \my_slc|d0|REG_FILE|R~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~273 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~273_combout  = (\my_slc|d0|IR_module|data_out [10] & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|d0|IR_module|data_out [11] & \my_slc|d0|REG_FILE|R~264_combout )))

	.dataa(\my_slc|d0|IR_module|data_out [10]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|IR_module|data_out [11]),
	.datad(\my_slc|d0|REG_FILE|R~264_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~273 .lut_mask = 16'h0200;
defparam \my_slc|d0|REG_FILE|R~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N25
dffeas \my_slc|d0|REG_FILE|R~55 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~55 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~266 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~266_combout  = (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|d0|IR_module|data_out [9] & !\my_slc|state_controller|WideOr26~0_combout ))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|d0|IR_module|data_out [9]),
	.datac(gnd),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~266 .lut_mask = 16'h0011;
defparam \my_slc|d0|REG_FILE|R~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~270 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~270_combout  = (\my_slc|d0|IR_module|data_out [10] & (\my_slc|d0|REG_FILE|R~266_combout  & (!\my_slc|state_controller|State.S_04~q  & !\my_slc|d0|IR_module|data_out [11])))

	.dataa(\my_slc|d0|IR_module|data_out [10]),
	.datab(\my_slc|d0|REG_FILE|R~266_combout ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|d0|IR_module|data_out [11]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~270 .lut_mask = 16'h0008;
defparam \my_slc|d0|REG_FILE|R~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N9
dffeas \my_slc|d0|REG_FILE|R~39 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~39 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~86feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~86feeder_combout  = \my_slc|d0|MDR_register|data_out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~86feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|R~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~265 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~265_combout  = (!\my_slc|d0|IR_module|data_out [10] & (\my_slc|d0|REG_FILE|R~264_combout  & (!\my_slc|state_controller|State.S_04~q  & \my_slc|d0|IR_module|data_out [11])))

	.dataa(\my_slc|d0|IR_module|data_out [10]),
	.datab(\my_slc|d0|REG_FILE|R~264_combout ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|d0|IR_module|data_out [11]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~265 .lut_mask = 16'h0400;
defparam \my_slc|d0|REG_FILE|R~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N3
dffeas \my_slc|d0|REG_FILE|R~86 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~86 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N5
dffeas \my_slc|d0|REG_FILE|R~118 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~118 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~268 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~268_combout  = (!\my_slc|d0|IR_module|data_out [10] & (!\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|IR_module|data_out [11] & \my_slc|d0|REG_FILE|R~266_combout )))

	.dataa(\my_slc|d0|IR_module|data_out [10]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|IR_module|data_out [11]),
	.datad(\my_slc|d0|REG_FILE|R~266_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~268 .lut_mask = 16'h1000;
defparam \my_slc|d0|REG_FILE|R~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N7
dffeas \my_slc|d0|REG_FILE|R~70 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~70 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~102feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~102feeder_combout  = \my_slc|d0|MDR_register|data_out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~102feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|R~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~267 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~267_combout  = (\my_slc|d0|REG_FILE|R~266_combout  & ((\my_slc|state_controller|State.S_04~q ) # ((\my_slc|d0|IR_module|data_out [10] & \my_slc|d0|IR_module|data_out [11]))))

	.dataa(\my_slc|d0|IR_module|data_out [10]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|IR_module|data_out [11]),
	.datad(\my_slc|d0|REG_FILE|R~266_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~267 .lut_mask = 16'hEC00;
defparam \my_slc|d0|REG_FILE|R~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N29
dffeas \my_slc|d0|REG_FILE|R~102 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~102 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~174 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~174_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~102_q ) # (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~70_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~70_q ),
	.datab(\my_slc|d0|REG_FILE|R~102_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~174 .lut_mask = 16'hF0CA;
defparam \my_slc|d0|REG_FILE|R~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~175 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~175_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~174_combout  & ((\my_slc|d0|REG_FILE|R~118_q ))) # (!\my_slc|d0|REG_FILE|R~174_combout  & (\my_slc|d0|REG_FILE|R~86_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~174_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~86_q ),
	.datac(\my_slc|d0|REG_FILE|R~118_q ),
	.datad(\my_slc|d0|REG_FILE|R~174_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~175 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N23
dffeas \my_slc|d0|REG_FILE|R~38 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~38 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N21
dffeas \my_slc|d0|REG_FILE|R~54 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~54 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~272 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~272_combout  = (!\my_slc|d0|IR_module|data_out [10] & (\my_slc|d0|REG_FILE|R~266_combout  & (!\my_slc|state_controller|State.S_04~q  & !\my_slc|d0|IR_module|data_out [11])))

	.dataa(\my_slc|d0|IR_module|data_out [10]),
	.datab(\my_slc|d0|REG_FILE|R~266_combout ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|d0|IR_module|data_out [11]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~272 .lut_mask = 16'h0004;
defparam \my_slc|d0|REG_FILE|R~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N5
dffeas \my_slc|d0|REG_FILE|R~6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~6 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~271 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~271_combout  = (!\my_slc|d0|IR_module|data_out [10] & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|d0|IR_module|data_out [11] & \my_slc|d0|REG_FILE|R~264_combout )))

	.dataa(\my_slc|d0|IR_module|data_out [10]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|IR_module|data_out [11]),
	.datad(\my_slc|d0|REG_FILE|R~264_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~271 .lut_mask = 16'h0100;
defparam \my_slc|d0|REG_FILE|R~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N15
dffeas \my_slc|d0|REG_FILE|R~22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~22 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~176 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~176_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~22_q ) # (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~6_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~6_q ),
	.datac(\my_slc|d0|REG_FILE|R~22_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~176 .lut_mask = 16'hAAE4;
defparam \my_slc|d0|REG_FILE|R~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~177 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~177_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~176_combout  & ((\my_slc|d0|REG_FILE|R~54_q ))) # (!\my_slc|d0|REG_FILE|R~176_combout  & (\my_slc|d0|REG_FILE|R~38_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~176_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|R~38_q ),
	.datac(\my_slc|d0|REG_FILE|R~54_q ),
	.datad(\my_slc|d0|REG_FILE|R~176_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~177 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~178 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~178_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~175_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~177_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|R~175_combout ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|R~177_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~178 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|REG_FILE|R~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N14
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6_combout  = (\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|REG_FILE|R~178_combout )) # (!\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|PC_register|data_out [6])))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|R~178_combout ),
	.datac(\my_slc|d0|PC_register|data_out [6]),
	.datad(\my_slc|state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6 .lut_mask = 16'hCCF0;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N14
cycloneive_lcell_comb \my_slc|state_controller|WideOr28 (
// Equation(s):
// \my_slc|state_controller|WideOr28~combout  = (\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q ))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr28~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr28 .lut_mask = 16'hFFEE;
defparam \my_slc|state_controller|WideOr28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N25
dffeas \my_slc|d0|REG_FILE|R~37 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~37 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N19
dffeas \my_slc|d0|REG_FILE|R~53 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~53 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~21feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~21feeder_combout  = \my_slc|d0|MDR_register|data_out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~21feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|R~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N9
dffeas \my_slc|d0|REG_FILE|R~21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~21 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N31
dffeas \my_slc|d0|REG_FILE|R~5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~5 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~167 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~167_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~21_q ) # ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~5_q  & 
// !\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~21_q ),
	.datac(\my_slc|d0|REG_FILE|R~5_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~167 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|REG_FILE|R~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~168 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~168_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~167_combout  & ((\my_slc|d0|REG_FILE|R~53_q ))) # (!\my_slc|d0|REG_FILE|R~167_combout  & (\my_slc|d0|REG_FILE|R~37_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~167_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|R~37_q ),
	.datac(\my_slc|d0|REG_FILE|R~53_q ),
	.datad(\my_slc|d0|REG_FILE|R~167_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~168 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N9
dffeas \my_slc|d0|REG_FILE|R~85 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~85 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N29
dffeas \my_slc|d0|REG_FILE|R~117 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~117 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N15
dffeas \my_slc|d0|REG_FILE|R~69 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~69 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y15_N23
dffeas \my_slc|d0|REG_FILE|R~101 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~101 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~165 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~165_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~101_q ) # (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~69_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~69_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~101_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~165 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|REG_FILE|R~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~166 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~166_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~165_combout  & ((\my_slc|d0|REG_FILE|R~117_q ))) # (!\my_slc|d0|REG_FILE|R~165_combout  & (\my_slc|d0|REG_FILE|R~85_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~165_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~85_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~117_q ),
	.datad(\my_slc|d0|REG_FILE|R~165_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~166 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|R~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~169 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~169_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~166_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~168_combout ))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(\my_slc|d0|REG_FILE|R~168_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|R~166_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~169 .lut_mask = 16'hEE44;
defparam \my_slc|d0|REG_FILE|R~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N26
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[5]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[5]~feeder_combout  = \my_slc|d0|MDR_register|data_out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N3
dffeas \my_slc|tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N2
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~22 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~22_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [5])))))

	.dataa(\S[5]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [5]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~22 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N20
cycloneive_lcell_comb \my_slc|state_controller|WideOr21~0 (
// Equation(s):
// \my_slc|state_controller|WideOr21~0_combout  = (\my_slc|state_controller|State.S_25_2~q ) # ((\my_slc|state_controller|State.S_25_1~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_33_1~q )))

	.dataa(\my_slc|state_controller|State.S_25_2~q ),
	.datab(\my_slc|state_controller|State.S_25_1~q ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N12
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[15]~17 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[15]~17_combout  = (\my_slc|state_controller|State.S_25_2~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_23~q ) # (\my_slc|button_sync[2]|q~q )))

	.dataa(\my_slc|state_controller|State.S_25_2~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[15]~17 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|MDR_register|data_out[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N27
dffeas \my_slc|d0|MDR_register|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[5]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N8
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[9]~2 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[9]~2_combout  = (\my_slc|state_controller|State.S_27~q ) # ((\my_slc|state_controller|State.S_35~q ) # ((!\my_slc|state_controller|State.S_09~q  & \my_slc|state_controller|State.S_05~q )))

	.dataa(\my_slc|state_controller|State.S_09~q ),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(\my_slc|state_controller|State.S_05~q ),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[9]~2 .lut_mask = 16'hFFDC;
defparam \my_slc|d0|BUS|bus_output[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N14
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[5]~18 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[5]~18_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & (((\my_slc|d0|BUS|bus_output[9]~2_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// ((\my_slc|d0|MDR_register|data_out [5]))) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & (!\my_slc|d0|REG_FILE|R~169_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~169_combout ),
	.datab(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datac(\my_slc|d0|MDR_register|data_out [5]),
	.datad(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[5]~18 .lut_mask = 16'hFC11;
defparam \my_slc|d0|BUS|bus_output[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N5
dffeas \my_slc|d0|REG_FILE|R~52 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~52 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N13
dffeas \my_slc|d0|REG_FILE|R~36 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~36 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N5
dffeas \my_slc|d0|REG_FILE|R~4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~4 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N7
dffeas \my_slc|d0|REG_FILE|R~20 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~20 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~158 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~158_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~20_q ) # (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~4_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~4_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~20_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~158 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|REG_FILE|R~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~159 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~159_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~158_combout  & (\my_slc|d0|REG_FILE|R~52_q )) # (!\my_slc|d0|REG_FILE|R~158_combout  & ((\my_slc|d0|REG_FILE|R~36_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~158_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|R~52_q ),
	.datac(\my_slc|d0|REG_FILE|R~36_q ),
	.datad(\my_slc|d0|REG_FILE|R~158_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~159 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N27
dffeas \my_slc|d0|REG_FILE|R~116 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~116 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N25
dffeas \my_slc|d0|REG_FILE|R~84 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~84 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~100feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~100feeder_combout  = \my_slc|d0|MDR_register|data_out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~100feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|R~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N7
dffeas \my_slc|d0|REG_FILE|R~100 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~100 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N13
dffeas \my_slc|d0|REG_FILE|R~68 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~68 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~156 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~156_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// (\my_slc|d0|REG_FILE|R~100_q )) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~68_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~100_q ),
	.datab(\my_slc|d0|REG_FILE|R~68_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~156 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|REG_FILE|R~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~157 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~157_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~156_combout  & (\my_slc|d0|REG_FILE|R~116_q )) # (!\my_slc|d0|REG_FILE|R~156_combout  & ((\my_slc|d0|REG_FILE|R~84_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~156_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~116_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~84_q ),
	.datad(\my_slc|d0|REG_FILE|R~156_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~157 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~160 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~160_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~157_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~159_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~159_combout ),
	.datad(\my_slc|d0|REG_FILE|R~157_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~160 .lut_mask = 16'hFC30;
defparam \my_slc|d0|REG_FILE|R~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N20
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~160_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [4]))

	.dataa(\my_slc|d0|PC_register|data_out [4]),
	.datab(\my_slc|state_controller|WideOr27~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|R~160_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4 .lut_mask = 16'hEE22;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N16
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux11~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux11~0_combout  = (\my_slc|d0|IR_module|data_out [4] & (((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )) # (!\my_slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [4]),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux11~0 .lut_mask = 16'hCCC4;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N22
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~4 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~4_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[3]~3_combout )

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~4 .lut_mask = 16'h3300;
defparam \my_slc|d0|IR_module|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N15
dffeas \my_slc|d0|IR_module|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[3] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N22
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux12~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout  = (\my_slc|d0|IR_module|data_out [3] & (((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )) # (!\my_slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|d0|IR_module|data_out [3]),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux12~0 .lut_mask = 16'hF0D0;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N13
dffeas \my_slc|d0|REG_FILE|R~50 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~50 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N3
dffeas \my_slc|d0|REG_FILE|R~34 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~34 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~2feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~2feeder_combout  = \my_slc|d0|MDR_register|data_out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~2feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N23
dffeas \my_slc|d0|REG_FILE|R~2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~2 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~18feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~18feeder_combout  = \my_slc|d0|MDR_register|data_out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~18feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N1
dffeas \my_slc|d0|REG_FILE|R~18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~18 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~140 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~140_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & 
// ((\my_slc|d0|REG_FILE|R~18_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~2_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~2_q ),
	.datab(\my_slc|d0|REG_FILE|R~18_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~140 .lut_mask = 16'hFC0A;
defparam \my_slc|d0|REG_FILE|R~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~141 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~141_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~140_combout  & (\my_slc|d0|REG_FILE|R~50_q )) # (!\my_slc|d0|REG_FILE|R~140_combout  & ((\my_slc|d0|REG_FILE|R~34_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~140_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~50_q ),
	.datab(\my_slc|d0|REG_FILE|R~34_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datad(\my_slc|d0|REG_FILE|R~140_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~141 .lut_mask = 16'hAFC0;
defparam \my_slc|d0|REG_FILE|R~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N13
dffeas \my_slc|d0|REG_FILE|R~114 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~114 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N5
dffeas \my_slc|d0|REG_FILE|R~82 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~82 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N31
dffeas \my_slc|d0|REG_FILE|R~66 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~66 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N19
dffeas \my_slc|d0|REG_FILE|R~98 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~98 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~138 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~138_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// ((\my_slc|d0|REG_FILE|R~98_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~66_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~66_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~98_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~138 .lut_mask = 16'hFC22;
defparam \my_slc|d0|REG_FILE|R~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~139 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~139_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~138_combout  & (\my_slc|d0|REG_FILE|R~114_q )) # (!\my_slc|d0|REG_FILE|R~138_combout  & ((\my_slc|d0|REG_FILE|R~82_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~138_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~114_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~82_q ),
	.datad(\my_slc|d0|REG_FILE|R~138_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~139 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N26
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~0 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~0_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[0]~0_combout )

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~0 .lut_mask = 16'h3300;
defparam \my_slc|d0|IR_module|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N17
dffeas \my_slc|d0|IR_module|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[0] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N30
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[1]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[1]~feeder_combout  = \my_slc|d0|MDR_register|data_out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N27
dffeas \my_slc|tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N26
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~18 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~18_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [1])))))

	.dataa(\S[1]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [1]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~18 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N31
dffeas \my_slc|d0|MDR_register|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[1]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N9
dffeas \my_slc|d0|REG_FILE|R~33 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~33 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N27
dffeas \my_slc|d0|REG_FILE|R~49 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~49 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N25
dffeas \my_slc|d0|REG_FILE|R~17 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~17 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N11
dffeas \my_slc|d0|REG_FILE|R~1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~1 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~135 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~135_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~17_q ) # ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~1_q  & 
// !\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~17_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~1_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~135 .lut_mask = 16'hCCB8;
defparam \my_slc|d0|REG_FILE|R~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~136 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~136_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~135_combout  & ((\my_slc|d0|REG_FILE|R~49_q ))) # (!\my_slc|d0|REG_FILE|R~135_combout  & (\my_slc|d0|REG_FILE|R~33_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~135_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~33_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~49_q ),
	.datad(\my_slc|d0|REG_FILE|R~135_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~136 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|R~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N23
dffeas \my_slc|d0|REG_FILE|R~113 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~113 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N17
dffeas \my_slc|d0|REG_FILE|R~81 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~81 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~65feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~65feeder_combout  = \my_slc|d0|MDR_register|data_out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~65feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N17
dffeas \my_slc|d0|REG_FILE|R~65 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~65 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N11
dffeas \my_slc|d0|REG_FILE|R~97 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~97 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~133 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~133_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// ((\my_slc|d0|REG_FILE|R~97_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~65_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~65_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~97_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~133 .lut_mask = 16'hFC22;
defparam \my_slc|d0|REG_FILE|R~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~134 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~134_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~133_combout  & (\my_slc|d0|REG_FILE|R~113_q )) # (!\my_slc|d0|REG_FILE|R~133_combout  & ((\my_slc|d0|REG_FILE|R~81_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~133_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~113_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~81_q ),
	.datad(\my_slc|d0|REG_FILE|R~133_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~134 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~137 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~137_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~134_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~136_combout ))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|R~136_combout ),
	.datad(\my_slc|d0|REG_FILE|R~134_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~137 .lut_mask = 16'hFA50;
defparam \my_slc|d0|REG_FILE|R~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N2
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[1]~6 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[1]~6_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & (((\my_slc|d0|BUS|bus_output[9]~2_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|d0|BUS|bus_output[9]~2_combout  & (\my_slc|d0|MDR_register|data_out 
// [1])) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & ((!\my_slc|d0|REG_FILE|R~137_combout )))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datab(\my_slc|d0|MDR_register|data_out [1]),
	.datac(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|R~137_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[1]~6 .lut_mask = 16'hE0E5;
defparam \my_slc|d0|BUS|bus_output[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N0
cycloneive_lcell_comb \my_slc|state_controller|State~45 (
// Equation(s):
// \my_slc|state_controller|State~45_combout  = (\my_slc|d0|IR_module|data_out [12] & (\my_slc|state_controller|State~43_combout  & (!\my_slc|d0|IR_module|data_out [14] & !\my_slc|d0|IR_module|data_out [15])))

	.dataa(\my_slc|d0|IR_module|data_out [12]),
	.datab(\my_slc|state_controller|State~43_combout ),
	.datac(\my_slc|d0|IR_module|data_out [14]),
	.datad(\my_slc|d0|IR_module|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~45 .lut_mask = 16'h0008;
defparam \my_slc|state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N1
dffeas \my_slc|state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_01 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N26
cycloneive_lcell_comb \my_slc|state_controller|SR2MUX~0 (
// Equation(s):
// \my_slc|state_controller|SR2MUX~0_combout  = (\my_slc|d0|IR_module|data_out [5] & ((\my_slc|state_controller|State.S_01~q ) # (\my_slc|state_controller|State.S_05~q )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(\my_slc|d0|IR_module|data_out [5]),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|SR2MUX~0 .lut_mask = 16'hF0C0;
defparam \my_slc|state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N8
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[1]~7 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[1]~7_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [2]) # ((\my_slc|d0|REG_FILE|R~49_q )))) # (!\my_slc|d0|IR_module|data_out [0] & (!\my_slc|d0|IR_module|data_out [2] & 
// (\my_slc|d0|REG_FILE|R~33_q )))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|IR_module|data_out [2]),
	.datac(\my_slc|d0|REG_FILE|R~33_q ),
	.datad(\my_slc|d0|REG_FILE|R~49_q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[1]~7 .lut_mask = 16'hBA98;
defparam \my_slc|d0|SR2_MUX|output_mux[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N22
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[1]~8 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[1]~8_combout  = (\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|SR2_MUX|output_mux[1]~7_combout  & ((\my_slc|d0|REG_FILE|R~113_q ))) # (!\my_slc|d0|SR2_MUX|output_mux[1]~7_combout  & (\my_slc|d0|REG_FILE|R~97_q )))) # 
// (!\my_slc|d0|IR_module|data_out [2] & (((\my_slc|d0|SR2_MUX|output_mux[1]~7_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~97_q ),
	.datab(\my_slc|d0|IR_module|data_out [2]),
	.datac(\my_slc|d0|REG_FILE|R~113_q ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[1]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[1]~8 .lut_mask = 16'hF388;
defparam \my_slc|d0|SR2_MUX|output_mux[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N28
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[1]~5 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[1]~5_combout  = (\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~81_q ))) # (!\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~65_q )))) # 
// (!\my_slc|d0|IR_module|data_out [2] & (((\my_slc|d0|IR_module|data_out [0]))))

	.dataa(\my_slc|d0|REG_FILE|R~65_q ),
	.datab(\my_slc|d0|IR_module|data_out [2]),
	.datac(\my_slc|d0|REG_FILE|R~81_q ),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[1]~5 .lut_mask = 16'hF388;
defparam \my_slc|d0|SR2_MUX|output_mux[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N24
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[1]~6 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[1]~6_combout  = (\my_slc|d0|IR_module|data_out [2] & (((\my_slc|d0|SR2_MUX|output_mux[1]~5_combout )))) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|SR2_MUX|output_mux[1]~5_combout  & ((\my_slc|d0|REG_FILE|R~17_q ))) 
// # (!\my_slc|d0|SR2_MUX|output_mux[1]~5_combout  & (\my_slc|d0|REG_FILE|R~1_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~1_q ),
	.datab(\my_slc|d0|IR_module|data_out [2]),
	.datac(\my_slc|d0|REG_FILE|R~17_q ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[1]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[1]~6 .lut_mask = 16'hFC22;
defparam \my_slc|d0|SR2_MUX|output_mux[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N24
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[1]~9 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[1]~9_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|d0|IR_module|data_out [1])) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [1] & 
// (\my_slc|d0|SR2_MUX|output_mux[1]~8_combout )) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|SR2_MUX|output_mux[1]~6_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|SR2_MUX|output_mux[1]~8_combout ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[1]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[1]~9 .lut_mask = 16'hD9C8;
defparam \my_slc|d0|SR2_MUX|output_mux[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N19
dffeas \my_slc|d0|REG_FILE|R~112 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~112 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N5
dffeas \my_slc|d0|REG_FILE|R~48 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~48 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~16feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~16feeder_combout  = \my_slc|d0|MDR_register|data_out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~16feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N31
dffeas \my_slc|d0|REG_FILE|R~16 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~16 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~80feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~80feeder_combout  = \my_slc|d0|MDR_register|data_out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~80feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y13_N23
dffeas \my_slc|d0|REG_FILE|R~80 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~80 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N0
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[0]~2 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[0]~2_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [2])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~80_q ))) # 
// (!\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~16_q ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~16_q ),
	.datac(\my_slc|d0|IR_module|data_out [2]),
	.datad(\my_slc|d0|REG_FILE|R~80_q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[0]~2 .lut_mask = 16'hF4A4;
defparam \my_slc|d0|SR2_MUX|output_mux[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N4
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[0]~3 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[0]~3_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|SR2_MUX|output_mux[0]~2_combout  & (\my_slc|d0|REG_FILE|R~112_q )) # (!\my_slc|d0|SR2_MUX|output_mux[0]~2_combout  & ((\my_slc|d0|REG_FILE|R~48_q ))))) # 
// (!\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|SR2_MUX|output_mux[0]~2_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~112_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~48_q ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[0]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[0]~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|SR2_MUX|output_mux[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~96feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~96feeder_combout  = \my_slc|d0|MDR_register|data_out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~96feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|R~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N21
dffeas \my_slc|d0|REG_FILE|R~96 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~96 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N5
dffeas \my_slc|d0|REG_FILE|R~64 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~64 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~32feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~32feeder_combout  = \my_slc|d0|MDR_register|data_out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~32feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N29
dffeas \my_slc|d0|REG_FILE|R~32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~32 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N21
dffeas \my_slc|d0|REG_FILE|R~0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~0 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N26
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[0]~0 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[0]~0_combout  = (\my_slc|d0|IR_module|data_out [2] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~32_q )) # 
// (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~0_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~32_q ),
	.datab(\my_slc|d0|REG_FILE|R~0_q ),
	.datac(\my_slc|d0|IR_module|data_out [2]),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[0]~0 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|SR2_MUX|output_mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N18
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[0]~1 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[0]~1_combout  = (\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|SR2_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~96_q )) # (!\my_slc|d0|SR2_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~64_q ))))) # 
// (!\my_slc|d0|IR_module|data_out [2] & (((\my_slc|d0|SR2_MUX|output_mux[0]~0_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [2]),
	.datab(\my_slc|d0|REG_FILE|R~96_q ),
	.datac(\my_slc|d0|REG_FILE|R~64_q ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[0]~1 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_MUX|output_mux[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N26
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[0]~4 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[0]~4_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|d0|IR_module|data_out [0])) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [0] & 
// (\my_slc|d0|SR2_MUX|output_mux[0]~3_combout )) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|SR2_MUX|output_mux[0]~1_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|SR2_MUX|output_mux[0]~3_combout ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[0]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[0]~4 .lut_mask = 16'hD9C8;
defparam \my_slc|d0|SR2_MUX|output_mux[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~128 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~128_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// ((\my_slc|d0|REG_FILE|R~96_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~64_q ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~64_q ),
	.datad(\my_slc|d0|REG_FILE|R~96_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~128 .lut_mask = 16'hDC98;
defparam \my_slc|d0|REG_FILE|R~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~129 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~129_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~128_combout  & ((\my_slc|d0|REG_FILE|R~112_q ))) # (!\my_slc|d0|REG_FILE|R~128_combout  & (\my_slc|d0|REG_FILE|R~80_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~128_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~80_q ),
	.datac(\my_slc|d0|REG_FILE|R~112_q ),
	.datad(\my_slc|d0|REG_FILE|R~128_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~129 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~130 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~130_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~16_q ) # ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~0_q  & 
// !\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~16_q ),
	.datab(\my_slc|d0|REG_FILE|R~0_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~130 .lut_mask = 16'hF0AC;
defparam \my_slc|d0|REG_FILE|R~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~131 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~131_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~130_combout  & ((\my_slc|d0|REG_FILE|R~48_q ))) # (!\my_slc|d0|REG_FILE|R~130_combout  & (\my_slc|d0|REG_FILE|R~32_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~130_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~32_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~48_q ),
	.datad(\my_slc|d0|REG_FILE|R~130_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~131 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|R~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~132 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~132_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~129_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~131_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|R~129_combout ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|R~131_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~132 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|REG_FILE|R~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N0
cycloneive_lcell_comb \my_slc|d0|alu|Add0~0 (
// Equation(s):
// \my_slc|d0|alu|Add0~0_combout  = (\my_slc|d0|SR2_MUX|output_mux[0]~4_combout  & (\my_slc|d0|REG_FILE|R~132_combout  $ (VCC))) # (!\my_slc|d0|SR2_MUX|output_mux[0]~4_combout  & (\my_slc|d0|REG_FILE|R~132_combout  & VCC))
// \my_slc|d0|alu|Add0~1  = CARRY((\my_slc|d0|SR2_MUX|output_mux[0]~4_combout  & \my_slc|d0|REG_FILE|R~132_combout ))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[0]~4_combout ),
	.datab(\my_slc|d0|REG_FILE|R~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|alu|Add0~0_combout ),
	.cout(\my_slc|d0|alu|Add0~1 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~0 .lut_mask = 16'h6688;
defparam \my_slc|d0|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N2
cycloneive_lcell_comb \my_slc|d0|alu|Add0~2 (
// Equation(s):
// \my_slc|d0|alu|Add0~2_combout  = (\my_slc|d0|REG_FILE|R~137_combout  & ((\my_slc|d0|SR2_MUX|output_mux[1]~9_combout  & (\my_slc|d0|alu|Add0~1  & VCC)) # (!\my_slc|d0|SR2_MUX|output_mux[1]~9_combout  & (!\my_slc|d0|alu|Add0~1 )))) # 
// (!\my_slc|d0|REG_FILE|R~137_combout  & ((\my_slc|d0|SR2_MUX|output_mux[1]~9_combout  & (!\my_slc|d0|alu|Add0~1 )) # (!\my_slc|d0|SR2_MUX|output_mux[1]~9_combout  & ((\my_slc|d0|alu|Add0~1 ) # (GND)))))
// \my_slc|d0|alu|Add0~3  = CARRY((\my_slc|d0|REG_FILE|R~137_combout  & (!\my_slc|d0|SR2_MUX|output_mux[1]~9_combout  & !\my_slc|d0|alu|Add0~1 )) # (!\my_slc|d0|REG_FILE|R~137_combout  & ((!\my_slc|d0|alu|Add0~1 ) # 
// (!\my_slc|d0|SR2_MUX|output_mux[1]~9_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~137_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[1]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~1 ),
	.combout(\my_slc|d0|alu|Add0~2_combout ),
	.cout(\my_slc|d0|alu|Add0~3 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~2 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N28
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~50 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~50_combout  = (\my_slc|d0|SR2_MUX|output_mux[1]~9_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~134_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// (\my_slc|d0|REG_FILE|R~136_combout ))))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[1]~9_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~136_combout ),
	.datad(\my_slc|d0|REG_FILE|R~134_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~50 .lut_mask = 16'hA820;
defparam \my_slc|d0|alu|ALU_compute_output~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N12
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[1]~7 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[1]~7_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|BUS|bus_output[1]~6_combout  & ((\my_slc|d0|alu|ALU_compute_output~50_combout ))) # (!\my_slc|d0|BUS|bus_output[1]~6_combout  & 
// (\my_slc|d0|alu|Add0~2_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (\my_slc|d0|BUS|bus_output[1]~6_combout ))

	.dataa(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datab(\my_slc|d0|BUS|bus_output[1]~6_combout ),
	.datac(\my_slc|d0|alu|Add0~2_combout ),
	.datad(\my_slc|d0|alu|ALU_compute_output~50_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[1]~7 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS|bus_output[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N30
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[1]~8 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[1]~8_combout  = (\my_slc|state_controller|State.S_18~q  & (((\my_slc|d0|PC_register|data_out [1])))) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [1])) # 
// (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|BUS|bus_output[1]~7_combout )))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|PC_register|data_out [1]),
	.datad(\my_slc|d0|BUS|bus_output[1]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[1]~8 .lut_mask = 16'hF1E0;
defparam \my_slc|d0|BUS|bus_output[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N12
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux14~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux14~0_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # (!\my_slc|state_controller|ADDR2MUX[1]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux14~0 .lut_mask = 16'hC8CC;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N4
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~137_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [1]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr27~combout ),
	.datac(\my_slc|d0|PC_register|data_out [1]),
	.datad(\my_slc|d0|REG_FILE|R~137_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1 .lut_mask = 16'hFC30;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N12
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux15~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux15~0_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q )) # (!\my_slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux15~0 .lut_mask = 16'hCCC4;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N0
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[0]~0 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[0]~0_combout  = (\my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0_combout  & (\my_slc|d0|alu_address|addr_2_mux|Mux15~0_combout  $ (VCC))) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0_combout  & 
// (\my_slc|d0|alu_address|addr_2_mux|Mux15~0_combout  & VCC))
// \my_slc|d0|alu_address|ALU_ADDR_output[0]~1  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0_combout  & \my_slc|d0|alu_address|addr_2_mux|Mux15~0_combout ))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[0]~0_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[0]~1 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[0]~0 .lut_mask = 16'h6688;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N2
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[1]~2 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[1]~2_combout  = (\my_slc|d0|alu_address|addr_2_mux|Mux14~0_combout  & ((\my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[0]~1  & VCC)) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout  & (!\my_slc|d0|alu_address|ALU_ADDR_output[0]~1 )))) # (!\my_slc|d0|alu_address|addr_2_mux|Mux14~0_combout  & ((\my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout  & 
// (!\my_slc|d0|alu_address|ALU_ADDR_output[0]~1 )) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[0]~1 ) # (GND)))))
// \my_slc|d0|alu_address|ALU_ADDR_output[1]~3  = CARRY((\my_slc|d0|alu_address|addr_2_mux|Mux14~0_combout  & (!\my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[0]~1 )) # 
// (!\my_slc|d0|alu_address|addr_2_mux|Mux14~0_combout  & ((!\my_slc|d0|alu_address|ALU_ADDR_output[0]~1 ) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|alu_address|addr_2_mux|Mux14~0_combout ),
	.datab(\my_slc|d0|alu_address|addr_1_mux|output_mux[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[0]~1 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[1]~2_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[1]~3 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[1]~2 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N2
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[1]~1 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[1]~1_combout  = (\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[1]~2_combout ))) # (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|BUS|bus_output[1]~8_combout ))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|d0|BUS|bus_output[1]~8_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|alu_address|ALU_ADDR_output[1]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[1]~1 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_register|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N28
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~2 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~2_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[1]~1_combout )

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~2 .lut_mask = 16'h3300;
defparam \my_slc|d0|IR_module|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N31
dffeas \my_slc|d0|IR_module|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[1] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~143 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~143_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0]) # (\my_slc|d0|REG_FILE|R~98_q )))) # (!\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~66_q  & (!\my_slc|d0|IR_module|data_out 
// [0])))

	.dataa(\my_slc|d0|REG_FILE|R~66_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|IR_module|data_out [0]),
	.datad(\my_slc|d0|REG_FILE|R~98_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~143 .lut_mask = 16'hCEC2;
defparam \my_slc|d0|REG_FILE|R~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~144 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~144_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~143_combout  & (\my_slc|d0|REG_FILE|R~114_q )) # (!\my_slc|d0|REG_FILE|R~143_combout  & ((\my_slc|d0|REG_FILE|R~82_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (\my_slc|d0|REG_FILE|R~143_combout ))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~143_combout ),
	.datac(\my_slc|d0|REG_FILE|R~114_q ),
	.datad(\my_slc|d0|REG_FILE|R~82_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~144 .lut_mask = 16'hE6C4;
defparam \my_slc|d0|REG_FILE|R~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~145 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~145_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|REG_FILE|R~18_q ) # (\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~2_q  & ((!\my_slc|d0|IR_module|data_out 
// [1]))))

	.dataa(\my_slc|d0|REG_FILE|R~2_q ),
	.datab(\my_slc|d0|REG_FILE|R~18_q ),
	.datac(\my_slc|d0|IR_module|data_out [0]),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~145 .lut_mask = 16'hF0CA;
defparam \my_slc|d0|REG_FILE|R~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~146 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~146_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~145_combout  & (\my_slc|d0|REG_FILE|R~50_q )) # (!\my_slc|d0|REG_FILE|R~145_combout  & ((\my_slc|d0|REG_FILE|R~34_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~145_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~50_q ),
	.datac(\my_slc|d0|REG_FILE|R~34_q ),
	.datad(\my_slc|d0|REG_FILE|R~145_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~146 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N0
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[2]~10 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[2]~10_combout  = (\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~144_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout )))) # (!\my_slc|d0|IR_module|data_out [2] & 
// (((!\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|REG_FILE|R~146_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~144_combout ),
	.datab(\my_slc|d0|IR_module|data_out [2]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|REG_FILE|R~146_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[2]~10 .lut_mask = 16'hCBC8;
defparam \my_slc|d0|SR2_MUX|output_mux[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N26
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~48 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~48_combout  = (\my_slc|d0|SR2_MUX|output_mux[2]~10_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~139_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// (\my_slc|d0|REG_FILE|R~141_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~141_combout ),
	.datab(\my_slc|d0|REG_FILE|R~139_combout ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[2]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~48 .lut_mask = 16'hCA00;
defparam \my_slc|d0|alu|ALU_compute_output~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N8
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[2]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[2]~feeder_combout  = \my_slc|d0|MDR_register|data_out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N5
dffeas \my_slc|tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N4
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~19 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~19_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [2])))))

	.dataa(\S[2]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [2]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~19 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N9
dffeas \my_slc|d0|MDR_register|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[2]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~142 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~142_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~139_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~141_combout ))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|R~141_combout ),
	.datad(\my_slc|d0|REG_FILE|R~139_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~142 .lut_mask = 16'hFA50;
defparam \my_slc|d0|REG_FILE|R~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N10
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[2]~9 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[2]~9_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & (((\my_slc|d0|BUS|bus_output[9]~2_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|d0|BUS|bus_output[9]~2_combout  & (\my_slc|d0|MDR_register|data_out 
// [2])) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & ((!\my_slc|d0|REG_FILE|R~142_combout )))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datab(\my_slc|d0|MDR_register|data_out [2]),
	.datac(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|R~142_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[2]~9 .lut_mask = 16'hE0E5;
defparam \my_slc|d0|BUS|bus_output[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N4
cycloneive_lcell_comb \my_slc|d0|alu|Add0~4 (
// Equation(s):
// \my_slc|d0|alu|Add0~4_combout  = ((\my_slc|d0|SR2_MUX|output_mux[2]~10_combout  $ (\my_slc|d0|REG_FILE|R~142_combout  $ (!\my_slc|d0|alu|Add0~3 )))) # (GND)
// \my_slc|d0|alu|Add0~5  = CARRY((\my_slc|d0|SR2_MUX|output_mux[2]~10_combout  & ((\my_slc|d0|REG_FILE|R~142_combout ) # (!\my_slc|d0|alu|Add0~3 ))) # (!\my_slc|d0|SR2_MUX|output_mux[2]~10_combout  & (\my_slc|d0|REG_FILE|R~142_combout  & 
// !\my_slc|d0|alu|Add0~3 )))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[2]~10_combout ),
	.datab(\my_slc|d0|REG_FILE|R~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~3 ),
	.combout(\my_slc|d0|alu|Add0~4_combout ),
	.cout(\my_slc|d0|alu|Add0~5 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~4 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N30
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[2]~10 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[2]~10_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|BUS|bus_output[2]~9_combout  & (\my_slc|d0|alu|ALU_compute_output~48_combout )) # (!\my_slc|d0|BUS|bus_output[2]~9_combout  & 
// ((\my_slc|d0|alu|Add0~4_combout ))))) # (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (((\my_slc|d0|BUS|bus_output[2]~9_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datab(\my_slc|d0|alu|ALU_compute_output~48_combout ),
	.datac(\my_slc|d0|BUS|bus_output[2]~9_combout ),
	.datad(\my_slc|d0|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[2]~10 .lut_mask = 16'hDAD0;
defparam \my_slc|d0|BUS|bus_output[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N4
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[2]~11 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[2]~11_combout  = (\my_slc|state_controller|State.S_04~q  & (((\my_slc|d0|PC_register|data_out [2])))) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PC_register|data_out 
// [2]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|BUS|bus_output[2]~10_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[2]~10_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|PC_register|data_out [2]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[2]~11 .lut_mask = 16'hFE02;
defparam \my_slc|d0|BUS|bus_output[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N6
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~142_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [2]))

	.dataa(\my_slc|d0|PC_register|data_out [2]),
	.datab(gnd),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|d0|REG_FILE|R~142_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2 .lut_mask = 16'hFA0A;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N4
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[2]~4 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[2]~4_combout  = ((\my_slc|d0|alu_address|addr_2_mux|Mux13~0_combout  $ (\my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2_combout  $ (!\my_slc|d0|alu_address|ALU_ADDR_output[1]~3 )))) # (GND)
// \my_slc|d0|alu_address|ALU_ADDR_output[2]~5  = CARRY((\my_slc|d0|alu_address|addr_2_mux|Mux13~0_combout  & ((\my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2_combout ) # (!\my_slc|d0|alu_address|ALU_ADDR_output[1]~3 ))) # 
// (!\my_slc|d0|alu_address|addr_2_mux|Mux13~0_combout  & (\my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[1]~3 )))

	.dataa(\my_slc|d0|alu_address|addr_2_mux|Mux13~0_combout ),
	.datab(\my_slc|d0|alu_address|addr_1_mux|output_mux[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[1]~3 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[2]~4_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[2]~5 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[2]~4 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N12
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[2]~2 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[2]~2_combout  = (\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[2]~4_combout ))) # (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|BUS|bus_output[2]~11_combout ))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|BUS|bus_output[2]~11_combout ),
	.datad(\my_slc|d0|alu_address|ALU_ADDR_output[2]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[2]~2 .lut_mask = 16'hFA50;
defparam \my_slc|d0|MDR_register|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N4
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~3 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~3_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[2]~2_combout )

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~3 .lut_mask = 16'h3300;
defparam \my_slc|d0|IR_module|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N1
dffeas \my_slc|d0|IR_module|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[2] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N12
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux13~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux13~0_combout  = (\my_slc|d0|IR_module|data_out [2] & (((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )) # (!\my_slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|d0|IR_module|data_out [2]),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux13~0 .lut_mask = 16'hF0D0;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N6
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[3]~6 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[3]~6_combout  = (\my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[2]~5  & VCC)) # 
// (!\my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout  & (!\my_slc|d0|alu_address|ALU_ADDR_output[2]~5 )))) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout  & 
// (!\my_slc|d0|alu_address|ALU_ADDR_output[2]~5 )) # (!\my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[2]~5 ) # (GND)))))
// \my_slc|d0|alu_address|ALU_ADDR_output[3]~7  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3_combout  & (!\my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[2]~5 )) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3_combout  & ((!\my_slc|d0|alu_address|ALU_ADDR_output[2]~5 ) # (!\my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout ))))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[2]~5 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[3]~6_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[3]~7 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[3]~6 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N18
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[3]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[3]~feeder_combout  = \my_slc|d0|MDR_register|data_out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N15
dffeas \my_slc|tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N14
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~20 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~20_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [3])))))

	.dataa(\S[3]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [3]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~20 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N19
dffeas \my_slc|d0|MDR_register|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[3]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N20
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[3]~12 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[3]~12_combout  = (\my_slc|d0|BUS|bus_output[9]~2_combout  & ((\my_slc|d0|MDR_register|data_out [3]) # ((\my_slc|d0|BUS|bus_output[9]~0_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (((!\my_slc|d0|REG_FILE|R~151_combout  & !\my_slc|d0|BUS|bus_output[9]~0_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datab(\my_slc|d0|MDR_register|data_out [3]),
	.datac(\my_slc|d0|REG_FILE|R~151_combout ),
	.datad(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[3]~12 .lut_mask = 16'hAA8D;
defparam \my_slc|d0|BUS|bus_output[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N19
dffeas \my_slc|d0|REG_FILE|R~3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~3 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N29
dffeas \my_slc|d0|REG_FILE|R~19 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~19 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~154 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~154_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~19_q ))) # 
// (!\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~3_q ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~3_q ),
	.datac(\my_slc|d0|IR_module|data_out [0]),
	.datad(\my_slc|d0|REG_FILE|R~19_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~154 .lut_mask = 16'hF4A4;
defparam \my_slc|d0|REG_FILE|R~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N15
dffeas \my_slc|d0|REG_FILE|R~51 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~51 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~155 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~155_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~154_combout  & ((\my_slc|d0|REG_FILE|R~51_q ))) # (!\my_slc|d0|REG_FILE|R~154_combout  & (\my_slc|d0|REG_FILE|R~35_q )))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (\my_slc|d0|REG_FILE|R~154_combout ))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~154_combout ),
	.datac(\my_slc|d0|REG_FILE|R~35_q ),
	.datad(\my_slc|d0|REG_FILE|R~51_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~155 .lut_mask = 16'hEC64;
defparam \my_slc|d0|REG_FILE|R~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N3
dffeas \my_slc|d0|REG_FILE|R~115 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~115 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N17
dffeas \my_slc|d0|REG_FILE|R~83 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~83 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~99feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~99feeder_combout  = \my_slc|d0|MDR_register|data_out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~99feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|R~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y13_N29
dffeas \my_slc|d0|REG_FILE|R~99 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~99 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N15
dffeas \my_slc|d0|REG_FILE|R~67 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~67 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~152 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~152_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~99_q )) # 
// (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~67_q )))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~99_q ),
	.datac(\my_slc|d0|IR_module|data_out [1]),
	.datad(\my_slc|d0|REG_FILE|R~67_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~152 .lut_mask = 16'hE5E0;
defparam \my_slc|d0|REG_FILE|R~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~153 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~153_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~152_combout  & (\my_slc|d0|REG_FILE|R~115_q )) # (!\my_slc|d0|REG_FILE|R~152_combout  & ((\my_slc|d0|REG_FILE|R~83_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~152_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~115_q ),
	.datac(\my_slc|d0|REG_FILE|R~83_q ),
	.datad(\my_slc|d0|REG_FILE|R~152_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~153 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N6
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[3]~11 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[3]~11_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~153_combout ))) # (!\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~155_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [2]),
	.datac(\my_slc|d0|REG_FILE|R~155_combout ),
	.datad(\my_slc|d0|REG_FILE|R~153_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[3]~11 .lut_mask = 16'h5410;
defparam \my_slc|d0|SR2_MUX|output_mux[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N14
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[3]~12 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[3]~12_combout  = (\my_slc|d0|SR2_MUX|output_mux[3]~11_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_module|data_out [3]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_module|data_out [3]),
	.datad(\my_slc|d0|SR2_MUX|output_mux[3]~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[3]~12 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|SR2_MUX|output_mux[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N6
cycloneive_lcell_comb \my_slc|d0|alu|Add0~6 (
// Equation(s):
// \my_slc|d0|alu|Add0~6_combout  = (\my_slc|d0|SR2_MUX|output_mux[3]~12_combout  & ((\my_slc|d0|REG_FILE|R~151_combout  & (\my_slc|d0|alu|Add0~5  & VCC)) # (!\my_slc|d0|REG_FILE|R~151_combout  & (!\my_slc|d0|alu|Add0~5 )))) # 
// (!\my_slc|d0|SR2_MUX|output_mux[3]~12_combout  & ((\my_slc|d0|REG_FILE|R~151_combout  & (!\my_slc|d0|alu|Add0~5 )) # (!\my_slc|d0|REG_FILE|R~151_combout  & ((\my_slc|d0|alu|Add0~5 ) # (GND)))))
// \my_slc|d0|alu|Add0~7  = CARRY((\my_slc|d0|SR2_MUX|output_mux[3]~12_combout  & (!\my_slc|d0|REG_FILE|R~151_combout  & !\my_slc|d0|alu|Add0~5 )) # (!\my_slc|d0|SR2_MUX|output_mux[3]~12_combout  & ((!\my_slc|d0|alu|Add0~5 ) # 
// (!\my_slc|d0|REG_FILE|R~151_combout ))))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[3]~12_combout ),
	.datab(\my_slc|d0|REG_FILE|R~151_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~5 ),
	.combout(\my_slc|d0|alu|Add0~6_combout ),
	.cout(\my_slc|d0|alu|Add0~7 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~6 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~147 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~147_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~99_q ) # (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~67_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~67_q ),
	.datab(\my_slc|d0|REG_FILE|R~99_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~147 .lut_mask = 16'hF0CA;
defparam \my_slc|d0|REG_FILE|R~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~148 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~148_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~147_combout  & ((\my_slc|d0|REG_FILE|R~115_q ))) # (!\my_slc|d0|REG_FILE|R~147_combout  & (\my_slc|d0|REG_FILE|R~83_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~147_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~83_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~115_q ),
	.datad(\my_slc|d0|REG_FILE|R~147_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~148 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|R~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N14
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~51 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~51_combout  = (\my_slc|d0|SR2_MUX|output_mux[3]~12_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~148_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// ((\my_slc|d0|REG_FILE|R~150_combout )))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(\my_slc|d0|REG_FILE|R~148_combout ),
	.datac(\my_slc|d0|SR2_MUX|output_mux[3]~12_combout ),
	.datad(\my_slc|d0|REG_FILE|R~150_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~51 .lut_mask = 16'hD080;
defparam \my_slc|d0|alu|ALU_compute_output~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N2
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[3]~13 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[3]~13_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|BUS|bus_output[3]~12_combout  & ((\my_slc|d0|alu|ALU_compute_output~51_combout ))) # (!\my_slc|d0|BUS|bus_output[3]~12_combout  & 
// (\my_slc|d0|alu|Add0~6_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (\my_slc|d0|BUS|bus_output[3]~12_combout ))

	.dataa(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datab(\my_slc|d0|BUS|bus_output[3]~12_combout ),
	.datac(\my_slc|d0|alu|Add0~6_combout ),
	.datad(\my_slc|d0|alu|ALU_compute_output~51_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[3]~13 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS|bus_output[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N24
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[3]~14 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[3]~14_combout  = (\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [3])) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [3])) # 
// (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|BUS|bus_output[3]~13_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [3]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|BUS|bus_output[3]~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[3]~14 .lut_mask = 16'hABA8;
defparam \my_slc|d0|BUS|bus_output[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N14
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[3]~3 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[3]~3_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[3]~6_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[3]~14_combout )))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|alu_address|ALU_ADDR_output[3]~6_combout ),
	.datad(\my_slc|d0|BUS|bus_output[3]~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[3]~3 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|MDR_register|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N5
dffeas \my_slc|d0|REG_FILE|R~35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~35 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~149 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~149_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~19_q ) # (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~3_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~3_q ),
	.datac(\my_slc|d0|REG_FILE|R~19_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~149 .lut_mask = 16'hAAE4;
defparam \my_slc|d0|REG_FILE|R~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~150 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~150_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~149_combout  & ((\my_slc|d0|REG_FILE|R~51_q ))) # (!\my_slc|d0|REG_FILE|R~149_combout  & (\my_slc|d0|REG_FILE|R~35_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~149_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~35_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~149_combout ),
	.datad(\my_slc|d0|REG_FILE|R~51_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~150 .lut_mask = 16'hF838;
defparam \my_slc|d0|REG_FILE|R~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~151 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~151_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~148_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~150_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~150_combout ),
	.datad(\my_slc|d0|REG_FILE|R~148_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~151 .lut_mask = 16'hFC30;
defparam \my_slc|d0|REG_FILE|R~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N14
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3_combout  = (\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|REG_FILE|R~151_combout )) # (!\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|PC_register|data_out [3])))

	.dataa(\my_slc|d0|REG_FILE|R~151_combout ),
	.datab(\my_slc|state_controller|WideOr27~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|PC_register|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3 .lut_mask = 16'hBB88;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N8
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[4]~8 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[4]~8_combout  = ((\my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4_combout  $ (\my_slc|d0|alu_address|addr_2_mux|Mux11~0_combout  $ (!\my_slc|d0|alu_address|ALU_ADDR_output[3]~7 )))) # (GND)
// \my_slc|d0|alu_address|ALU_ADDR_output[4]~9  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux11~0_combout ) # (!\my_slc|d0|alu_address|ALU_ADDR_output[3]~7 ))) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4_combout  & (\my_slc|d0|alu_address|addr_2_mux|Mux11~0_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[3]~7 )))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[4]~4_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[3]~7 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[4]~8_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[4]~9 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[4]~8 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N20
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[4]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[4]~feeder_combout  = \my_slc|d0|MDR_register|data_out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N9
dffeas \my_slc|tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N8
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~21 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~21_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[4]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [4]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [4]),
	.datad(\S[4]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~21 .lut_mask = 16'h3210;
defparam \my_slc|d0|MDR_register|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N21
dffeas \my_slc|d0|MDR_register|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[4]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N18
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[4]~15 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[4]~15_combout  = (\my_slc|d0|BUS|bus_output[9]~2_combout  & ((\my_slc|d0|MDR_register|data_out [4]) # ((\my_slc|d0|BUS|bus_output[9]~0_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (((!\my_slc|d0|BUS|bus_output[9]~0_combout  & !\my_slc|d0|REG_FILE|R~160_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datab(\my_slc|d0|MDR_register|data_out [4]),
	.datac(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datad(\my_slc|d0|REG_FILE|R~160_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[4]~15 .lut_mask = 16'hA8AD;
defparam \my_slc|d0|BUS|bus_output[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~161 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~161_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~100_q ))) # 
// (!\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~68_q ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~68_q ),
	.datac(\my_slc|d0|IR_module|data_out [1]),
	.datad(\my_slc|d0|REG_FILE|R~100_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~161 .lut_mask = 16'hF4A4;
defparam \my_slc|d0|REG_FILE|R~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~162 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~162_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~161_combout  & ((\my_slc|d0|REG_FILE|R~116_q ))) # (!\my_slc|d0|REG_FILE|R~161_combout  & (\my_slc|d0|REG_FILE|R~84_q )))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~161_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~84_q ),
	.datac(\my_slc|d0|REG_FILE|R~116_q ),
	.datad(\my_slc|d0|REG_FILE|R~161_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~162 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~163 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~163_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~20_q ) # ((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|REG_FILE|R~4_q  & !\my_slc|d0|IR_module|data_out 
// [1]))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~20_q ),
	.datac(\my_slc|d0|REG_FILE|R~4_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~163 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|REG_FILE|R~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~164 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~164_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~163_combout  & (\my_slc|d0|REG_FILE|R~52_q )) # (!\my_slc|d0|REG_FILE|R~163_combout  & ((\my_slc|d0|REG_FILE|R~36_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~163_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~52_q ),
	.datac(\my_slc|d0|REG_FILE|R~36_q ),
	.datad(\my_slc|d0|REG_FILE|R~163_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~164 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N10
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[4]~13 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[4]~13_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~162_combout )) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~164_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [2]),
	.datac(\my_slc|d0|REG_FILE|R~162_combout ),
	.datad(\my_slc|d0|REG_FILE|R~164_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[4]~13 .lut_mask = 16'h5140;
defparam \my_slc|d0|SR2_MUX|output_mux[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N20
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[4]~14 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[4]~14_combout  = (\my_slc|d0|SR2_MUX|output_mux[4]~13_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_module|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_module|data_out [4]),
	.datad(\my_slc|d0|SR2_MUX|output_mux[4]~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[4]~14 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|SR2_MUX|output_mux[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N8
cycloneive_lcell_comb \my_slc|d0|alu|Add0~8 (
// Equation(s):
// \my_slc|d0|alu|Add0~8_combout  = ((\my_slc|d0|REG_FILE|R~160_combout  $ (\my_slc|d0|SR2_MUX|output_mux[4]~14_combout  $ (!\my_slc|d0|alu|Add0~7 )))) # (GND)
// \my_slc|d0|alu|Add0~9  = CARRY((\my_slc|d0|REG_FILE|R~160_combout  & ((\my_slc|d0|SR2_MUX|output_mux[4]~14_combout ) # (!\my_slc|d0|alu|Add0~7 ))) # (!\my_slc|d0|REG_FILE|R~160_combout  & (\my_slc|d0|SR2_MUX|output_mux[4]~14_combout  & 
// !\my_slc|d0|alu|Add0~7 )))

	.dataa(\my_slc|d0|REG_FILE|R~160_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[4]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~7 ),
	.combout(\my_slc|d0|alu|Add0~8_combout ),
	.cout(\my_slc|d0|alu|Add0~9 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~8 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N16
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~52 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~52_combout  = (\my_slc|d0|SR2_MUX|output_mux[4]~14_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~157_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// (\my_slc|d0|REG_FILE|R~159_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~159_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|SR2_MUX|output_mux[4]~14_combout ),
	.datad(\my_slc|d0|REG_FILE|R~157_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~52 .lut_mask = 16'hE020;
defparam \my_slc|d0|alu|ALU_compute_output~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N6
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[4]~16 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[4]~16_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|BUS|bus_output[4]~15_combout  & ((\my_slc|d0|alu|ALU_compute_output~52_combout ))) # (!\my_slc|d0|BUS|bus_output[4]~15_combout  & 
// (\my_slc|d0|alu|Add0~8_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (\my_slc|d0|BUS|bus_output[4]~15_combout ))

	.dataa(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datab(\my_slc|d0|BUS|bus_output[4]~15_combout ),
	.datac(\my_slc|d0|alu|Add0~8_combout ),
	.datad(\my_slc|d0|alu|ALU_compute_output~52_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[4]~16 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS|bus_output[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N0
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[4]~17 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[4]~17_combout  = (\my_slc|state_controller|State.S_18~q  & (((\my_slc|d0|PC_register|data_out [4])))) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [4])) 
// # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|BUS|bus_output[4]~16_combout )))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|PC_register|data_out [4]),
	.datad(\my_slc|d0|BUS|bus_output[4]~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[4]~17 .lut_mask = 16'hF1E0;
defparam \my_slc|d0|BUS|bus_output[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N4
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[4]~4 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[4]~4_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[4]~8_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[4]~17_combout )))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|alu_address|ALU_ADDR_output[4]~8_combout ),
	.datad(\my_slc|d0|BUS|bus_output[4]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[4]~4 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|MDR_register|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N24
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~5 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~5_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~5 .lut_mask = 16'h0F00;
defparam \my_slc|d0|IR_module|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N21
dffeas \my_slc|d0|IR_module|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[4] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~170 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~170_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|REG_FILE|R~101_q ) # (\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~69_q  & ((!\my_slc|d0|IR_module|data_out 
// [0]))))

	.dataa(\my_slc|d0|REG_FILE|R~69_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~101_q ),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~170 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|REG_FILE|R~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~171 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~171_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~170_combout  & (\my_slc|d0|REG_FILE|R~117_q )) # (!\my_slc|d0|REG_FILE|R~170_combout  & ((\my_slc|d0|REG_FILE|R~85_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~170_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~117_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~85_q ),
	.datad(\my_slc|d0|REG_FILE|R~170_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~171 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~172 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~172_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~21_q ))) # 
// (!\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~5_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~5_q ),
	.datab(\my_slc|d0|REG_FILE|R~21_q ),
	.datac(\my_slc|d0|IR_module|data_out [1]),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~172 .lut_mask = 16'hFC0A;
defparam \my_slc|d0|REG_FILE|R~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~173 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~173_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~172_combout  & (\my_slc|d0|REG_FILE|R~53_q )) # (!\my_slc|d0|REG_FILE|R~172_combout  & ((\my_slc|d0|REG_FILE|R~37_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~172_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~53_q ),
	.datac(\my_slc|d0|REG_FILE|R~37_q ),
	.datad(\my_slc|d0|REG_FILE|R~172_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~173 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N6
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[5]~15 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[5]~15_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~171_combout )) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~173_combout )))))

	.dataa(\my_slc|d0|IR_module|data_out [2]),
	.datab(\my_slc|d0|REG_FILE|R~171_combout ),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|REG_FILE|R~173_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[5]~15 .lut_mask = 16'h0D08;
defparam \my_slc|d0|SR2_MUX|output_mux[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N24
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[5]~16 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[5]~16_combout  = (\my_slc|d0|SR2_MUX|output_mux[5]~15_combout ) # ((\my_slc|d0|IR_module|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_module|data_out [4]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[5]~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[5]~16 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_MUX|output_mux[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N10
cycloneive_lcell_comb \my_slc|d0|alu|Add0~10 (
// Equation(s):
// \my_slc|d0|alu|Add0~10_combout  = (\my_slc|d0|REG_FILE|R~169_combout  & ((\my_slc|d0|SR2_MUX|output_mux[5]~16_combout  & (\my_slc|d0|alu|Add0~9  & VCC)) # (!\my_slc|d0|SR2_MUX|output_mux[5]~16_combout  & (!\my_slc|d0|alu|Add0~9 )))) # 
// (!\my_slc|d0|REG_FILE|R~169_combout  & ((\my_slc|d0|SR2_MUX|output_mux[5]~16_combout  & (!\my_slc|d0|alu|Add0~9 )) # (!\my_slc|d0|SR2_MUX|output_mux[5]~16_combout  & ((\my_slc|d0|alu|Add0~9 ) # (GND)))))
// \my_slc|d0|alu|Add0~11  = CARRY((\my_slc|d0|REG_FILE|R~169_combout  & (!\my_slc|d0|SR2_MUX|output_mux[5]~16_combout  & !\my_slc|d0|alu|Add0~9 )) # (!\my_slc|d0|REG_FILE|R~169_combout  & ((!\my_slc|d0|alu|Add0~9 ) # 
// (!\my_slc|d0|SR2_MUX|output_mux[5]~16_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~169_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[5]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~9 ),
	.combout(\my_slc|d0|alu|Add0~10_combout ),
	.cout(\my_slc|d0|alu|Add0~11 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~10 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N10
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~53 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~53_combout  = (\my_slc|d0|SR2_MUX|output_mux[5]~16_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~166_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// (\my_slc|d0|REG_FILE|R~168_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~168_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|SR2_MUX|output_mux[5]~16_combout ),
	.datad(\my_slc|d0|REG_FILE|R~166_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~53 .lut_mask = 16'hE020;
defparam \my_slc|d0|alu|ALU_compute_output~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N12
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[5]~19 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[5]~19_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|BUS|bus_output[5]~18_combout  & ((\my_slc|d0|alu|ALU_compute_output~53_combout ))) # (!\my_slc|d0|BUS|bus_output[5]~18_combout  & 
// (\my_slc|d0|alu|Add0~10_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (\my_slc|d0|BUS|bus_output[5]~18_combout ))

	.dataa(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datab(\my_slc|d0|BUS|bus_output[5]~18_combout ),
	.datac(\my_slc|d0|alu|Add0~10_combout ),
	.datad(\my_slc|d0|alu|ALU_compute_output~53_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[5]~19 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS|bus_output[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N26
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[5]~20 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[5]~20_combout  = (\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [5])) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [5])) # 
// (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|BUS|bus_output[5]~19_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [5]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|BUS|bus_output[5]~19_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[5]~20 .lut_mask = 16'hABA8;
defparam \my_slc|d0|BUS|bus_output[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N26
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5_combout  = (\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|REG_FILE|R~169_combout )) # (!\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|PC_register|data_out [5])))

	.dataa(\my_slc|state_controller|WideOr27~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|R~169_combout ),
	.datad(\my_slc|d0|PC_register|data_out [5]),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N24
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux10~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout  = (\my_slc|d0|IR_module|data_out [5] & (((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )) # (!\my_slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|d0|IR_module|data_out [5]),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux10~0 .lut_mask = 16'hFD00;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N10
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[5]~10 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[5]~10_combout  = (\my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[4]~9  & VCC)) # 
// (!\my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout  & (!\my_slc|d0|alu_address|ALU_ADDR_output[4]~9 )))) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout  & 
// (!\my_slc|d0|alu_address|ALU_ADDR_output[4]~9 )) # (!\my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[4]~9 ) # (GND)))))
// \my_slc|d0|alu_address|ALU_ADDR_output[5]~11  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5_combout  & (!\my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[4]~9 )) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5_combout  & ((!\my_slc|d0|alu_address|ALU_ADDR_output[4]~9 ) # (!\my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout ))))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[5]~5_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[4]~9 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[5]~10_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[5]~11 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[5]~10 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N18
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[5]~5 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[5]~5_combout  = (\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[5]~10_combout ))) # (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|BUS|bus_output[5]~20_combout ))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|BUS|bus_output[5]~20_combout ),
	.datad(\my_slc|d0|alu_address|ALU_ADDR_output[5]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[5]~5 .lut_mask = 16'hFA50;
defparam \my_slc|d0|MDR_register|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N22
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~6 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~6_combout  = (\my_slc|d0|MDR_register|data_out[5]~5_combout  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~6 .lut_mask = 16'h00F0;
defparam \my_slc|d0|IR_module|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N27
dffeas \my_slc|d0|IR_module|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[5] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N12
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux9~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux9~0_combout  = (\my_slc|state_controller|ADDR2MUX[1]~0_combout  & (\my_slc|state_controller|WideOr28~combout  & (\my_slc|d0|IR_module|data_out [5]))) # (!\my_slc|state_controller|ADDR2MUX[1]~0_combout  & 
// (((\my_slc|d0|IR_module|data_out [6]))))

	.dataa(\my_slc|state_controller|WideOr28~combout ),
	.datab(\my_slc|d0|IR_module|data_out [5]),
	.datac(\my_slc|d0|IR_module|data_out [6]),
	.datad(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux9~0 .lut_mask = 16'h88F0;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N12
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[6]~12 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[6]~12_combout  = ((\my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6_combout  $ (\my_slc|d0|alu_address|addr_2_mux|Mux9~0_combout  $ (!\my_slc|d0|alu_address|ALU_ADDR_output[5]~11 )))) # (GND)
// \my_slc|d0|alu_address|ALU_ADDR_output[6]~13  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux9~0_combout ) # (!\my_slc|d0|alu_address|ALU_ADDR_output[5]~11 ))) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6_combout  & (\my_slc|d0|alu_address|addr_2_mux|Mux9~0_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[5]~11 )))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[6]~6_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[5]~11 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[6]~12_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[6]~13 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[6]~12 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~181 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~181_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~22_q )) # 
// (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~6_q )))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~22_q ),
	.datac(\my_slc|d0|REG_FILE|R~6_q ),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~181 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|R~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~182 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~182_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~181_combout  & (\my_slc|d0|REG_FILE|R~54_q )) # (!\my_slc|d0|REG_FILE|R~181_combout  & ((\my_slc|d0|REG_FILE|R~38_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~181_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~54_q ),
	.datac(\my_slc|d0|REG_FILE|R~38_q ),
	.datad(\my_slc|d0|REG_FILE|R~181_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~182 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~179 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~179_combout  = (\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|IR_module|data_out [1])) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~102_q ))) # 
// (!\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~70_q ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~70_q ),
	.datad(\my_slc|d0|REG_FILE|R~102_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~179 .lut_mask = 16'hDC98;
defparam \my_slc|d0|REG_FILE|R~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~180 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~180_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~179_combout  & ((\my_slc|d0|REG_FILE|R~118_q ))) # (!\my_slc|d0|REG_FILE|R~179_combout  & (\my_slc|d0|REG_FILE|R~86_q )))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~179_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~86_q ),
	.datac(\my_slc|d0|REG_FILE|R~118_q ),
	.datad(\my_slc|d0|REG_FILE|R~179_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~180 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N28
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[6]~17 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[6]~17_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~180_combout ))) # (!\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~182_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [2]),
	.datac(\my_slc|d0|REG_FILE|R~182_combout ),
	.datad(\my_slc|d0|REG_FILE|R~180_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[6]~17 .lut_mask = 16'h5410;
defparam \my_slc|d0|SR2_MUX|output_mux[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N18
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[6]~18 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[6]~18_combout  = (\my_slc|d0|SR2_MUX|output_mux[6]~17_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_module|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [4]),
	.datac(gnd),
	.datad(\my_slc|d0|SR2_MUX|output_mux[6]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[6]~18 .lut_mask = 16'hFF88;
defparam \my_slc|d0|SR2_MUX|output_mux[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N26
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~54 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~54_combout  = (\my_slc|d0|SR2_MUX|output_mux[6]~18_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~175_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// ((\my_slc|d0|REG_FILE|R~177_combout )))))

	.dataa(\my_slc|d0|REG_FILE|R~175_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~177_combout ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[6]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~54 .lut_mask = 16'hB800;
defparam \my_slc|d0|alu|ALU_compute_output~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N24
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[6]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[6]~feeder_combout  = \my_slc|d0|MDR_register|data_out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N25
dffeas \my_slc|tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N24
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~23 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~23_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[6]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [6]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [6]),
	.datad(\S[6]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~23 .lut_mask = 16'h3210;
defparam \my_slc|d0|MDR_register|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N25
dffeas \my_slc|d0|MDR_register|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[6]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N12
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[6]~21 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[6]~21_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & (((\my_slc|d0|BUS|bus_output[9]~2_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (\my_slc|d0|MDR_register|data_out [6])) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & ((!\my_slc|d0|REG_FILE|R~178_combout )))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datab(\my_slc|d0|MDR_register|data_out [6]),
	.datac(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|R~178_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[6]~21 .lut_mask = 16'hE0E5;
defparam \my_slc|d0|BUS|bus_output[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N12
cycloneive_lcell_comb \my_slc|d0|alu|Add0~12 (
// Equation(s):
// \my_slc|d0|alu|Add0~12_combout  = ((\my_slc|d0|REG_FILE|R~178_combout  $ (\my_slc|d0|SR2_MUX|output_mux[6]~18_combout  $ (!\my_slc|d0|alu|Add0~11 )))) # (GND)
// \my_slc|d0|alu|Add0~13  = CARRY((\my_slc|d0|REG_FILE|R~178_combout  & ((\my_slc|d0|SR2_MUX|output_mux[6]~18_combout ) # (!\my_slc|d0|alu|Add0~11 ))) # (!\my_slc|d0|REG_FILE|R~178_combout  & (\my_slc|d0|SR2_MUX|output_mux[6]~18_combout  & 
// !\my_slc|d0|alu|Add0~11 )))

	.dataa(\my_slc|d0|REG_FILE|R~178_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[6]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~11 ),
	.combout(\my_slc|d0|alu|Add0~12_combout ),
	.cout(\my_slc|d0|alu|Add0~13 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~12 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N10
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[6]~22 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[6]~22_combout  = (\my_slc|d0|BUS|bus_output[6]~21_combout  & ((\my_slc|d0|alu|ALU_compute_output~54_combout ) # ((!\my_slc|d0|BUS|bus_output[9]~1_combout )))) # (!\my_slc|d0|BUS|bus_output[6]~21_combout  & 
// (((\my_slc|d0|BUS|bus_output[9]~1_combout  & \my_slc|d0|alu|Add0~12_combout ))))

	.dataa(\my_slc|d0|alu|ALU_compute_output~54_combout ),
	.datab(\my_slc|d0|BUS|bus_output[6]~21_combout ),
	.datac(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datad(\my_slc|d0|alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[6]~22 .lut_mask = 16'hBC8C;
defparam \my_slc|d0|BUS|bus_output[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N16
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[6]~23 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[6]~23_combout  = (\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [6])) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [6])) # 
// (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|BUS|bus_output[6]~22_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [6]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|BUS|bus_output[6]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[6]~23 .lut_mask = 16'hABA8;
defparam \my_slc|d0|BUS|bus_output[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N20
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[6]~6 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[6]~6_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[6]~12_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[6]~23_combout )))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|alu_address|ALU_ADDR_output[6]~12_combout ),
	.datad(\my_slc|d0|BUS|bus_output[6]~23_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[6]~6 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|MDR_register|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N4
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~7 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~7_combout  = (\my_slc|d0|MDR_register|data_out[6]~6_combout  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~7 .lut_mask = 16'h00F0;
defparam \my_slc|d0|IR_module|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N13
dffeas \my_slc|d0|IR_module|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[6] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N0
cycloneive_lcell_comb \my_slc|d0|SR1_MUX|output_mux[0]~0 (
// Equation(s):
// \my_slc|d0|SR1_MUX|output_mux[0]~0_combout  = (\my_slc|state_controller|State.S_23~q  & (\my_slc|d0|IR_module|data_out [9])) # (!\my_slc|state_controller|State.S_23~q  & ((\my_slc|d0|IR_module|data_out [6])))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_module|data_out [9]),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|d0|IR_module|data_out [6]),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_MUX|output_mux[0]~0 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|SR1_MUX|output_mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~7feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~7feeder_combout  = \my_slc|d0|MDR_register|data_out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~7feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N21
dffeas \my_slc|d0|REG_FILE|R~7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~7 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N23
dffeas \my_slc|d0|REG_FILE|R~23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~23 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~185 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~185_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~23_q ) # (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~7_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~7_q ),
	.datac(\my_slc|d0|REG_FILE|R~23_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~185 .lut_mask = 16'hAAE4;
defparam \my_slc|d0|REG_FILE|R~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~186 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~186_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~185_combout  & (\my_slc|d0|REG_FILE|R~55_q )) # (!\my_slc|d0|REG_FILE|R~185_combout  & ((\my_slc|d0|REG_FILE|R~39_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~185_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|R~55_q ),
	.datac(\my_slc|d0|REG_FILE|R~39_q ),
	.datad(\my_slc|d0|REG_FILE|R~185_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~186 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~103feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~103feeder_combout  = \my_slc|d0|MDR_register|data_out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~103feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|R~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N21
dffeas \my_slc|d0|REG_FILE|R~103 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~103 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N25
dffeas \my_slc|d0|REG_FILE|R~71 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~71 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~183 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~183_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~103_q ) # ((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// (((!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & \my_slc|d0|REG_FILE|R~71_q ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|R~103_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datad(\my_slc|d0|REG_FILE|R~71_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~183 .lut_mask = 16'hADA8;
defparam \my_slc|d0|REG_FILE|R~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N17
dffeas \my_slc|d0|REG_FILE|R~119 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~119 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N7
dffeas \my_slc|d0|REG_FILE|R~87 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~87 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~184 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~184_combout  = (\my_slc|d0|REG_FILE|R~183_combout  & (((\my_slc|d0|REG_FILE|R~119_q )) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ))) # (!\my_slc|d0|REG_FILE|R~183_combout  & (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & 
// ((\my_slc|d0|REG_FILE|R~87_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~183_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~119_q ),
	.datad(\my_slc|d0|REG_FILE|R~87_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~184 .lut_mask = 16'hE6A2;
defparam \my_slc|d0|REG_FILE|R~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~187 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~187_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~184_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~186_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~186_combout ),
	.datad(\my_slc|d0|REG_FILE|R~184_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~187 .lut_mask = 16'hFC30;
defparam \my_slc|d0|REG_FILE|R~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N10
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~187_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [7]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [7]),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|d0|REG_FILE|R~187_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7 .lut_mask = 16'hFC0C;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N30
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux8~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout  = (\my_slc|state_controller|ADDR2MUX[1]~0_combout  & (\my_slc|state_controller|WideOr28~combout  & (\my_slc|d0|IR_module|data_out [5]))) # (!\my_slc|state_controller|ADDR2MUX[1]~0_combout  & 
// (((\my_slc|d0|IR_module|data_out [7]))))

	.dataa(\my_slc|state_controller|WideOr28~combout ),
	.datab(\my_slc|d0|IR_module|data_out [5]),
	.datac(\my_slc|d0|IR_module|data_out [7]),
	.datad(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux8~0 .lut_mask = 16'h88F0;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N14
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[7]~14 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[7]~14_combout  = (\my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[6]~13  & VCC)) # 
// (!\my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout  & (!\my_slc|d0|alu_address|ALU_ADDR_output[6]~13 )))) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout  & 
// (!\my_slc|d0|alu_address|ALU_ADDR_output[6]~13 )) # (!\my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[6]~13 ) # (GND)))))
// \my_slc|d0|alu_address|ALU_ADDR_output[7]~15  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7_combout  & (!\my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[6]~13 )) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7_combout  & ((!\my_slc|d0|alu_address|ALU_ADDR_output[6]~13 ) # (!\my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout ))))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[7]~7_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[6]~13 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[7]~14_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[7]~15 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[7]~14 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N2
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[7]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[7]~feeder_combout  = \my_slc|d0|MDR_register|data_out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N11
dffeas \my_slc|tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N10
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~24 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~24_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [7])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[7]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [7]),
	.datad(\my_slc|state_controller|Mem_WE~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~24 .lut_mask = 16'h00D8;
defparam \my_slc|d0|MDR_register|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N3
dffeas \my_slc|d0|MDR_register|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[7]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N28
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[7]~24 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[7]~24_combout  = (\my_slc|d0|BUS|bus_output[9]~2_combout  & ((\my_slc|d0|MDR_register|data_out [7]) # ((\my_slc|d0|BUS|bus_output[9]~0_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (((!\my_slc|d0|BUS|bus_output[9]~0_combout  & !\my_slc|d0|REG_FILE|R~187_combout ))))

	.dataa(\my_slc|d0|MDR_register|data_out [7]),
	.datab(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datac(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datad(\my_slc|d0|REG_FILE|R~187_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[7]~24 .lut_mask = 16'hC8CB;
defparam \my_slc|d0|BUS|bus_output[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~188 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~188_combout  = (\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|IR_module|data_out [1])) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~103_q ))) # 
// (!\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~71_q ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~71_q ),
	.datad(\my_slc|d0|REG_FILE|R~103_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~188 .lut_mask = 16'hDC98;
defparam \my_slc|d0|REG_FILE|R~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~189 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~189_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~188_combout  & (\my_slc|d0|REG_FILE|R~119_q )) # (!\my_slc|d0|REG_FILE|R~188_combout  & ((\my_slc|d0|REG_FILE|R~87_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~188_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~119_q ),
	.datac(\my_slc|d0|REG_FILE|R~87_q ),
	.datad(\my_slc|d0|REG_FILE|R~188_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~189 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~190 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~190_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~23_q )) # 
// (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~7_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~23_q ),
	.datab(\my_slc|d0|REG_FILE|R~7_q ),
	.datac(\my_slc|d0|IR_module|data_out [1]),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~190 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|REG_FILE|R~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~191 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~191_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~190_combout  & (\my_slc|d0|REG_FILE|R~55_q )) # (!\my_slc|d0|REG_FILE|R~190_combout  & ((\my_slc|d0|REG_FILE|R~39_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~190_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~55_q ),
	.datac(\my_slc|d0|REG_FILE|R~39_q ),
	.datad(\my_slc|d0|REG_FILE|R~190_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~191 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N4
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[7]~19 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[7]~19_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~189_combout )) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~191_combout )))))

	.dataa(\my_slc|d0|REG_FILE|R~189_combout ),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|IR_module|data_out [2]),
	.datad(\my_slc|d0|REG_FILE|R~191_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[7]~19 .lut_mask = 16'h2320;
defparam \my_slc|d0|SR2_MUX|output_mux[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N18
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[7]~20 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[7]~20_combout  = (\my_slc|d0|SR2_MUX|output_mux[7]~19_combout ) # ((\my_slc|d0|IR_module|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_module|data_out [4]),
	.datac(\my_slc|d0|SR2_MUX|output_mux[7]~19_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[7]~20 .lut_mask = 16'hFCF0;
defparam \my_slc|d0|SR2_MUX|output_mux[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N14
cycloneive_lcell_comb \my_slc|d0|alu|Add0~14 (
// Equation(s):
// \my_slc|d0|alu|Add0~14_combout  = (\my_slc|d0|REG_FILE|R~187_combout  & ((\my_slc|d0|SR2_MUX|output_mux[7]~20_combout  & (\my_slc|d0|alu|Add0~13  & VCC)) # (!\my_slc|d0|SR2_MUX|output_mux[7]~20_combout  & (!\my_slc|d0|alu|Add0~13 )))) # 
// (!\my_slc|d0|REG_FILE|R~187_combout  & ((\my_slc|d0|SR2_MUX|output_mux[7]~20_combout  & (!\my_slc|d0|alu|Add0~13 )) # (!\my_slc|d0|SR2_MUX|output_mux[7]~20_combout  & ((\my_slc|d0|alu|Add0~13 ) # (GND)))))
// \my_slc|d0|alu|Add0~15  = CARRY((\my_slc|d0|REG_FILE|R~187_combout  & (!\my_slc|d0|SR2_MUX|output_mux[7]~20_combout  & !\my_slc|d0|alu|Add0~13 )) # (!\my_slc|d0|REG_FILE|R~187_combout  & ((!\my_slc|d0|alu|Add0~13 ) # 
// (!\my_slc|d0|SR2_MUX|output_mux[7]~20_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~187_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[7]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~13 ),
	.combout(\my_slc|d0|alu|Add0~14_combout ),
	.cout(\my_slc|d0|alu|Add0~15 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~14 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N2
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~55 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~55_combout  = (\my_slc|d0|SR2_MUX|output_mux[7]~20_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~184_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// ((\my_slc|d0|REG_FILE|R~186_combout )))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(\my_slc|d0|REG_FILE|R~184_combout ),
	.datac(\my_slc|d0|REG_FILE|R~186_combout ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[7]~20_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~55 .lut_mask = 16'hD800;
defparam \my_slc|d0|alu|ALU_compute_output~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N22
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[7]~25 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[7]~25_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|BUS|bus_output[7]~24_combout  & ((\my_slc|d0|alu|ALU_compute_output~55_combout ))) # (!\my_slc|d0|BUS|bus_output[7]~24_combout  & 
// (\my_slc|d0|alu|Add0~14_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (\my_slc|d0|BUS|bus_output[7]~24_combout ))

	.dataa(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datab(\my_slc|d0|BUS|bus_output[7]~24_combout ),
	.datac(\my_slc|d0|alu|Add0~14_combout ),
	.datad(\my_slc|d0|alu|ALU_compute_output~55_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[7]~25 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS|bus_output[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N20
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[7]~26 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[7]~26_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [7])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [7])) # 
// (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|BUS|bus_output[7]~25_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [7]),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|d0|BUS|bus_output[7]~25_combout ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[7]~26 .lut_mask = 16'hAAB8;
defparam \my_slc|d0|BUS|bus_output[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N24
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[7]~7 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[7]~7_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[7]~14_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[7]~26_combout )))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|alu_address|ALU_ADDR_output[7]~14_combout ),
	.datad(\my_slc|d0|BUS|bus_output[7]~26_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[7]~7 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|MDR_register|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N26
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~8 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~8_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[7]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~8 .lut_mask = 16'h0F00;
defparam \my_slc|d0|IR_module|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N31
dffeas \my_slc|d0|IR_module|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[7] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N2
cycloneive_lcell_comb \my_slc|d0|SR1_MUX|output_mux[1]~1 (
// Equation(s):
// \my_slc|d0|SR1_MUX|output_mux[1]~1_combout  = (\my_slc|state_controller|State.S_23~q  & ((\my_slc|d0|IR_module|data_out [10]))) # (!\my_slc|state_controller|State.S_23~q  & (\my_slc|d0|IR_module|data_out [7]))

	.dataa(\my_slc|d0|IR_module|data_out [7]),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|d0|IR_module|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_MUX|output_mux[1]~1 .lut_mask = 16'hFA0A;
defparam \my_slc|d0|SR1_MUX|output_mux[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N31
dffeas \my_slc|d0|REG_FILE|R~105 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~105 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N29
dffeas \my_slc|d0|REG_FILE|R~73 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~73 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~201 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~201_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ) # ((\my_slc|d0|REG_FILE|R~105_q )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~73_q ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~105_q ),
	.datad(\my_slc|d0|REG_FILE|R~73_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~201 .lut_mask = 16'hB9A8;
defparam \my_slc|d0|REG_FILE|R~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N23
dffeas \my_slc|d0|REG_FILE|R~121 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~121 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N27
dffeas \my_slc|d0|REG_FILE|R~89 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~89 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~202 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~202_combout  = (\my_slc|d0|REG_FILE|R~201_combout  & (((\my_slc|d0|REG_FILE|R~121_q )) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ))) # (!\my_slc|d0|REG_FILE|R~201_combout  & (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & 
// ((\my_slc|d0|REG_FILE|R~89_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~201_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~121_q ),
	.datad(\my_slc|d0|REG_FILE|R~89_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~202 .lut_mask = 16'hE6A2;
defparam \my_slc|d0|REG_FILE|R~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N19
dffeas \my_slc|d0|REG_FILE|R~57 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~57 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N17
dffeas \my_slc|d0|REG_FILE|R~41 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~41 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N13
dffeas \my_slc|d0|REG_FILE|R~25 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~25 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N3
dffeas \my_slc|d0|REG_FILE|R~9 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~9 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~203 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~203_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~25_q ) # ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~9_q  & 
// !\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~25_q ),
	.datac(\my_slc|d0|REG_FILE|R~9_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~203 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|REG_FILE|R~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~204 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~204_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~203_combout  & (\my_slc|d0|REG_FILE|R~57_q )) # (!\my_slc|d0|REG_FILE|R~203_combout  & ((\my_slc|d0|REG_FILE|R~41_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~203_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|R~57_q ),
	.datac(\my_slc|d0|REG_FILE|R~41_q ),
	.datad(\my_slc|d0|REG_FILE|R~203_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~204 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~205 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~205_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~202_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~204_combout )))

	.dataa(\my_slc|d0|REG_FILE|R~202_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|R~204_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~205 .lut_mask = 16'hBB88;
defparam \my_slc|d0|REG_FILE|R~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N26
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~205_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [9]))

	.dataa(\my_slc|d0|PC_register|data_out [9]),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|R~205_combout ),
	.datad(\my_slc|state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N18
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux6~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux6~0_combout  = (!\my_slc|state_controller|ADDR2MUX[1]~0_combout  & ((\my_slc|state_controller|WideOr28~combout  & ((\my_slc|d0|IR_module|data_out [9]))) # (!\my_slc|state_controller|WideOr28~combout  & 
// (\my_slc|d0|IR_module|data_out [8]))))

	.dataa(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [8]),
	.datac(\my_slc|d0|IR_module|data_out [9]),
	.datad(\my_slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux6~0 .lut_mask = 16'h5044;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N4
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux6~1 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout  = (\my_slc|d0|alu_address|addr_2_mux|Mux6~0_combout ) # ((\my_slc|state_controller|ADDR2MUX[1]~0_combout  & (\my_slc|d0|IR_module|data_out [5] & \my_slc|state_controller|WideOr28~combout )))

	.dataa(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [5]),
	.datac(\my_slc|d0|alu_address|addr_2_mux|Mux6~0_combout ),
	.datad(\my_slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux6~1 .lut_mask = 16'hF8F0;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N9
dffeas \my_slc|d0|REG_FILE|R~120 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~120 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N3
dffeas \my_slc|d0|REG_FILE|R~88 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~88 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N3
dffeas \my_slc|d0|REG_FILE|R~72 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~72 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N21
dffeas \my_slc|d0|REG_FILE|R~104 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~104 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~192 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~192_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// ((\my_slc|d0|REG_FILE|R~104_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~72_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~72_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~104_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~192 .lut_mask = 16'hFC22;
defparam \my_slc|d0|REG_FILE|R~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~193 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~193_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~192_combout  & (\my_slc|d0|REG_FILE|R~120_q )) # (!\my_slc|d0|REG_FILE|R~192_combout  & ((\my_slc|d0|REG_FILE|R~88_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~192_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~120_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~88_q ),
	.datad(\my_slc|d0|REG_FILE|R~192_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~193 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y13_N9
dffeas \my_slc|d0|REG_FILE|R~40 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~40 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N29
dffeas \my_slc|d0|REG_FILE|R~56 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~56 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N7
dffeas \my_slc|d0|REG_FILE|R~8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~8 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N25
dffeas \my_slc|d0|REG_FILE|R~24 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~24 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~194 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~194_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~24_q ) # (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~8_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~8_q ),
	.datac(\my_slc|d0|REG_FILE|R~24_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~194 .lut_mask = 16'hAAE4;
defparam \my_slc|d0|REG_FILE|R~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~195 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~195_combout  = (\my_slc|d0|REG_FILE|R~194_combout  & (((\my_slc|d0|REG_FILE|R~56_q ) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|REG_FILE|R~194_combout  & (\my_slc|d0|REG_FILE|R~40_q  & 
// ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~40_q ),
	.datab(\my_slc|d0|REG_FILE|R~56_q ),
	.datac(\my_slc|d0|REG_FILE|R~194_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~195 .lut_mask = 16'hCAF0;
defparam \my_slc|d0|REG_FILE|R~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~196 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~196_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~193_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~195_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|R~193_combout ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|R~195_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~196 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|REG_FILE|R~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N0
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8_combout  = (\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|REG_FILE|R~196_combout )) # (!\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|PC_register|data_out [8])))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr27~combout ),
	.datac(\my_slc|d0|REG_FILE|R~196_combout ),
	.datad(\my_slc|d0|PC_register|data_out [8]),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N8
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux7~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux7~0_combout  = (\my_slc|state_controller|ADDR2MUX[1]~0_combout  & (\my_slc|state_controller|WideOr28~combout  & (\my_slc|d0|IR_module|data_out [5]))) # (!\my_slc|state_controller|ADDR2MUX[1]~0_combout  & 
// (((\my_slc|d0|IR_module|data_out [8]))))

	.dataa(\my_slc|state_controller|WideOr28~combout ),
	.datab(\my_slc|d0|IR_module|data_out [5]),
	.datac(\my_slc|d0|IR_module|data_out [8]),
	.datad(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux7~0 .lut_mask = 16'h88F0;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N16
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[8]~16 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[8]~16_combout  = ((\my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8_combout  $ (\my_slc|d0|alu_address|addr_2_mux|Mux7~0_combout  $ (!\my_slc|d0|alu_address|ALU_ADDR_output[7]~15 )))) # (GND)
// \my_slc|d0|alu_address|ALU_ADDR_output[8]~17  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux7~0_combout ) # (!\my_slc|d0|alu_address|ALU_ADDR_output[7]~15 ))) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8_combout  & (\my_slc|d0|alu_address|addr_2_mux|Mux7~0_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[7]~15 )))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[8]~8_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[7]~15 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[8]~16_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[8]~17 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[8]~16 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N18
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[9]~18 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[9]~18_combout  = (\my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[8]~17  & VCC)) # 
// (!\my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout  & (!\my_slc|d0|alu_address|ALU_ADDR_output[8]~17 )))) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout  & 
// (!\my_slc|d0|alu_address|ALU_ADDR_output[8]~17 )) # (!\my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[8]~17 ) # (GND)))))
// \my_slc|d0|alu_address|ALU_ADDR_output[9]~19  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9_combout  & (!\my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[8]~17 )) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9_combout  & ((!\my_slc|d0|alu_address|ALU_ADDR_output[8]~17 ) # (!\my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout ))))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[9]~9_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[8]~17 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[9]~18_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[9]~19 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[9]~18 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N6
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[9]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[9]~feeder_combout  = \my_slc|d0|MDR_register|data_out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N19
dffeas \my_slc|tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N18
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~26 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~26_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [9])))))

	.dataa(\S[9]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [9]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~26 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N7
dffeas \my_slc|d0|MDR_register|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[9]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N16
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[9]~30 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[9]~30_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & (((\my_slc|d0|BUS|bus_output[9]~2_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (\my_slc|d0|MDR_register|data_out [9])) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & ((!\my_slc|d0|REG_FILE|R~205_combout )))))

	.dataa(\my_slc|d0|MDR_register|data_out [9]),
	.datab(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datac(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|R~205_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[9]~30 .lut_mask = 16'hE0E3;
defparam \my_slc|d0|BUS|bus_output[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~206 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~206_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~105_q )) # 
// (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~73_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~105_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~73_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~206 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|R~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~207 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~207_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~206_combout  & (\my_slc|d0|REG_FILE|R~121_q )) # (!\my_slc|d0|REG_FILE|R~206_combout  & ((\my_slc|d0|REG_FILE|R~89_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~206_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~121_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~89_q ),
	.datad(\my_slc|d0|REG_FILE|R~206_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~207 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~208 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~208_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~25_q ))) # 
// (!\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~9_q ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~9_q ),
	.datac(\my_slc|d0|REG_FILE|R~25_q ),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~208 .lut_mask = 16'hFA44;
defparam \my_slc|d0|REG_FILE|R~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~209 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~209_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~208_combout  & (\my_slc|d0|REG_FILE|R~57_q )) # (!\my_slc|d0|REG_FILE|R~208_combout  & ((\my_slc|d0|REG_FILE|R~41_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~208_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~57_q ),
	.datac(\my_slc|d0|REG_FILE|R~41_q ),
	.datad(\my_slc|d0|REG_FILE|R~208_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~209 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N6
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[9]~23 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[9]~23_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~207_combout )) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~209_combout )))))

	.dataa(\my_slc|d0|IR_module|data_out [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~207_combout ),
	.datad(\my_slc|d0|REG_FILE|R~209_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[9]~23 .lut_mask = 16'h3120;
defparam \my_slc|d0|SR2_MUX|output_mux[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N8
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[9]~24 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[9]~24_combout  = (\my_slc|d0|SR2_MUX|output_mux[9]~23_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_module|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [4]),
	.datac(gnd),
	.datad(\my_slc|d0|SR2_MUX|output_mux[9]~23_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[9]~24 .lut_mask = 16'hFF88;
defparam \my_slc|d0|SR2_MUX|output_mux[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N8
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~57 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~57_combout  = (\my_slc|d0|SR2_MUX|output_mux[9]~24_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~202_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// ((\my_slc|d0|REG_FILE|R~204_combout )))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[9]~24_combout ),
	.datac(\my_slc|d0|REG_FILE|R~202_combout ),
	.datad(\my_slc|d0|REG_FILE|R~204_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~57 .lut_mask = 16'hC480;
defparam \my_slc|d0|alu|ALU_compute_output~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~199 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~199_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~24_q )) # 
// (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~8_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~24_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~8_q ),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~199 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|R~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~200 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~200_combout  = (\my_slc|d0|REG_FILE|R~199_combout  & ((\my_slc|d0|REG_FILE|R~56_q ) # ((!\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|REG_FILE|R~199_combout  & (((\my_slc|d0|REG_FILE|R~40_q  & \my_slc|d0|IR_module|data_out 
// [1]))))

	.dataa(\my_slc|d0|REG_FILE|R~199_combout ),
	.datab(\my_slc|d0|REG_FILE|R~56_q ),
	.datac(\my_slc|d0|REG_FILE|R~40_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~200 .lut_mask = 16'hD8AA;
defparam \my_slc|d0|REG_FILE|R~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~197 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~197_combout  = (\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|IR_module|data_out [1])) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~104_q ))) # 
// (!\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~72_q ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~72_q ),
	.datad(\my_slc|d0|REG_FILE|R~104_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~197 .lut_mask = 16'hDC98;
defparam \my_slc|d0|REG_FILE|R~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~198 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~198_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~197_combout  & ((\my_slc|d0|REG_FILE|R~120_q ))) # (!\my_slc|d0|REG_FILE|R~197_combout  & (\my_slc|d0|REG_FILE|R~88_q )))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~197_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~88_q ),
	.datac(\my_slc|d0|REG_FILE|R~120_q ),
	.datad(\my_slc|d0|REG_FILE|R~197_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~198 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N10
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[8]~21 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[8]~21_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~198_combout ))) # (!\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~200_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~200_combout ),
	.datad(\my_slc|d0|REG_FILE|R~198_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[8]~21 .lut_mask = 16'h3210;
defparam \my_slc|d0|SR2_MUX|output_mux[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N0
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[8]~22 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[8]~22_combout  = (\my_slc|d0|SR2_MUX|output_mux[8]~21_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_module|data_out [4]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|IR_module|data_out [4]),
	.datad(\my_slc|d0|SR2_MUX|output_mux[8]~21_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[8]~22 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_MUX|output_mux[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N16
cycloneive_lcell_comb \my_slc|d0|alu|Add0~16 (
// Equation(s):
// \my_slc|d0|alu|Add0~16_combout  = ((\my_slc|d0|SR2_MUX|output_mux[8]~22_combout  $ (\my_slc|d0|REG_FILE|R~196_combout  $ (!\my_slc|d0|alu|Add0~15 )))) # (GND)
// \my_slc|d0|alu|Add0~17  = CARRY((\my_slc|d0|SR2_MUX|output_mux[8]~22_combout  & ((\my_slc|d0|REG_FILE|R~196_combout ) # (!\my_slc|d0|alu|Add0~15 ))) # (!\my_slc|d0|SR2_MUX|output_mux[8]~22_combout  & (\my_slc|d0|REG_FILE|R~196_combout  & 
// !\my_slc|d0|alu|Add0~15 )))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[8]~22_combout ),
	.datab(\my_slc|d0|REG_FILE|R~196_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~15 ),
	.combout(\my_slc|d0|alu|Add0~16_combout ),
	.cout(\my_slc|d0|alu|Add0~17 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~16 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N18
cycloneive_lcell_comb \my_slc|d0|alu|Add0~18 (
// Equation(s):
// \my_slc|d0|alu|Add0~18_combout  = (\my_slc|d0|SR2_MUX|output_mux[9]~24_combout  & ((\my_slc|d0|REG_FILE|R~205_combout  & (\my_slc|d0|alu|Add0~17  & VCC)) # (!\my_slc|d0|REG_FILE|R~205_combout  & (!\my_slc|d0|alu|Add0~17 )))) # 
// (!\my_slc|d0|SR2_MUX|output_mux[9]~24_combout  & ((\my_slc|d0|REG_FILE|R~205_combout  & (!\my_slc|d0|alu|Add0~17 )) # (!\my_slc|d0|REG_FILE|R~205_combout  & ((\my_slc|d0|alu|Add0~17 ) # (GND)))))
// \my_slc|d0|alu|Add0~19  = CARRY((\my_slc|d0|SR2_MUX|output_mux[9]~24_combout  & (!\my_slc|d0|REG_FILE|R~205_combout  & !\my_slc|d0|alu|Add0~17 )) # (!\my_slc|d0|SR2_MUX|output_mux[9]~24_combout  & ((!\my_slc|d0|alu|Add0~17 ) # 
// (!\my_slc|d0|REG_FILE|R~205_combout ))))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[9]~24_combout ),
	.datab(\my_slc|d0|REG_FILE|R~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~17 ),
	.combout(\my_slc|d0|alu|Add0~18_combout ),
	.cout(\my_slc|d0|alu|Add0~19 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~18 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N26
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[9]~31 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[9]~31_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|BUS|bus_output[9]~30_combout  & (\my_slc|d0|alu|ALU_compute_output~57_combout )) # (!\my_slc|d0|BUS|bus_output[9]~30_combout  & 
// ((\my_slc|d0|alu|Add0~18_combout ))))) # (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (\my_slc|d0|BUS|bus_output[9]~30_combout ))

	.dataa(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datab(\my_slc|d0|BUS|bus_output[9]~30_combout ),
	.datac(\my_slc|d0|alu|ALU_compute_output~57_combout ),
	.datad(\my_slc|d0|alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[9]~31 .lut_mask = 16'hE6C4;
defparam \my_slc|d0|BUS|bus_output[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N24
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[9]~32 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[9]~32_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [9])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [9])) # 
// (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|BUS|bus_output[9]~31_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [9]),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|d0|BUS|bus_output[9]~31_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[9]~32 .lut_mask = 16'hABA8;
defparam \my_slc|d0|BUS|bus_output[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N18
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[9]~9 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[9]~9_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[9]~18_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[9]~32_combout )))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|alu_address|ALU_ADDR_output[9]~18_combout ),
	.datad(\my_slc|d0|BUS|bus_output[9]~32_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[9]~9 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|MDR_register|data_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N14
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~10 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~10_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[9]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~10 .lut_mask = 16'h0F00;
defparam \my_slc|d0|IR_module|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N15
dffeas \my_slc|d0|MAR_register|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N1
dffeas \my_slc|d0|MAR_register|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N6
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~2_combout  = (\my_slc|d0|MAR_register|data_out [11] & (\my_slc|d0|MAR_register|data_out [10] & (\my_slc|d0|MAR_register|data_out [9] & \my_slc|d0|MAR_register|data_out [8])))

	.dataa(\my_slc|d0|MAR_register|data_out [11]),
	.datab(\my_slc|d0|MAR_register|data_out [10]),
	.datac(\my_slc|d0|MAR_register|data_out [9]),
	.datad(\my_slc|d0|MAR_register|data_out [8]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N23
dffeas \my_slc|d0|MAR_register|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N29
dffeas \my_slc|d0|MAR_register|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N21
dffeas \my_slc|d0|MAR_register|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N3
dffeas \my_slc|d0|MAR_register|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~0_combout  = (\my_slc|d0|MAR_register|data_out [3] & (\my_slc|d0|MAR_register|data_out [1] & (\my_slc|d0|MAR_register|data_out [2] & \my_slc|d0|MAR_register|data_out [0])))

	.dataa(\my_slc|d0|MAR_register|data_out [3]),
	.datab(\my_slc|d0|MAR_register|data_out [1]),
	.datac(\my_slc|d0|MAR_register|data_out [2]),
	.datad(\my_slc|d0|MAR_register|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N23
dffeas \my_slc|d0|MAR_register|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N25
dffeas \my_slc|d0|MAR_register|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N27
dffeas \my_slc|d0|MAR_register|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N5
dffeas \my_slc|d0|MAR_register|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_module|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_register|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_register|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_register|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~1_combout  = (\my_slc|d0|MAR_register|data_out [5] & (\my_slc|d0|MAR_register|data_out [4] & (\my_slc|d0|MAR_register|data_out [7] & \my_slc|d0|MAR_register|data_out [6])))

	.dataa(\my_slc|d0|MAR_register|data_out [5]),
	.datab(\my_slc|d0|MAR_register|data_out [4]),
	.datac(\my_slc|d0|MAR_register|data_out [7]),
	.datad(\my_slc|d0|MAR_register|data_out [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~4_combout  = (\my_slc|memory_subsystem|Equal0~3_combout  & (\my_slc|memory_subsystem|Equal0~2_combout  & (\my_slc|memory_subsystem|Equal0~0_combout  & \my_slc|memory_subsystem|Equal0~1_combout )))

	.dataa(\my_slc|memory_subsystem|Equal0~3_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~2_combout ),
	.datac(\my_slc|memory_subsystem|Equal0~0_combout ),
	.datad(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N6
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~28 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~28_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [11])))))

	.dataa(\S[11]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [11]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~28 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N15
dffeas \my_slc|d0|MDR_register|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[11]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~123feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~123feeder_combout  = \my_slc|d0|MDR_register|data_out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~123feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y13_N21
dffeas \my_slc|d0|REG_FILE|R~123 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~123 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N29
dffeas \my_slc|d0|REG_FILE|R~91 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~91 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~107feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~107feeder_combout  = \my_slc|d0|MDR_register|data_out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~107feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y13_N17
dffeas \my_slc|d0|REG_FILE|R~107 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~107 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N7
dffeas \my_slc|d0|REG_FILE|R~75 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~75 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~219 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~219_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// (\my_slc|d0|REG_FILE|R~107_q )) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~75_q )))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~107_q ),
	.datac(\my_slc|d0|REG_FILE|R~75_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~219 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|R~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~220 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~220_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~219_combout  & (\my_slc|d0|REG_FILE|R~123_q )) # (!\my_slc|d0|REG_FILE|R~219_combout  & ((\my_slc|d0|REG_FILE|R~91_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~219_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~123_q ),
	.datac(\my_slc|d0|REG_FILE|R~91_q ),
	.datad(\my_slc|d0|REG_FILE|R~219_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~220 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N23
dffeas \my_slc|d0|REG_FILE|R~43 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~43 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N11
dffeas \my_slc|d0|REG_FILE|R~59 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~59 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~11feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~11feeder_combout  = \my_slc|d0|MDR_register|data_out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~11feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y14_N15
dffeas \my_slc|d0|REG_FILE|R~11 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~11 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N25
dffeas \my_slc|d0|REG_FILE|R~27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~27 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~221 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~221_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & 
// ((\my_slc|d0|REG_FILE|R~27_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~11_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~11_q ),
	.datab(\my_slc|d0|REG_FILE|R~27_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~221 .lut_mask = 16'hFC0A;
defparam \my_slc|d0|REG_FILE|R~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~222 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~222_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~221_combout  & ((\my_slc|d0|REG_FILE|R~59_q ))) # (!\my_slc|d0|REG_FILE|R~221_combout  & (\my_slc|d0|REG_FILE|R~43_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~221_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|R~43_q ),
	.datac(\my_slc|d0|REG_FILE|R~59_q ),
	.datad(\my_slc|d0|REG_FILE|R~221_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~222 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~223 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~223_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~220_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~222_combout )))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|R~220_combout ),
	.datad(\my_slc|d0|REG_FILE|R~222_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~223 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|REG_FILE|R~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N8
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[11]~36 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[11]~36_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & (((\my_slc|d0|BUS|bus_output[9]~2_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (\my_slc|d0|MDR_register|data_out [11])) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & ((!\my_slc|d0|REG_FILE|R~223_combout )))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datab(\my_slc|d0|MDR_register|data_out [11]),
	.datac(\my_slc|d0|REG_FILE|R~223_combout ),
	.datad(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[11]~36 .lut_mask = 16'hEE05;
defparam \my_slc|d0|BUS|bus_output[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~224 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~224_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~107_q )) # 
// (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~75_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~107_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~75_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~224 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|R~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~225 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~225_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~224_combout  & (\my_slc|d0|REG_FILE|R~123_q )) # (!\my_slc|d0|REG_FILE|R~224_combout  & ((\my_slc|d0|REG_FILE|R~91_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~224_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~123_q ),
	.datac(\my_slc|d0|REG_FILE|R~91_q ),
	.datad(\my_slc|d0|REG_FILE|R~224_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~225 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~226 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~226_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~27_q ))) # 
// (!\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~11_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~11_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~27_q ),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~226 .lut_mask = 16'hFC22;
defparam \my_slc|d0|REG_FILE|R~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~227 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~227_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~226_combout  & ((\my_slc|d0|REG_FILE|R~59_q ))) # (!\my_slc|d0|REG_FILE|R~226_combout  & (\my_slc|d0|REG_FILE|R~43_q )))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~226_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~43_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~59_q ),
	.datad(\my_slc|d0|REG_FILE|R~226_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~227 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|R~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N2
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[11]~27 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[11]~27_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~225_combout )) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~227_combout )))))

	.dataa(\my_slc|d0|IR_module|data_out [2]),
	.datab(\my_slc|d0|REG_FILE|R~225_combout ),
	.datac(\my_slc|d0|REG_FILE|R~227_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[11]~27 .lut_mask = 16'h00D8;
defparam \my_slc|d0|SR2_MUX|output_mux[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N20
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[11]~28 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[11]~28_combout  = (\my_slc|d0|SR2_MUX|output_mux[11]~27_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_module|data_out [4]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|IR_module|data_out [4]),
	.datad(\my_slc|d0|SR2_MUX|output_mux[11]~27_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[11]~28 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_MUX|output_mux[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N10
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~59 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~59_combout  = (\my_slc|d0|SR2_MUX|output_mux[11]~28_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~220_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// ((\my_slc|d0|REG_FILE|R~222_combout )))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[11]~28_combout ),
	.datac(\my_slc|d0|REG_FILE|R~220_combout ),
	.datad(\my_slc|d0|REG_FILE|R~222_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~59 .lut_mask = 16'hC480;
defparam \my_slc|d0|alu|ALU_compute_output~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N15
dffeas \my_slc|d0|REG_FILE|R~106 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~106 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N11
dffeas \my_slc|d0|REG_FILE|R~74 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~74 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~215 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~215_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~106_q )) # 
// (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~74_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~106_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~74_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~215 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|R~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N9
dffeas \my_slc|d0|REG_FILE|R~90 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~90 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N17
dffeas \my_slc|d0|REG_FILE|R~122 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~122 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~216 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~216_combout  = (\my_slc|d0|REG_FILE|R~215_combout  & (((\my_slc|d0|REG_FILE|R~122_q ) # (!\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|REG_FILE|R~215_combout  & (\my_slc|d0|REG_FILE|R~90_q  & ((\my_slc|d0|IR_module|data_out 
// [0]))))

	.dataa(\my_slc|d0|REG_FILE|R~215_combout ),
	.datab(\my_slc|d0|REG_FILE|R~90_q ),
	.datac(\my_slc|d0|REG_FILE|R~122_q ),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~216 .lut_mask = 16'hE4AA;
defparam \my_slc|d0|REG_FILE|R~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N17
dffeas \my_slc|d0|REG_FILE|R~58 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~58 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N1
dffeas \my_slc|d0|REG_FILE|R~42 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~42 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N13
dffeas \my_slc|d0|REG_FILE|R~26 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~26 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N3
dffeas \my_slc|d0|REG_FILE|R~10 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~10 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~217 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~217_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~26_q ) # ((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|REG_FILE|R~10_q  & !\my_slc|d0|IR_module|data_out 
// [1]))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~26_q ),
	.datac(\my_slc|d0|REG_FILE|R~10_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~217 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|REG_FILE|R~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~218 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~218_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~217_combout  & (\my_slc|d0|REG_FILE|R~58_q )) # (!\my_slc|d0|REG_FILE|R~217_combout  & ((\my_slc|d0|REG_FILE|R~42_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~217_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~58_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~42_q ),
	.datad(\my_slc|d0|REG_FILE|R~217_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~218 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N2
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[10]~25 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[10]~25_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~216_combout )) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~218_combout )))))

	.dataa(\my_slc|d0|IR_module|data_out [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~216_combout ),
	.datad(\my_slc|d0|REG_FILE|R~218_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[10]~25 .lut_mask = 16'h3120;
defparam \my_slc|d0|SR2_MUX|output_mux[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N12
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[10]~26 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[10]~26_combout  = (\my_slc|d0|SR2_MUX|output_mux[10]~25_combout ) # ((\my_slc|d0|IR_module|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_module|data_out [4]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[10]~25_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[10]~26 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_MUX|output_mux[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N20
cycloneive_lcell_comb \my_slc|d0|alu|Add0~20 (
// Equation(s):
// \my_slc|d0|alu|Add0~20_combout  = ((\my_slc|d0|SR2_MUX|output_mux[10]~26_combout  $ (\my_slc|d0|REG_FILE|R~214_combout  $ (!\my_slc|d0|alu|Add0~19 )))) # (GND)
// \my_slc|d0|alu|Add0~21  = CARRY((\my_slc|d0|SR2_MUX|output_mux[10]~26_combout  & ((\my_slc|d0|REG_FILE|R~214_combout ) # (!\my_slc|d0|alu|Add0~19 ))) # (!\my_slc|d0|SR2_MUX|output_mux[10]~26_combout  & (\my_slc|d0|REG_FILE|R~214_combout  & 
// !\my_slc|d0|alu|Add0~19 )))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[10]~26_combout ),
	.datab(\my_slc|d0|REG_FILE|R~214_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~19 ),
	.combout(\my_slc|d0|alu|Add0~20_combout ),
	.cout(\my_slc|d0|alu|Add0~21 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~20 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N22
cycloneive_lcell_comb \my_slc|d0|alu|Add0~22 (
// Equation(s):
// \my_slc|d0|alu|Add0~22_combout  = (\my_slc|d0|SR2_MUX|output_mux[11]~28_combout  & ((\my_slc|d0|REG_FILE|R~223_combout  & (\my_slc|d0|alu|Add0~21  & VCC)) # (!\my_slc|d0|REG_FILE|R~223_combout  & (!\my_slc|d0|alu|Add0~21 )))) # 
// (!\my_slc|d0|SR2_MUX|output_mux[11]~28_combout  & ((\my_slc|d0|REG_FILE|R~223_combout  & (!\my_slc|d0|alu|Add0~21 )) # (!\my_slc|d0|REG_FILE|R~223_combout  & ((\my_slc|d0|alu|Add0~21 ) # (GND)))))
// \my_slc|d0|alu|Add0~23  = CARRY((\my_slc|d0|SR2_MUX|output_mux[11]~28_combout  & (!\my_slc|d0|REG_FILE|R~223_combout  & !\my_slc|d0|alu|Add0~21 )) # (!\my_slc|d0|SR2_MUX|output_mux[11]~28_combout  & ((!\my_slc|d0|alu|Add0~21 ) # 
// (!\my_slc|d0|REG_FILE|R~223_combout ))))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[11]~28_combout ),
	.datab(\my_slc|d0|REG_FILE|R~223_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~21 ),
	.combout(\my_slc|d0|alu|Add0~22_combout ),
	.cout(\my_slc|d0|alu|Add0~23 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~22 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N6
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[11]~37 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[11]~37_combout  = (\my_slc|d0|BUS|bus_output[11]~36_combout  & (((\my_slc|d0|alu|ALU_compute_output~59_combout )) # (!\my_slc|d0|BUS|bus_output[9]~1_combout ))) # (!\my_slc|d0|BUS|bus_output[11]~36_combout  & 
// (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|alu|Add0~22_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[11]~36_combout ),
	.datab(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datac(\my_slc|d0|alu|ALU_compute_output~59_combout ),
	.datad(\my_slc|d0|alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[11]~37 .lut_mask = 16'hE6A2;
defparam \my_slc|d0|BUS|bus_output[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N4
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[11]~38 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[11]~38_combout  = (\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [11])) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [11])) # 
// (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|BUS|bus_output[11]~37_combout )))))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|d0|PC_register|data_out [11]),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|BUS|bus_output[11]~37_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[11]~38 .lut_mask = 16'hCDC8;
defparam \my_slc|d0|BUS|bus_output[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N20
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~223_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [11]))

	.dataa(\my_slc|d0|PC_register|data_out [11]),
	.datab(\my_slc|state_controller|WideOr27~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|R~223_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11 .lut_mask = 16'hEE22;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N20
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[10]~20 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[10]~20_combout  = ((\my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10_combout  $ (\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  $ (!\my_slc|d0|alu_address|ALU_ADDR_output[9]~19 )))) # (GND)
// \my_slc|d0|alu_address|ALU_ADDR_output[10]~21  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ) # (!\my_slc|d0|alu_address|ALU_ADDR_output[9]~19 ))) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10_combout  & (\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[9]~19 )))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[9]~19 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[10]~20_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[10]~21 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[10]~20 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N22
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[11]~22 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[11]~22_combout  = (\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & ((\my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[10]~21  & VCC)) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout  & (!\my_slc|d0|alu_address|ALU_ADDR_output[10]~21 )))) # (!\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & ((\my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout  & 
// (!\my_slc|d0|alu_address|ALU_ADDR_output[10]~21 )) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[10]~21 ) # (GND)))))
// \my_slc|d0|alu_address|ALU_ADDR_output[11]~23  = CARRY((\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & (!\my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[10]~21 )) # 
// (!\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & ((!\my_slc|d0|alu_address|ALU_ADDR_output[10]~21 ) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout ))))

	.dataa(\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ),
	.datab(\my_slc|d0|alu_address|addr_1_mux|output_mux[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[10]~21 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[11]~22_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[11]~23 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[11]~22 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N10
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[11]~11 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[11]~11_combout  = (\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[11]~22_combout ))) # (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|BUS|bus_output[11]~38_combout ))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|BUS|bus_output[11]~38_combout ),
	.datad(\my_slc|d0|alu_address|ALU_ADDR_output[11]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[11]~11 .lut_mask = 16'hFA50;
defparam \my_slc|d0|MDR_register|data_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N30
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~12 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~12_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[11]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~12 .lut_mask = 16'h0F00;
defparam \my_slc|d0|IR_module|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N15
dffeas \my_slc|d0|IR_module|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[11] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~269 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~269_combout  = (\my_slc|d0|REG_FILE|R~264_combout  & ((\my_slc|state_controller|State.S_04~q ) # ((\my_slc|d0|IR_module|data_out [10] & \my_slc|d0|IR_module|data_out [11]))))

	.dataa(\my_slc|d0|IR_module|data_out [10]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|IR_module|data_out [11]),
	.datad(\my_slc|d0|REG_FILE|R~264_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~269 .lut_mask = 16'hEC00;
defparam \my_slc|d0|REG_FILE|R~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N5
dffeas \my_slc|d0|REG_FILE|R~127 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~127 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~95feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~95feeder_combout  = \my_slc|d0|MDR_register|data_out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~95feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N25
dffeas \my_slc|d0|REG_FILE|R~95 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~95 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N3
dffeas \my_slc|d0|REG_FILE|R~79 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~79 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N23
dffeas \my_slc|d0|REG_FILE|R~111 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~111 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~243 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~243_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// ((\my_slc|d0|REG_FILE|R~111_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~79_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~79_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~111_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~243 .lut_mask = 16'hFC22;
defparam \my_slc|d0|REG_FILE|R~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~244 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~244_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~243_combout  & (\my_slc|d0|REG_FILE|R~127_q )) # (!\my_slc|d0|REG_FILE|R~243_combout  & ((\my_slc|d0|REG_FILE|R~95_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~243_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~127_q ),
	.datab(\my_slc|d0|REG_FILE|R~95_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datad(\my_slc|d0|REG_FILE|R~243_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~244 .lut_mask = 16'hAFC0;
defparam \my_slc|d0|REG_FILE|R~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N31
dffeas \my_slc|d0|REG_FILE|R~63 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~63 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~47feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~47feeder_combout  = \my_slc|d0|MDR_register|data_out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~47feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N13
dffeas \my_slc|d0|REG_FILE|R~47 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~47 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N7
dffeas \my_slc|d0|REG_FILE|R~15 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~15 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N1
dffeas \my_slc|d0|REG_FILE|R~31 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~31 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~245 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~245_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & 
// ((\my_slc|d0|REG_FILE|R~31_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~15_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~15_q ),
	.datab(\my_slc|d0|REG_FILE|R~31_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~245 .lut_mask = 16'hFC0A;
defparam \my_slc|d0|REG_FILE|R~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~246 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~246_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~245_combout  & (\my_slc|d0|REG_FILE|R~63_q )) # (!\my_slc|d0|REG_FILE|R~245_combout  & ((\my_slc|d0|REG_FILE|R~47_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~245_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~63_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~47_q ),
	.datad(\my_slc|d0|REG_FILE|R~245_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~246 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~247 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~247_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~244_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~246_combout )))

	.dataa(\my_slc|d0|REG_FILE|R~244_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|R~246_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~247 .lut_mask = 16'hAAF0;
defparam \my_slc|d0|REG_FILE|R~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N28
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[14]~46 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[14]~46_combout  = (\my_slc|d0|PC_register|data_out [14] & (\my_slc|d0|PC_register|data_out[13]~45  $ (GND))) # (!\my_slc|d0|PC_register|data_out [14] & (!\my_slc|d0|PC_register|data_out[13]~45  & VCC))
// \my_slc|d0|PC_register|data_out[14]~47  = CARRY((\my_slc|d0|PC_register|data_out [14] & !\my_slc|d0|PC_register|data_out[13]~45 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[13]~45 ),
	.combout(\my_slc|d0|PC_register|data_out[14]~46_combout ),
	.cout(\my_slc|d0|PC_register|data_out[14]~47 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[14]~46 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_register|data_out[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N18
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[12]~19 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[12]~19_combout  = (\my_slc|state_controller|State.S_18~q ) # ((\my_slc|d0|PC_register|data_out[12]~18_combout ) # (\my_slc|button_sync[2]|q~q ))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(gnd),
	.datac(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[12]~19 .lut_mask = 16'hFFFA;
defparam \my_slc|d0|PC_register|data_out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y13_N29
dffeas \my_slc|d0|PC_register|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[14]~46_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[14]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[14] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N30
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[15]~48 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[15]~48_combout  = \my_slc|d0|PC_register|data_out [15] $ (\my_slc|d0|PC_register|data_out[14]~47 )

	.dataa(\my_slc|d0|PC_register|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_slc|d0|PC_register|data_out[14]~47 ),
	.combout(\my_slc|d0|PC_register|data_out[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[15]~48 .lut_mask = 16'h5A5A;
defparam \my_slc|d0|PC_register|data_out[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N31
dffeas \my_slc|d0|PC_register|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[15]~48_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[15]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[15] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N22
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[15]~15 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[15]~15_combout  = (\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|REG_FILE|R~247_combout )) # (!\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|PC_register|data_out [15])))

	.dataa(\my_slc|d0|REG_FILE|R~247_combout ),
	.datab(\my_slc|d0|PC_register|data_out [15]),
	.datac(gnd),
	.datad(\my_slc|state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[15]~15 .lut_mask = 16'hAACC;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N1
dffeas \my_slc|d0|REG_FILE|R~78 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~78 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y15_N31
dffeas \my_slc|d0|REG_FILE|R~110 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~110 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~238 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~238_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~110_q ) # (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~78_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~78_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~110_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~238 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|REG_FILE|R~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N23
dffeas \my_slc|d0|REG_FILE|R~126 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~126 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y15_N5
dffeas \my_slc|d0|REG_FILE|R~94 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~94 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~239 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~239_combout  = (\my_slc|d0|REG_FILE|R~238_combout  & ((\my_slc|d0|REG_FILE|R~126_q ) # ((!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|REG_FILE|R~238_combout  & (((\my_slc|d0|REG_FILE|R~94_q  & 
// \my_slc|d0|SR1_MUX|output_mux[0]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~238_combout ),
	.datab(\my_slc|d0|REG_FILE|R~126_q ),
	.datac(\my_slc|d0|REG_FILE|R~94_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~239 .lut_mask = 16'hD8AA;
defparam \my_slc|d0|REG_FILE|R~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N5
dffeas \my_slc|d0|REG_FILE|R~62 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~62 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N27
dffeas \my_slc|d0|REG_FILE|R~30 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~30 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N17
dffeas \my_slc|d0|REG_FILE|R~14 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~14 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~240 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~240_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & 
// (\my_slc|d0|REG_FILE|R~30_q )) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~14_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~30_q ),
	.datab(\my_slc|d0|REG_FILE|R~14_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~240 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|REG_FILE|R~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N13
dffeas \my_slc|d0|REG_FILE|R~46 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~46 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~241 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~241_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~240_combout  & (\my_slc|d0|REG_FILE|R~62_q )) # (!\my_slc|d0|REG_FILE|R~240_combout  & ((\my_slc|d0|REG_FILE|R~46_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~240_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~62_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~240_combout ),
	.datad(\my_slc|d0|REG_FILE|R~46_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~241 .lut_mask = 16'hBCB0;
defparam \my_slc|d0|REG_FILE|R~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~242 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~242_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~239_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~241_combout )))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|R~239_combout ),
	.datad(\my_slc|d0|REG_FILE|R~241_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~242 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|REG_FILE|R~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N6
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14_combout  = (\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|REG_FILE|R~242_combout )) # (!\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|PC_register|data_out [14])))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr27~combout ),
	.datac(\my_slc|d0|REG_FILE|R~242_combout ),
	.datad(\my_slc|d0|PC_register|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N24
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[12]~24 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[12]~24_combout  = ((\my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12_combout  $ (\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  $ (!\my_slc|d0|alu_address|ALU_ADDR_output[11]~23 )))) # (GND)
// \my_slc|d0|alu_address|ALU_ADDR_output[12]~25  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ) # (!\my_slc|d0|alu_address|ALU_ADDR_output[11]~23 ))) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12_combout  & (\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[11]~23 )))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[11]~23 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[12]~24_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[12]~25 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[12]~24 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N26
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[13]~26 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[13]~26_combout  = (\my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[12]~25  & VCC)) # 
// (!\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & (!\my_slc|d0|alu_address|ALU_ADDR_output[12]~25 )))) # (!\my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13_combout  & ((\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & 
// (!\my_slc|d0|alu_address|ALU_ADDR_output[12]~25 )) # (!\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[12]~25 ) # (GND)))))
// \my_slc|d0|alu_address|ALU_ADDR_output[13]~27  = CARRY((\my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13_combout  & (!\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[12]~25 )) # 
// (!\my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13_combout  & ((!\my_slc|d0|alu_address|ALU_ADDR_output[12]~25 ) # (!\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ))))

	.dataa(\my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13_combout ),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[12]~25 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[13]~26_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[13]~27 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[13]~26 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N28
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[14]~28 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[14]~28_combout  = ((\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  $ (\my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14_combout  $ (!\my_slc|d0|alu_address|ALU_ADDR_output[13]~27 )))) # (GND)
// \my_slc|d0|alu_address|ALU_ADDR_output[14]~29  = CARRY((\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & ((\my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14_combout ) # (!\my_slc|d0|alu_address|ALU_ADDR_output[13]~27 ))) # 
// (!\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  & (\my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14_combout  & !\my_slc|d0|alu_address|ALU_ADDR_output[13]~27 )))

	.dataa(\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ),
	.datab(\my_slc|d0|alu_address|addr_1_mux|output_mux[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[13]~27 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[14]~28_combout ),
	.cout(\my_slc|d0|alu_address|ALU_ADDR_output[14]~29 ));
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[14]~28 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N30
cycloneive_lcell_comb \my_slc|d0|alu_address|ALU_ADDR_output[15]~30 (
// Equation(s):
// \my_slc|d0|alu_address|ALU_ADDR_output[15]~30_combout  = \my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  $ (\my_slc|d0|alu_address|ALU_ADDR_output[14]~29  $ (\my_slc|d0|alu_address|addr_1_mux|output_mux[15]~15_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|alu_address|addr_1_mux|output_mux[15]~15_combout ),
	.cin(\my_slc|d0|alu_address|ALU_ADDR_output[14]~29 ),
	.combout(\my_slc|d0|alu_address|ALU_ADDR_output[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|ALU_ADDR_output[15]~30 .lut_mask = 16'hC33C;
defparam \my_slc|d0|alu_address|ALU_ADDR_output[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N6
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[14]~49 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[14]~49_combout  = (\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_04~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[14]~49 .lut_mask = 16'hFFCC;
defparam \my_slc|d0|BUS|bus_output[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N22
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[15]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[15]~feeder_combout  = \my_slc|d0|MDR_register|data_out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N23
dffeas \my_slc|tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N22
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~32 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~32_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [15])))))

	.dataa(\S[15]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [15]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~32 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N23
dffeas \my_slc|d0|MDR_register|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[15]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N10
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[15]~51 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[15]~51_combout  = (\my_slc|state_controller|State.S_18~q  & (((\my_slc|d0|PC_register|data_out [15])))) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|PC_register|data_out 
// [15]))) # (!\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|MDR_register|data_out [15]))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|d0|MDR_register|data_out [15]),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|d0|PC_register|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[15]~51 .lut_mask = 16'hFE04;
defparam \my_slc|d0|BUS|bus_output[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N24
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[15]~52 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[15]~52_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & (\my_slc|d0|BUS|bus_output[9]~2_combout )) # (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (\my_slc|d0|BUS|bus_output[15]~51_combout )) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & ((!\my_slc|d0|REG_FILE|R~247_combout )))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datab(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datac(\my_slc|d0|BUS|bus_output[15]~51_combout ),
	.datad(\my_slc|d0|REG_FILE|R~247_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[15]~52 .lut_mask = 16'hC8D9;
defparam \my_slc|d0|BUS|bus_output[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~260 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~260_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~111_q )) # 
// (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~79_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~111_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~79_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~260 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|R~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~261 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~261_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~260_combout  & ((\my_slc|d0|REG_FILE|R~127_q ))) # (!\my_slc|d0|REG_FILE|R~260_combout  & (\my_slc|d0|REG_FILE|R~95_q )))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~260_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~95_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~127_q ),
	.datad(\my_slc|d0|REG_FILE|R~260_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~261 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|R~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~262 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~262_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|REG_FILE|R~31_q ) # (\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~15_q  & ((!\my_slc|d0|IR_module|data_out 
// [1]))))

	.dataa(\my_slc|d0|REG_FILE|R~15_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~31_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~262 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|REG_FILE|R~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~263 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~263_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~262_combout  & ((\my_slc|d0|REG_FILE|R~63_q ))) # (!\my_slc|d0|REG_FILE|R~262_combout  & (\my_slc|d0|REG_FILE|R~47_q )))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~262_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~47_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~63_q ),
	.datad(\my_slc|d0|REG_FILE|R~262_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~263 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|R~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N10
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[15]~35 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[15]~35_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~261_combout )) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~263_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~261_combout ),
	.datac(\my_slc|d0|IR_module|data_out [2]),
	.datad(\my_slc|d0|REG_FILE|R~263_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[15]~35 .lut_mask = 16'h4540;
defparam \my_slc|d0|SR2_MUX|output_mux[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N30
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[15]~36 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[15]~36_combout  = (\my_slc|d0|SR2_MUX|output_mux[15]~35_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_module|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [4]),
	.datac(gnd),
	.datad(\my_slc|d0|SR2_MUX|output_mux[15]~35_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[15]~36 .lut_mask = 16'hFF88;
defparam \my_slc|d0|SR2_MUX|output_mux[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~256 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~256_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~110_q )) # 
// (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~78_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~110_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~78_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~256 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|R~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~257 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~257_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~256_combout  & ((\my_slc|d0|REG_FILE|R~126_q ))) # (!\my_slc|d0|REG_FILE|R~256_combout  & (\my_slc|d0|REG_FILE|R~94_q )))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~256_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~94_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~126_q ),
	.datad(\my_slc|d0|REG_FILE|R~256_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~257 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|R~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~258 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~258_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~30_q )) # 
// (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~14_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~30_q ),
	.datab(\my_slc|d0|REG_FILE|R~14_q ),
	.datac(\my_slc|d0|IR_module|data_out [1]),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~258 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|REG_FILE|R~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~259 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~259_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~258_combout  & (\my_slc|d0|REG_FILE|R~62_q )) # (!\my_slc|d0|REG_FILE|R~258_combout  & ((\my_slc|d0|REG_FILE|R~46_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~258_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [1]),
	.datab(\my_slc|d0|REG_FILE|R~62_q ),
	.datac(\my_slc|d0|REG_FILE|R~46_q ),
	.datad(\my_slc|d0|REG_FILE|R~258_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~259 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|R~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N30
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[14]~33 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[14]~33_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~257_combout )) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~259_combout )))))

	.dataa(\my_slc|d0|IR_module|data_out [2]),
	.datab(\my_slc|d0|REG_FILE|R~257_combout ),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|REG_FILE|R~259_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[14]~33 .lut_mask = 16'h0D08;
defparam \my_slc|d0|SR2_MUX|output_mux[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N24
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[14]~34 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[14]~34_combout  = (\my_slc|d0|SR2_MUX|output_mux[14]~33_combout ) # ((\my_slc|d0|IR_module|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_module|data_out [4]),
	.datac(\my_slc|d0|SR2_MUX|output_mux[14]~33_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[14]~34 .lut_mask = 16'hFCF0;
defparam \my_slc|d0|SR2_MUX|output_mux[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N19
dffeas \my_slc|d0|REG_FILE|R~45 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~45 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N9
dffeas \my_slc|d0|REG_FILE|R~61 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~61 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N13
dffeas \my_slc|d0|REG_FILE|R~13 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~13 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N23
dffeas \my_slc|d0|REG_FILE|R~29 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~29 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~235 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~235_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & 
// ((\my_slc|d0|REG_FILE|R~29_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~13_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~13_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~29_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~235 .lut_mask = 16'hFC22;
defparam \my_slc|d0|REG_FILE|R~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~236 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~236_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~235_combout  & ((\my_slc|d0|REG_FILE|R~61_q ))) # (!\my_slc|d0|REG_FILE|R~235_combout  & (\my_slc|d0|REG_FILE|R~45_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~235_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|R~45_q ),
	.datac(\my_slc|d0|REG_FILE|R~61_q ),
	.datad(\my_slc|d0|REG_FILE|R~235_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~236 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~93feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~93feeder_combout  = \my_slc|d0|MDR_register|data_out[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~93feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N15
dffeas \my_slc|d0|REG_FILE|R~93 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~93 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N9
dffeas \my_slc|d0|REG_FILE|R~125 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~125 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N19
dffeas \my_slc|d0|REG_FILE|R~77 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~77 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y15_N19
dffeas \my_slc|d0|REG_FILE|R~109 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~109 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~233 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~233_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~109_q ) # (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~77_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~77_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~109_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~233 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|REG_FILE|R~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~234 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~234_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~233_combout  & ((\my_slc|d0|REG_FILE|R~125_q ))) # (!\my_slc|d0|REG_FILE|R~233_combout  & (\my_slc|d0|REG_FILE|R~93_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~233_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|R~93_q ),
	.datac(\my_slc|d0|REG_FILE|R~125_q ),
	.datad(\my_slc|d0|REG_FILE|R~233_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~234 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~237 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~237_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~234_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~236_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~236_combout ),
	.datad(\my_slc|d0|REG_FILE|R~234_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~237 .lut_mask = 16'hFC30;
defparam \my_slc|d0|REG_FILE|R~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~254 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~254_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~29_q ) # ((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|REG_FILE|R~13_q  & !\my_slc|d0|IR_module|data_out 
// [1]))))

	.dataa(\my_slc|d0|REG_FILE|R~29_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~13_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~254 .lut_mask = 16'hCCB8;
defparam \my_slc|d0|REG_FILE|R~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~255 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~255_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~254_combout  & (\my_slc|d0|REG_FILE|R~61_q )) # (!\my_slc|d0|REG_FILE|R~254_combout  & ((\my_slc|d0|REG_FILE|R~45_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~254_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~61_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~45_q ),
	.datad(\my_slc|d0|REG_FILE|R~254_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~255 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~252 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~252_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~109_q )) # 
// (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~77_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~109_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~77_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~252 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|R~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~253 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~253_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~252_combout  & ((\my_slc|d0|REG_FILE|R~125_q ))) # (!\my_slc|d0|REG_FILE|R~252_combout  & (\my_slc|d0|REG_FILE|R~93_q )))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~252_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~93_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~125_q ),
	.datad(\my_slc|d0|REG_FILE|R~252_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~253 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|R~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N2
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[13]~31 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[13]~31_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~253_combout ))) # (!\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~255_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~255_combout ),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|IR_module|data_out [2]),
	.datad(\my_slc|d0|REG_FILE|R~253_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[13]~31 .lut_mask = 16'h3202;
defparam \my_slc|d0|SR2_MUX|output_mux[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N0
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[13]~32 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[13]~32_combout  = (\my_slc|d0|SR2_MUX|output_mux[13]~31_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_module|data_out [4]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|IR_module|data_out [4]),
	.datad(\my_slc|d0|SR2_MUX|output_mux[13]~31_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[13]~32 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_MUX|output_mux[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N29
dffeas \my_slc|d0|REG_FILE|R~92 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~265_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~92 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N29
dffeas \my_slc|d0|REG_FILE|R~124 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~269_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~124 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~108feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|R~108feeder_combout  = \my_slc|d0|MDR_register|data_out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~108feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|R~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N27
dffeas \my_slc|d0|REG_FILE|R~108 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|R~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~267_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~108 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N7
dffeas \my_slc|d0|REG_FILE|R~76 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~268_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~76 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~248 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~248_combout  = (\my_slc|d0|IR_module|data_out [0] & (((\my_slc|d0|IR_module|data_out [1])))) # (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|IR_module|data_out [1] & (\my_slc|d0|REG_FILE|R~108_q )) # 
// (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~76_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~108_q ),
	.datab(\my_slc|d0|IR_module|data_out [0]),
	.datac(\my_slc|d0|REG_FILE|R~76_q ),
	.datad(\my_slc|d0|IR_module|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~248 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|R~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~249 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~249_combout  = (\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~248_combout  & ((\my_slc|d0|REG_FILE|R~124_q ))) # (!\my_slc|d0|REG_FILE|R~248_combout  & (\my_slc|d0|REG_FILE|R~92_q )))) # (!\my_slc|d0|IR_module|data_out 
// [0] & (((\my_slc|d0|REG_FILE|R~248_combout ))))

	.dataa(\my_slc|d0|IR_module|data_out [0]),
	.datab(\my_slc|d0|REG_FILE|R~92_q ),
	.datac(\my_slc|d0|REG_FILE|R~124_q ),
	.datad(\my_slc|d0|REG_FILE|R~248_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~249 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|R~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N5
dffeas \my_slc|d0|REG_FILE|R~60 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|R~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~60 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N29
dffeas \my_slc|d0|REG_FILE|R~44 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~270_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~44 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y14_N25
dffeas \my_slc|d0|REG_FILE|R~28 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~271_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~28 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N5
dffeas \my_slc|d0|REG_FILE|R~12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|R~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|R~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~12 .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|R~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~250 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~250_combout  = (\my_slc|d0|IR_module|data_out [1] & (((\my_slc|d0|IR_module|data_out [0])))) # (!\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|IR_module|data_out [0] & (\my_slc|d0|REG_FILE|R~28_q )) # 
// (!\my_slc|d0|IR_module|data_out [0] & ((\my_slc|d0|REG_FILE|R~12_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~28_q ),
	.datab(\my_slc|d0|REG_FILE|R~12_q ),
	.datac(\my_slc|d0|IR_module|data_out [1]),
	.datad(\my_slc|d0|IR_module|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~250 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|REG_FILE|R~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~251 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~251_combout  = (\my_slc|d0|IR_module|data_out [1] & ((\my_slc|d0|REG_FILE|R~250_combout  & (\my_slc|d0|REG_FILE|R~60_q )) # (!\my_slc|d0|REG_FILE|R~250_combout  & ((\my_slc|d0|REG_FILE|R~44_q ))))) # (!\my_slc|d0|IR_module|data_out 
// [1] & (((\my_slc|d0|REG_FILE|R~250_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~60_q ),
	.datab(\my_slc|d0|IR_module|data_out [1]),
	.datac(\my_slc|d0|REG_FILE|R~44_q ),
	.datad(\my_slc|d0|REG_FILE|R~250_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~251 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N28
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[12]~29 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[12]~29_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_module|data_out [2] & (\my_slc|d0|REG_FILE|R~249_combout )) # (!\my_slc|d0|IR_module|data_out [2] & ((\my_slc|d0|REG_FILE|R~251_combout )))))

	.dataa(\my_slc|d0|IR_module|data_out [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~249_combout ),
	.datad(\my_slc|d0|REG_FILE|R~251_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[12]~29 .lut_mask = 16'h3120;
defparam \my_slc|d0|SR2_MUX|output_mux[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N30
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|output_mux[12]~30 (
// Equation(s):
// \my_slc|d0|SR2_MUX|output_mux[12]~30_combout  = (\my_slc|d0|SR2_MUX|output_mux[12]~29_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_module|data_out [4]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|IR_module|data_out [4]),
	.datad(\my_slc|d0|SR2_MUX|output_mux[12]~29_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|output_mux[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|output_mux[12]~30 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_MUX|output_mux[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~230 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~230_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~28_q ) # (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~12_q  & 
// ((!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~12_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~28_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~230 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|REG_FILE|R~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~231 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~231_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~230_combout  & ((\my_slc|d0|REG_FILE|R~60_q ))) # (!\my_slc|d0|REG_FILE|R~230_combout  & (\my_slc|d0|REG_FILE|R~44_q )))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|REG_FILE|R~230_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~44_q ),
	.datab(\my_slc|d0|REG_FILE|R~60_q ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datad(\my_slc|d0|REG_FILE|R~230_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~231 .lut_mask = 16'hCFA0;
defparam \my_slc|d0|REG_FILE|R~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~228 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~228_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// (\my_slc|d0|REG_FILE|R~108_q )) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|REG_FILE|R~76_q )))))

	.dataa(\my_slc|d0|REG_FILE|R~108_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~76_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~228 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|R~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~229 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~229_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~228_combout  & (\my_slc|d0|REG_FILE|R~124_q )) # (!\my_slc|d0|REG_FILE|R~228_combout  & ((\my_slc|d0|REG_FILE|R~92_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~228_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~124_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~92_q ),
	.datad(\my_slc|d0|REG_FILE|R~228_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~229 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~232 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~232_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~229_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~231_combout ))

	.dataa(\my_slc|d0|REG_FILE|R~231_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~232 .lut_mask = 16'hE2E2;
defparam \my_slc|d0|REG_FILE|R~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N24
cycloneive_lcell_comb \my_slc|d0|alu|Add0~24 (
// Equation(s):
// \my_slc|d0|alu|Add0~24_combout  = ((\my_slc|d0|SR2_MUX|output_mux[12]~30_combout  $ (\my_slc|d0|REG_FILE|R~232_combout  $ (!\my_slc|d0|alu|Add0~23 )))) # (GND)
// \my_slc|d0|alu|Add0~25  = CARRY((\my_slc|d0|SR2_MUX|output_mux[12]~30_combout  & ((\my_slc|d0|REG_FILE|R~232_combout ) # (!\my_slc|d0|alu|Add0~23 ))) # (!\my_slc|d0|SR2_MUX|output_mux[12]~30_combout  & (\my_slc|d0|REG_FILE|R~232_combout  & 
// !\my_slc|d0|alu|Add0~23 )))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[12]~30_combout ),
	.datab(\my_slc|d0|REG_FILE|R~232_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~23 ),
	.combout(\my_slc|d0|alu|Add0~24_combout ),
	.cout(\my_slc|d0|alu|Add0~25 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~24 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N26
cycloneive_lcell_comb \my_slc|d0|alu|Add0~26 (
// Equation(s):
// \my_slc|d0|alu|Add0~26_combout  = (\my_slc|d0|REG_FILE|R~237_combout  & ((\my_slc|d0|SR2_MUX|output_mux[13]~32_combout  & (\my_slc|d0|alu|Add0~25  & VCC)) # (!\my_slc|d0|SR2_MUX|output_mux[13]~32_combout  & (!\my_slc|d0|alu|Add0~25 )))) # 
// (!\my_slc|d0|REG_FILE|R~237_combout  & ((\my_slc|d0|SR2_MUX|output_mux[13]~32_combout  & (!\my_slc|d0|alu|Add0~25 )) # (!\my_slc|d0|SR2_MUX|output_mux[13]~32_combout  & ((\my_slc|d0|alu|Add0~25 ) # (GND)))))
// \my_slc|d0|alu|Add0~27  = CARRY((\my_slc|d0|REG_FILE|R~237_combout  & (!\my_slc|d0|SR2_MUX|output_mux[13]~32_combout  & !\my_slc|d0|alu|Add0~25 )) # (!\my_slc|d0|REG_FILE|R~237_combout  & ((!\my_slc|d0|alu|Add0~25 ) # 
// (!\my_slc|d0|SR2_MUX|output_mux[13]~32_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~237_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[13]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~25 ),
	.combout(\my_slc|d0|alu|Add0~26_combout ),
	.cout(\my_slc|d0|alu|Add0~27 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~26 .lut_mask = 16'h9617;
defparam \my_slc|d0|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N28
cycloneive_lcell_comb \my_slc|d0|alu|Add0~28 (
// Equation(s):
// \my_slc|d0|alu|Add0~28_combout  = ((\my_slc|d0|REG_FILE|R~242_combout  $ (\my_slc|d0|SR2_MUX|output_mux[14]~34_combout  $ (!\my_slc|d0|alu|Add0~27 )))) # (GND)
// \my_slc|d0|alu|Add0~29  = CARRY((\my_slc|d0|REG_FILE|R~242_combout  & ((\my_slc|d0|SR2_MUX|output_mux[14]~34_combout ) # (!\my_slc|d0|alu|Add0~27 ))) # (!\my_slc|d0|REG_FILE|R~242_combout  & (\my_slc|d0|SR2_MUX|output_mux[14]~34_combout  & 
// !\my_slc|d0|alu|Add0~27 )))

	.dataa(\my_slc|d0|REG_FILE|R~242_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[14]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|alu|Add0~27 ),
	.combout(\my_slc|d0|alu|Add0~28_combout ),
	.cout(\my_slc|d0|alu|Add0~29 ));
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~28 .lut_mask = 16'h698E;
defparam \my_slc|d0|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N30
cycloneive_lcell_comb \my_slc|d0|alu|Add0~30 (
// Equation(s):
// \my_slc|d0|alu|Add0~30_combout  = \my_slc|d0|SR2_MUX|output_mux[15]~36_combout  $ (\my_slc|d0|alu|Add0~29  $ (\my_slc|d0|REG_FILE|R~247_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR2_MUX|output_mux[15]~36_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|R~247_combout ),
	.cin(\my_slc|d0|alu|Add0~29 ),
	.combout(\my_slc|d0|alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|Add0~30 .lut_mask = 16'hC33C;
defparam \my_slc|d0|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N14
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[15]~53 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[15]~53_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & (((\my_slc|d0|SR2_MUX|output_mux[15]~36_combout  & \my_slc|d0|REG_FILE|R~247_combout )) # (!\my_slc|d0|BUS|bus_output[15]~52_combout ))) # 
// (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (((\my_slc|d0|BUS|bus_output[15]~52_combout ))))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[15]~36_combout ),
	.datab(\my_slc|d0|REG_FILE|R~247_combout ),
	.datac(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datad(\my_slc|d0|BUS|bus_output[15]~52_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[15]~53 .lut_mask = 16'h8FF0;
defparam \my_slc|d0|BUS|bus_output[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N0
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[15]~54 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[15]~54_combout  = (\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|BUS|bus_output[15]~51_combout )) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & 
// (\my_slc|d0|BUS|bus_output[15]~51_combout )) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|BUS|bus_output[15]~53_combout )))))

	.dataa(\my_slc|d0|BUS|bus_output[15]~51_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|BUS|bus_output[15]~53_combout ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[15]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[15]~54 .lut_mask = 16'hAAB8;
defparam \my_slc|d0|BUS|bus_output[15]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N6
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[15]~55 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[15]~55_combout  = (\my_slc|d0|BUS|bus_output[15]~54_combout  & ((\my_slc|d0|BUS|bus_output[14]~49_combout ) # ((\my_slc|d0|BUS|bus_output[15]~52_combout ) # (\my_slc|d0|alu|Add0~30_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[14]~49_combout ),
	.datab(\my_slc|d0|BUS|bus_output[15]~52_combout ),
	.datac(\my_slc|d0|alu|Add0~30_combout ),
	.datad(\my_slc|d0|BUS|bus_output[15]~54_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[15]~55 .lut_mask = 16'hFE00;
defparam \my_slc|d0|BUS|bus_output[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N30
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[15]~15 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[15]~15_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[15]~30_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[15]~55_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|alu_address|ALU_ADDR_output[15]~30_combout ),
	.datad(\my_slc|d0|BUS|bus_output[15]~55_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[15]~15 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|MDR_register|data_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N12
cycloneive_lcell_comb \my_slc|d0|MAR_register|data_out~4 (
// Equation(s):
// \my_slc|d0|MAR_register|data_out~4_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[15]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_register|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out~4 .lut_mask = 16'h0F00;
defparam \my_slc|d0|MAR_register|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N13
dffeas \my_slc|d0|IR_module|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_register|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[15] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N2
cycloneive_lcell_comb \my_slc|state_controller|State~46 (
// Equation(s):
// \my_slc|state_controller|State~46_combout  = (\my_slc|d0|IR_module|data_out [12] & (\my_slc|state_controller|State~43_combout  & (\my_slc|d0|IR_module|data_out [14] & !\my_slc|d0|IR_module|data_out [15])))

	.dataa(\my_slc|d0|IR_module|data_out [12]),
	.datab(\my_slc|state_controller|State~43_combout ),
	.datac(\my_slc|d0|IR_module|data_out [14]),
	.datad(\my_slc|d0|IR_module|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~46 .lut_mask = 16'h0080;
defparam \my_slc|state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N3
dffeas \my_slc|state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_05 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N2
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[9]~1 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[9]~1_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|state_controller|State.S_05~q ) # (\my_slc|state_controller|State.S_01~q )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(\my_slc|state_controller|State.S_01~q ),
	.datad(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[9]~1 .lut_mask = 16'hFC00;
defparam \my_slc|d0|BUS|bus_output[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N28
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[8]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[8]~feeder_combout  = \my_slc|d0|MDR_register|data_out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N29
dffeas \my_slc|tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N28
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~25 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~25_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [8])))))

	.dataa(\S[8]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [8]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~25 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N29
dffeas \my_slc|d0|MDR_register|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[8]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N26
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[8]~27 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[8]~27_combout  = (\my_slc|d0|BUS|bus_output[9]~2_combout  & ((\my_slc|d0|MDR_register|data_out [8]) # ((\my_slc|d0|BUS|bus_output[9]~0_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (((!\my_slc|d0|BUS|bus_output[9]~0_combout  & !\my_slc|d0|REG_FILE|R~196_combout ))))

	.dataa(\my_slc|d0|MDR_register|data_out [8]),
	.datab(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datac(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datad(\my_slc|d0|REG_FILE|R~196_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[8]~27 .lut_mask = 16'hC8CB;
defparam \my_slc|d0|BUS|bus_output[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N24
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~56 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~56_combout  = (\my_slc|d0|SR2_MUX|output_mux[8]~22_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~193_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// ((\my_slc|d0|REG_FILE|R~195_combout )))))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[8]~22_combout ),
	.datab(\my_slc|d0|REG_FILE|R~193_combout ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|R~195_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~56 .lut_mask = 16'h8A80;
defparam \my_slc|d0|alu|ALU_compute_output~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N12
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[8]~28 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[8]~28_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|BUS|bus_output[8]~27_combout  & ((\my_slc|d0|alu|ALU_compute_output~56_combout ))) # (!\my_slc|d0|BUS|bus_output[8]~27_combout  & 
// (\my_slc|d0|alu|Add0~16_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (\my_slc|d0|BUS|bus_output[8]~27_combout ))

	.dataa(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datab(\my_slc|d0|BUS|bus_output[8]~27_combout ),
	.datac(\my_slc|d0|alu|Add0~16_combout ),
	.datad(\my_slc|d0|alu|ALU_compute_output~56_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[8]~28 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS|bus_output[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N26
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[8]~29 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[8]~29_combout  = (\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [8])) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [8])) # 
// (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|BUS|bus_output[8]~28_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [8]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|BUS|bus_output[8]~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[8]~29 .lut_mask = 16'hABA8;
defparam \my_slc|d0|BUS|bus_output[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N28
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[8]~8 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[8]~8_combout  = (\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|alu_address|ALU_ADDR_output[8]~16_combout ))) # (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|BUS|bus_output[8]~29_combout ))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|BUS|bus_output[8]~29_combout ),
	.datad(\my_slc|d0|alu_address|ALU_ADDR_output[8]~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[8]~8 .lut_mask = 16'hFA50;
defparam \my_slc|d0|MDR_register|data_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N0
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~9 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~9_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[8]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~9 .lut_mask = 16'h0F00;
defparam \my_slc|d0|IR_module|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N9
dffeas \my_slc|d0|IR_module|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[8] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N16
cycloneive_lcell_comb \my_slc|d0|SR1_MUX|output_mux[2]~2 (
// Equation(s):
// \my_slc|d0|SR1_MUX|output_mux[2]~2_combout  = (\my_slc|state_controller|State.S_23~q  & ((\my_slc|d0|IR_module|data_out [11]))) # (!\my_slc|state_controller|State.S_23~q  & (\my_slc|d0|IR_module|data_out [8]))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|d0|IR_module|data_out [8]),
	.datac(\my_slc|d0|IR_module|data_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_MUX|output_mux[2]~2 .lut_mask = 16'hE4E4;
defparam \my_slc|d0|SR1_MUX|output_mux[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~212 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~212_combout  = (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & ((\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & 
// ((\my_slc|d0|REG_FILE|R~26_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (\my_slc|d0|REG_FILE|R~10_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~10_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~26_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~212 .lut_mask = 16'hFC22;
defparam \my_slc|d0|REG_FILE|R~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~213 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~213_combout  = (\my_slc|d0|REG_FILE|R~212_combout  & (((\my_slc|d0|REG_FILE|R~58_q )) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ))) # (!\my_slc|d0|REG_FILE|R~212_combout  & (\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// ((\my_slc|d0|REG_FILE|R~42_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~212_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|R~58_q ),
	.datad(\my_slc|d0|REG_FILE|R~42_q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~213 .lut_mask = 16'hE6A2;
defparam \my_slc|d0|REG_FILE|R~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~210 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~210_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & 
// ((\my_slc|d0|REG_FILE|R~106_q ))) # (!\my_slc|d0|SR1_MUX|output_mux[1]~1_combout  & (\my_slc|d0|REG_FILE|R~74_q ))))

	.dataa(\my_slc|d0|REG_FILE|R~74_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~106_q ),
	.datad(\my_slc|d0|SR1_MUX|output_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~210 .lut_mask = 16'hFC22;
defparam \my_slc|d0|REG_FILE|R~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~211 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~211_combout  = (\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & ((\my_slc|d0|REG_FILE|R~210_combout  & (\my_slc|d0|REG_FILE|R~122_q )) # (!\my_slc|d0|REG_FILE|R~210_combout  & ((\my_slc|d0|REG_FILE|R~90_q ))))) # 
// (!\my_slc|d0|SR1_MUX|output_mux[0]~0_combout  & (((\my_slc|d0|REG_FILE|R~210_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~122_q ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|R~90_q ),
	.datad(\my_slc|d0|REG_FILE|R~210_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~211 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|R~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|R~214 (
// Equation(s):
// \my_slc|d0|REG_FILE|R~214_combout  = (\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~211_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~213_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~213_combout ),
	.datad(\my_slc|d0|REG_FILE|R~211_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|R~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|R~214 .lut_mask = 16'hFC30;
defparam \my_slc|d0|REG_FILE|R~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N28
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~214_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [10]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr27~combout ),
	.datac(\my_slc|d0|PC_register|data_out [10]),
	.datad(\my_slc|d0|REG_FILE|R~214_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10 .lut_mask = 16'hFC30;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N4
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[10]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[10]~feeder_combout  = \my_slc|d0|MDR_register|data_out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N13
dffeas \my_slc|tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N12
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~27 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~27_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[10]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [10]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [10]),
	.datad(\S[10]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~27 .lut_mask = 16'h3210;
defparam \my_slc|d0|MDR_register|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N5
dffeas \my_slc|d0|MDR_register|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[10]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N20
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[10]~33 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[10]~33_combout  = (\my_slc|d0|BUS|bus_output[9]~2_combout  & ((\my_slc|d0|BUS|bus_output[9]~0_combout ) # ((\my_slc|d0|MDR_register|data_out [10])))) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((!\my_slc|d0|REG_FILE|R~214_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datab(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datac(\my_slc|d0|MDR_register|data_out [10]),
	.datad(\my_slc|d0|REG_FILE|R~214_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[10]~33 .lut_mask = 16'hA8B9;
defparam \my_slc|d0|BUS|bus_output[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N22
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~58 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~58_combout  = (\my_slc|d0|SR2_MUX|output_mux[10]~26_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~211_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// ((\my_slc|d0|REG_FILE|R~213_combout )))))

	.dataa(\my_slc|d0|REG_FILE|R~211_combout ),
	.datab(\my_slc|d0|REG_FILE|R~213_combout ),
	.datac(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datad(\my_slc|d0|SR2_MUX|output_mux[10]~26_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~58 .lut_mask = 16'hAC00;
defparam \my_slc|d0|alu|ALU_compute_output~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N2
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[10]~34 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[10]~34_combout  = (\my_slc|d0|BUS|bus_output[10]~33_combout  & (((\my_slc|d0|alu|ALU_compute_output~58_combout )) # (!\my_slc|d0|BUS|bus_output[9]~1_combout ))) # (!\my_slc|d0|BUS|bus_output[10]~33_combout  & 
// (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|alu|Add0~20_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[10]~33_combout ),
	.datab(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datac(\my_slc|d0|alu|ALU_compute_output~58_combout ),
	.datad(\my_slc|d0|alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[10]~34 .lut_mask = 16'hE6A2;
defparam \my_slc|d0|BUS|bus_output[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N20
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[10]~35 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[10]~35_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [10])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [10])) # 
// (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|BUS|bus_output[10]~34_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [10]),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|d0|BUS|bus_output[10]~34_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[10]~35 .lut_mask = 16'hABA8;
defparam \my_slc|d0|BUS|bus_output[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N16
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[10]~10 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[10]~10_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[10]~20_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[10]~35_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|alu_address|ALU_ADDR_output[10]~20_combout ),
	.datac(\my_slc|state_controller|WideOr24~combout ),
	.datad(\my_slc|d0|BUS|bus_output[10]~35_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[10]~10 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|MDR_register|data_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N8
cycloneive_lcell_comb \my_slc|d0|IR_module|data_out~11 (
// Equation(s):
// \my_slc|d0|IR_module|data_out~11_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[10]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_module|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out~11 .lut_mask = 16'h0F00;
defparam \my_slc|d0|IR_module|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N21
dffeas \my_slc|d0|IR_module|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|IR_module|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[10] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N22
cycloneive_lcell_comb \my_slc|d0|ben_module|logic_low_module|Equal0~3 (
// Equation(s):
// \my_slc|d0|ben_module|logic_low_module|Equal0~3_combout  = (\my_slc|d0|MDR_register|data_out[11]~11_combout ) # ((\my_slc|d0|MDR_register|data_out[8]~8_combout ) # ((\my_slc|d0|MDR_register|data_out[10]~10_combout ) # 
// (\my_slc|d0|MDR_register|data_out[9]~9_combout )))

	.dataa(\my_slc|d0|MDR_register|data_out[11]~11_combout ),
	.datab(\my_slc|d0|MDR_register|data_out[8]~8_combout ),
	.datac(\my_slc|d0|MDR_register|data_out[10]~10_combout ),
	.datad(\my_slc|d0|MDR_register|data_out[9]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|logic_low_module|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~3 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N10
cycloneive_lcell_comb \my_slc|d0|ben_module|nzp_module|nzp~1 (
// Equation(s):
// \my_slc|d0|ben_module|nzp_module|nzp~1_combout  = (!\my_slc|button_sync[2]|q~q  & ((\my_slc|state_controller|WideOr24~combout  & (!\my_slc|d0|alu_address|ALU_ADDR_output[15]~30_combout )) # (!\my_slc|state_controller|WideOr24~combout  & 
// ((!\my_slc|d0|BUS|bus_output[15]~55_combout )))))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(\my_slc|d0|alu_address|ALU_ADDR_output[15]~30_combout ),
	.datad(\my_slc|d0|BUS|bus_output[15]~55_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|nzp_module|nzp~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|nzp_module|nzp~1 .lut_mask = 16'h0213;
defparam \my_slc|d0|ben_module|nzp_module|nzp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N8
cycloneive_lcell_comb \my_slc|d0|ben_module|logic_low_module|Equal0~1 (
// Equation(s):
// \my_slc|d0|ben_module|logic_low_module|Equal0~1_combout  = (\my_slc|d0|MDR_register|data_out[4]~4_combout ) # (\my_slc|d0|MDR_register|data_out[5]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out[4]~4_combout ),
	.datad(\my_slc|d0|MDR_register|data_out[5]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|logic_low_module|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~1 .lut_mask = 16'hFFF0;
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N6
cycloneive_lcell_comb \my_slc|d0|ben_module|logic_low_module|Equal0~0 (
// Equation(s):
// \my_slc|d0|ben_module|logic_low_module|Equal0~0_combout  = (\my_slc|d0|MDR_register|data_out[2]~2_combout ) # ((\my_slc|d0|MDR_register|data_out[3]~3_combout ) # ((\my_slc|d0|MDR_register|data_out[0]~0_combout ) # 
// (\my_slc|d0|MDR_register|data_out[1]~1_combout )))

	.dataa(\my_slc|d0|MDR_register|data_out[2]~2_combout ),
	.datab(\my_slc|d0|MDR_register|data_out[3]~3_combout ),
	.datac(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.datad(\my_slc|d0|MDR_register|data_out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|logic_low_module|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~0 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N22
cycloneive_lcell_comb \my_slc|d0|ben_module|logic_low_module|Equal0~2 (
// Equation(s):
// \my_slc|d0|ben_module|logic_low_module|Equal0~2_combout  = (\my_slc|d0|MDR_register|data_out[7]~7_combout ) # ((\my_slc|d0|MDR_register|data_out[6]~6_combout ) # ((\my_slc|d0|ben_module|logic_low_module|Equal0~1_combout ) # 
// (\my_slc|d0|ben_module|logic_low_module|Equal0~0_combout )))

	.dataa(\my_slc|d0|MDR_register|data_out[7]~7_combout ),
	.datab(\my_slc|d0|MDR_register|data_out[6]~6_combout ),
	.datac(\my_slc|d0|ben_module|logic_low_module|Equal0~1_combout ),
	.datad(\my_slc|d0|ben_module|logic_low_module|Equal0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|logic_low_module|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~2 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N16
cycloneive_lcell_comb \my_slc|d0|ben_module|logic_low_module|Equal0~4 (
// Equation(s):
// \my_slc|d0|ben_module|logic_low_module|Equal0~4_combout  = (\my_slc|d0|MDR_register|data_out[15]~15_combout ) # ((\my_slc|d0|MDR_register|data_out[13]~13_combout ) # ((\my_slc|d0|MDR_register|data_out[14]~14_combout ) # 
// (\my_slc|d0|MDR_register|data_out[12]~12_combout )))

	.dataa(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.datab(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.datac(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.datad(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|logic_low_module|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~4 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|ben_module|logic_low_module|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N18
cycloneive_lcell_comb \my_slc|d0|ben_module|nzp_module|nzp~2 (
// Equation(s):
// \my_slc|d0|ben_module|nzp_module|nzp~2_combout  = (!\my_slc|d0|ben_module|logic_low_module|Equal0~3_combout  & (\my_slc|d0|ben_module|nzp_module|nzp~1_combout  & (!\my_slc|d0|ben_module|logic_low_module|Equal0~2_combout  & 
// !\my_slc|d0|ben_module|logic_low_module|Equal0~4_combout )))

	.dataa(\my_slc|d0|ben_module|logic_low_module|Equal0~3_combout ),
	.datab(\my_slc|d0|ben_module|nzp_module|nzp~1_combout ),
	.datac(\my_slc|d0|ben_module|logic_low_module|Equal0~2_combout ),
	.datad(\my_slc|d0|ben_module|logic_low_module|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|nzp_module|nzp~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|nzp_module|nzp~2 .lut_mask = 16'h0004;
defparam \my_slc|d0|ben_module|nzp_module|nzp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N12
cycloneive_lcell_comb \my_slc|d0|ben_module|nzp_module|nzp[0]~3 (
// Equation(s):
// \my_slc|d0|ben_module|nzp_module|nzp[0]~3_combout  = (\my_slc|button_sync[2]|q~q ) # (!\my_slc|state_controller|WideOr26~0_combout )

	.dataa(\my_slc|button_sync[2]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|nzp_module|nzp[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|nzp_module|nzp[0]~3 .lut_mask = 16'hAAFF;
defparam \my_slc|d0|ben_module|nzp_module|nzp[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N19
dffeas \my_slc|d0|ben_module|nzp_module|nzp[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|ben_module|nzp_module|nzp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|ben_module|nzp_module|nzp[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|ben_module|nzp_module|nzp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|ben_module|nzp_module|nzp[1] .is_wysiwyg = "true";
defparam \my_slc|d0|ben_module|nzp_module|nzp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N18
cycloneive_lcell_comb \my_slc|d0|ben_module|nzp_module|nzp~0 (
// Equation(s):
// \my_slc|d0|ben_module|nzp_module|nzp~0_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|ben_module|nzp_module|nzp [2])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|MDR_register|data_out[15]~15_combout )))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|ben_module|nzp_module|nzp [2]),
	.datad(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|nzp_module|nzp~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|nzp_module|nzp~0 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|ben_module|nzp_module|nzp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N19
dffeas \my_slc|d0|ben_module|nzp_module|nzp[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|ben_module|nzp_module|nzp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|ben_module|nzp_module|nzp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|ben_module|nzp_module|nzp[2] .is_wysiwyg = "true";
defparam \my_slc|d0|ben_module|nzp_module|nzp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N0
cycloneive_lcell_comb \my_slc|d0|ben_module|ben_register_module|ben_output~0 (
// Equation(s):
// \my_slc|d0|ben_module|ben_register_module|ben_output~0_combout  = (\my_slc|d0|IR_module|data_out [10] & ((\my_slc|d0|ben_module|nzp_module|nzp [1]) # ((\my_slc|d0|IR_module|data_out [11] & \my_slc|d0|ben_module|nzp_module|nzp [2])))) # 
// (!\my_slc|d0|IR_module|data_out [10] & (\my_slc|d0|IR_module|data_out [11] & ((\my_slc|d0|ben_module|nzp_module|nzp [2]))))

	.dataa(\my_slc|d0|IR_module|data_out [10]),
	.datab(\my_slc|d0|IR_module|data_out [11]),
	.datac(\my_slc|d0|ben_module|nzp_module|nzp [1]),
	.datad(\my_slc|d0|ben_module|nzp_module|nzp [2]),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|ben_register_module|ben_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|ben_register_module|ben_output~0 .lut_mask = 16'hECA0;
defparam \my_slc|d0|ben_module|ben_register_module|ben_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N28
cycloneive_lcell_comb \my_slc|d0|ben_module|nzp_module|nzp~4 (
// Equation(s):
// \my_slc|d0|ben_module|nzp_module|nzp~4_combout  = (\my_slc|d0|MDR_register|data_out[14]~14_combout ) # ((\my_slc|d0|MDR_register|data_out[13]~13_combout ) # ((\my_slc|d0|ben_module|logic_low_module|Equal0~2_combout ) # 
// (\my_slc|d0|MDR_register|data_out[12]~12_combout )))

	.dataa(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.datab(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.datac(\my_slc|d0|ben_module|logic_low_module|Equal0~2_combout ),
	.datad(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|nzp_module|nzp~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|nzp_module|nzp~4 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|ben_module|nzp_module|nzp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N0
cycloneive_lcell_comb \my_slc|d0|ben_module|nzp_module|nzp~5 (
// Equation(s):
// \my_slc|d0|ben_module|nzp_module|nzp~5_combout  = (\my_slc|d0|ben_module|nzp_module|nzp~1_combout  & ((\my_slc|d0|ben_module|logic_low_module|Equal0~3_combout ) # ((\my_slc|d0|MDR_register|data_out[15]~15_combout ) # 
// (\my_slc|d0|ben_module|nzp_module|nzp~4_combout ))))

	.dataa(\my_slc|d0|ben_module|logic_low_module|Equal0~3_combout ),
	.datab(\my_slc|d0|MDR_register|data_out[15]~15_combout ),
	.datac(\my_slc|d0|ben_module|nzp_module|nzp~1_combout ),
	.datad(\my_slc|d0|ben_module|nzp_module|nzp~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|nzp_module|nzp~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|nzp_module|nzp~5 .lut_mask = 16'hF0E0;
defparam \my_slc|d0|ben_module|nzp_module|nzp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N1
dffeas \my_slc|d0|ben_module|nzp_module|nzp[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|ben_module|nzp_module|nzp~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|ben_module|nzp_module|nzp[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|ben_module|nzp_module|nzp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|ben_module|nzp_module|nzp[0] .is_wysiwyg = "true";
defparam \my_slc|d0|ben_module|nzp_module|nzp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N26
cycloneive_lcell_comb \my_slc|d0|ben_module|ben_register_module|ben_output~1 (
// Equation(s):
// \my_slc|d0|ben_module|ben_register_module|ben_output~1_combout  = (\my_slc|d0|ben_module|ben_register_module|ben_output~0_combout ) # ((\my_slc|d0|IR_module|data_out [9] & \my_slc|d0|ben_module|nzp_module|nzp [0]))

	.dataa(\my_slc|d0|ben_module|ben_register_module|ben_output~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [9]),
	.datac(gnd),
	.datad(\my_slc|d0|ben_module|nzp_module|nzp [0]),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|ben_register_module|ben_output~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|ben_register_module|ben_output~1 .lut_mask = 16'hEEAA;
defparam \my_slc|d0|ben_module|ben_register_module|ben_output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N2
cycloneive_lcell_comb \my_slc|state_controller|State~51 (
// Equation(s):
// \my_slc|state_controller|State~51_combout  = (!\my_slc|d0|IR_module|data_out [14] & (!\my_slc|d0|IR_module|data_out [12] & (\my_slc|state_controller|State~43_combout  & !\my_slc|d0|IR_module|data_out [15])))

	.dataa(\my_slc|d0|IR_module|data_out [14]),
	.datab(\my_slc|d0|IR_module|data_out [12]),
	.datac(\my_slc|state_controller|State~43_combout ),
	.datad(\my_slc|d0|IR_module|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~51 .lut_mask = 16'h0010;
defparam \my_slc|state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N3
dffeas \my_slc|state_controller|State.S_0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_0 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N26
cycloneive_lcell_comb \my_slc|d0|ben_module|ben_register_module|ben_output~2 (
// Equation(s):
// \my_slc|d0|ben_module|ben_register_module|ben_output~2_combout  = (\my_slc|state_controller|State.S_0~q  & (\my_slc|d0|ben_module|ben_register_module|ben_output~1_combout )) # (!\my_slc|state_controller|State.S_0~q  & 
// ((\my_slc|state_controller|State.S_32~q  & (\my_slc|d0|ben_module|ben_register_module|ben_output~1_combout )) # (!\my_slc|state_controller|State.S_32~q  & ((\my_slc|d0|ben_module|ben_register_module|ben_output~q )))))

	.dataa(\my_slc|d0|ben_module|ben_register_module|ben_output~1_combout ),
	.datab(\my_slc|state_controller|State.S_0~q ),
	.datac(\my_slc|d0|ben_module|ben_register_module|ben_output~q ),
	.datad(\my_slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\my_slc|d0|ben_module|ben_register_module|ben_output~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben_module|ben_register_module|ben_output~2 .lut_mask = 16'hAAB8;
defparam \my_slc|d0|ben_module|ben_register_module|ben_output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N27
dffeas \my_slc|d0|ben_module|ben_register_module|ben_output (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|ben_module|ben_register_module|ben_output~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|ben_module|ben_register_module|ben_output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|ben_module|ben_register_module|ben_output .is_wysiwyg = "true";
defparam \my_slc|d0|ben_module|ben_register_module|ben_output .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N0
cycloneive_lcell_comb \my_slc|state_controller|State~41 (
// Equation(s):
// \my_slc|state_controller|State~41_combout  = (\my_slc|d0|ben_module|ben_register_module|ben_output~q  & (\my_slc|state_controller|State.S_0~q  & !\my_slc|button_sync[2]|q~q ))

	.dataa(\my_slc|d0|ben_module|ben_register_module|ben_output~q ),
	.datab(\my_slc|state_controller|State.S_0~q ),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~41 .lut_mask = 16'h0808;
defparam \my_slc|state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N1
dffeas \my_slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N0
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[12]~18 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[12]~18_combout  = (\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_12~q ))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[12]~18 .lut_mask = 16'hFEFE;
defparam \my_slc|d0|PC_register|data_out[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y13_N27
dffeas \my_slc|d0|PC_register|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[13]~44_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[13]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[13] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N24
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~237_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [13]))

	.dataa(\my_slc|state_controller|WideOr27~combout ),
	.datab(gnd),
	.datac(\my_slc|d0|PC_register|data_out [13]),
	.datad(\my_slc|d0|REG_FILE|R~237_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13 .lut_mask = 16'hFA50;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N10
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[13]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[13]~feeder_combout  = \my_slc|d0|MDR_register|data_out[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N31
dffeas \my_slc|tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N30
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~30 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~30_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [13])))))

	.dataa(\S[13]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [13]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~30 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N11
dffeas \my_slc|d0|MDR_register|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[13]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N10
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[13]~42 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[13]~42_combout  = (\my_slc|d0|BUS|bus_output[9]~2_combout  & ((\my_slc|d0|MDR_register|data_out [13]) # ((\my_slc|d0|BUS|bus_output[9]~0_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (((!\my_slc|d0|BUS|bus_output[9]~0_combout  & !\my_slc|d0|REG_FILE|R~237_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datab(\my_slc|d0|MDR_register|data_out [13]),
	.datac(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datad(\my_slc|d0|REG_FILE|R~237_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[13]~42 .lut_mask = 16'hA8AD;
defparam \my_slc|d0|BUS|bus_output[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N22
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~61 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~61_combout  = (\my_slc|d0|SR2_MUX|output_mux[13]~32_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~234_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// (\my_slc|d0|REG_FILE|R~236_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[13]~32_combout ),
	.datac(\my_slc|d0|REG_FILE|R~236_combout ),
	.datad(\my_slc|d0|REG_FILE|R~234_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~61 .lut_mask = 16'hC840;
defparam \my_slc|d0|alu|ALU_compute_output~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N12
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[13]~43 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[13]~43_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & ((\my_slc|d0|BUS|bus_output[13]~42_combout  & (\my_slc|d0|alu|ALU_compute_output~61_combout )) # (!\my_slc|d0|BUS|bus_output[13]~42_combout  & 
// ((\my_slc|d0|alu|Add0~26_combout ))))) # (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (\my_slc|d0|BUS|bus_output[13]~42_combout ))

	.dataa(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datab(\my_slc|d0|BUS|bus_output[13]~42_combout ),
	.datac(\my_slc|d0|alu|ALU_compute_output~61_combout ),
	.datad(\my_slc|d0|alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[13]~43 .lut_mask = 16'hE6C4;
defparam \my_slc|d0|BUS|bus_output[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N30
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[13]~44 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[13]~44_combout  = (\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [13])) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [13])) # 
// (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|BUS|bus_output[13]~43_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [13]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|BUS|bus_output[13]~43_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[13]~44 .lut_mask = 16'hABA8;
defparam \my_slc|d0|BUS|bus_output[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N8
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[13]~13 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[13]~13_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[13]~26_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[13]~44_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|alu_address|ALU_ADDR_output[13]~26_combout ),
	.datac(\my_slc|state_controller|WideOr24~combout ),
	.datad(\my_slc|d0|BUS|bus_output[13]~44_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[13]~13 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|MDR_register|data_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N24
cycloneive_lcell_comb \my_slc|d0|MAR_register|data_out~2 (
// Equation(s):
// \my_slc|d0|MAR_register|data_out~2_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[13]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[13]~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_register|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out~2 .lut_mask = 16'h0F00;
defparam \my_slc|d0|MAR_register|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N25
dffeas \my_slc|d0|IR_module|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_register|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[13] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N20
cycloneive_lcell_comb \my_slc|state_controller|State~43 (
// Equation(s):
// \my_slc|state_controller|State~43_combout  = (!\my_slc|d0|IR_module|data_out [13] & (\my_slc|state_controller|State.S_32~q  & !\my_slc|button_sync[2]|q~q ))

	.dataa(\my_slc|d0|IR_module|data_out [13]),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~43 .lut_mask = 16'h0044;
defparam \my_slc|state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N22
cycloneive_lcell_comb \my_slc|state_controller|State~50 (
// Equation(s):
// \my_slc|state_controller|State~50_combout  = (!\my_slc|d0|IR_module|data_out [12] & (\my_slc|state_controller|State~43_combout  & (\my_slc|d0|IR_module|data_out [14] & !\my_slc|d0|IR_module|data_out [15])))

	.dataa(\my_slc|d0|IR_module|data_out [12]),
	.datab(\my_slc|state_controller|State~43_combout ),
	.datac(\my_slc|d0|IR_module|data_out [14]),
	.datad(\my_slc|d0|IR_module|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~50 .lut_mask = 16'h0040;
defparam \my_slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N23
dffeas \my_slc|state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_04 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N6
cycloneive_lcell_comb \my_slc|state_controller|State~40 (
// Equation(s):
// \my_slc|state_controller|State~40_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|state_controller|State.S_04~q )

	.dataa(\my_slc|button_sync[2]|q~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~40 .lut_mask = 16'h5050;
defparam \my_slc|state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N7
dffeas \my_slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N28
cycloneive_lcell_comb \my_slc|state_controller|ADDR2MUX[1]~0 (
// Equation(s):
// \my_slc|state_controller|ADDR2MUX[1]~0_combout  = (!\my_slc|state_controller|State.S_21~q  & !\my_slc|state_controller|State.S_22~q )

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ADDR2MUX[1]~0 .lut_mask = 16'h0055;
defparam \my_slc|state_controller|ADDR2MUX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N20
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux0~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux0~0_combout  = (!\my_slc|state_controller|ADDR2MUX[1]~0_combout  & ((\my_slc|state_controller|WideOr28~combout  & ((\my_slc|d0|IR_module|data_out [10]))) # (!\my_slc|state_controller|WideOr28~combout  & 
// (\my_slc|d0|IR_module|data_out [8]))))

	.dataa(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [8]),
	.datac(\my_slc|d0|IR_module|data_out [10]),
	.datad(\my_slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux0~0 .lut_mask = 16'h5044;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N22
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_2_mux|Mux0~1 (
// Equation(s):
// \my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout  = (\my_slc|d0|alu_address|addr_2_mux|Mux0~0_combout ) # ((\my_slc|state_controller|ADDR2MUX[1]~0_combout  & (\my_slc|d0|IR_module|data_out [5] & \my_slc|state_controller|WideOr28~combout )))

	.dataa(\my_slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\my_slc|d0|IR_module|data_out [5]),
	.datac(\my_slc|d0|alu_address|addr_2_mux|Mux0~0_combout ),
	.datad(\my_slc|state_controller|WideOr28~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_2_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_2_mux|Mux0~1 .lut_mask = 16'hF8F0;
defparam \my_slc|d0|alu_address|addr_2_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N16
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[14]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[14]~feeder_combout  = \my_slc|d0|MDR_register|data_out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N21
dffeas \my_slc|tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N20
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~31 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~31_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[14]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [14]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [14]),
	.datad(\S[14]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~31 .lut_mask = 16'h3210;
defparam \my_slc|d0|MDR_register|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N17
dffeas \my_slc|d0|MDR_register|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[14]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N8
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[14]~45 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[14]~45_combout  = (\my_slc|state_controller|State.S_18~q  & (((\my_slc|d0|PC_register|data_out [14])))) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|PC_register|data_out 
// [14]))) # (!\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|MDR_register|data_out [14]))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|d0|MDR_register|data_out [14]),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|d0|PC_register|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[14]~45 .lut_mask = 16'hFE04;
defparam \my_slc|d0|BUS|bus_output[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N18
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[14]~46 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[14]~46_combout  = (\my_slc|d0|BUS|bus_output[9]~2_combout  & (((\my_slc|d0|BUS|bus_output[14]~45_combout ) # (\my_slc|d0|BUS|bus_output[9]~0_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (!\my_slc|d0|REG_FILE|R~242_combout  & ((!\my_slc|d0|BUS|bus_output[9]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~242_combout ),
	.datab(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datac(\my_slc|d0|BUS|bus_output[14]~45_combout ),
	.datad(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[14]~46 .lut_mask = 16'hCCD1;
defparam \my_slc|d0|BUS|bus_output[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N24
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[14]~47 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[14]~47_combout  = (\my_slc|d0|BUS|bus_output[9]~1_combout  & (((\my_slc|d0|REG_FILE|R~242_combout  & \my_slc|d0|SR2_MUX|output_mux[14]~34_combout )) # (!\my_slc|d0|BUS|bus_output[14]~46_combout ))) # 
// (!\my_slc|d0|BUS|bus_output[9]~1_combout  & (((\my_slc|d0|BUS|bus_output[14]~46_combout ))))

	.dataa(\my_slc|d0|REG_FILE|R~242_combout ),
	.datab(\my_slc|d0|SR2_MUX|output_mux[14]~34_combout ),
	.datac(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datad(\my_slc|d0|BUS|bus_output[14]~46_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[14]~47 .lut_mask = 16'h8FF0;
defparam \my_slc|d0|BUS|bus_output[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N30
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[14]~48 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[14]~48_combout  = (\my_slc|state_controller|State.S_04~q  & (((\my_slc|d0|BUS|bus_output[14]~45_combout )))) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & 
// (\my_slc|d0|BUS|bus_output[14]~45_combout )) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|BUS|bus_output[14]~47_combout )))))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|d0|BUS|bus_output[14]~45_combout ),
	.datad(\my_slc|d0|BUS|bus_output[14]~47_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[14]~48 .lut_mask = 16'hF1E0;
defparam \my_slc|d0|BUS|bus_output[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N16
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[14]~50 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[14]~50_combout  = (\my_slc|d0|BUS|bus_output[14]~48_combout  & ((\my_slc|d0|BUS|bus_output[14]~49_combout ) # ((\my_slc|d0|BUS|bus_output[14]~46_combout ) # (\my_slc|d0|alu|Add0~28_combout ))))

	.dataa(\my_slc|d0|BUS|bus_output[14]~49_combout ),
	.datab(\my_slc|d0|BUS|bus_output[14]~46_combout ),
	.datac(\my_slc|d0|BUS|bus_output[14]~48_combout ),
	.datad(\my_slc|d0|alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[14]~50 .lut_mask = 16'hF0E0;
defparam \my_slc|d0|BUS|bus_output[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N4
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[14]~14 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[14]~14_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[14]~28_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[14]~50_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|alu_address|ALU_ADDR_output[14]~28_combout ),
	.datac(\my_slc|state_controller|WideOr24~combout ),
	.datad(\my_slc|d0|BUS|bus_output[14]~50_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[14]~14 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|MDR_register|data_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N10
cycloneive_lcell_comb \my_slc|d0|MAR_register|data_out~3 (
// Equation(s):
// \my_slc|d0|MAR_register|data_out~3_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[14]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[14]~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_register|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out~3 .lut_mask = 16'h0F00;
defparam \my_slc|d0|MAR_register|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N11
dffeas \my_slc|d0|IR_module|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_register|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[14] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N14
cycloneive_lcell_comb \my_slc|state_controller|State~44 (
// Equation(s):
// \my_slc|state_controller|State~44_combout  = (\my_slc|d0|IR_module|data_out [14] & (!\my_slc|d0|IR_module|data_out [12] & (\my_slc|state_controller|State~43_combout  & \my_slc|d0|IR_module|data_out [15])))

	.dataa(\my_slc|d0|IR_module|data_out [14]),
	.datab(\my_slc|d0|IR_module|data_out [12]),
	.datac(\my_slc|state_controller|State~43_combout ),
	.datad(\my_slc|d0|IR_module|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~44 .lut_mask = 16'h2000;
defparam \my_slc|state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N15
dffeas \my_slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N10
cycloneive_lcell_comb \my_slc|state_controller|WideOr27 (
// Equation(s):
// \my_slc|state_controller|WideOr27~combout  = (\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # ((\my_slc|state_controller|State.S_23~q ) # (\my_slc|state_controller|State.S_12~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr27~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr27 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N30
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~132_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [0]))

	.dataa(\my_slc|d0|PC_register|data_out [0]),
	.datab(\my_slc|state_controller|WideOr27~combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|R~132_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0 .lut_mask = 16'hEE22;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y13_N1
dffeas \my_slc|d0|PC_register|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[0]~16_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[0] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N2
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[1]~20 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[1]~20_combout  = (\my_slc|d0|PC_register|data_out [1] & (!\my_slc|d0|PC_register|data_out[0]~17 )) # (!\my_slc|d0|PC_register|data_out [1] & ((\my_slc|d0|PC_register|data_out[0]~17 ) # (GND)))
// \my_slc|d0|PC_register|data_out[1]~21  = CARRY((!\my_slc|d0|PC_register|data_out[0]~17 ) # (!\my_slc|d0|PC_register|data_out [1]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[0]~17 ),
	.combout(\my_slc|d0|PC_register|data_out[1]~20_combout ),
	.cout(\my_slc|d0|PC_register|data_out[1]~21 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[1]~20 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PC_register|data_out[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N3
dffeas \my_slc|d0|PC_register|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[1]~20_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[1] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N4
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[2]~22 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[2]~22_combout  = (\my_slc|d0|PC_register|data_out [2] & (\my_slc|d0|PC_register|data_out[1]~21  $ (GND))) # (!\my_slc|d0|PC_register|data_out [2] & (!\my_slc|d0|PC_register|data_out[1]~21  & VCC))
// \my_slc|d0|PC_register|data_out[2]~23  = CARRY((\my_slc|d0|PC_register|data_out [2] & !\my_slc|d0|PC_register|data_out[1]~21 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[1]~21 ),
	.combout(\my_slc|d0|PC_register|data_out[2]~22_combout ),
	.cout(\my_slc|d0|PC_register|data_out[2]~23 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[2]~22 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_register|data_out[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N5
dffeas \my_slc|d0|PC_register|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[2]~22_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[2] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N6
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[3]~24 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[3]~24_combout  = (\my_slc|d0|PC_register|data_out [3] & (!\my_slc|d0|PC_register|data_out[2]~23 )) # (!\my_slc|d0|PC_register|data_out [3] & ((\my_slc|d0|PC_register|data_out[2]~23 ) # (GND)))
// \my_slc|d0|PC_register|data_out[3]~25  = CARRY((!\my_slc|d0|PC_register|data_out[2]~23 ) # (!\my_slc|d0|PC_register|data_out [3]))

	.dataa(\my_slc|d0|PC_register|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[2]~23 ),
	.combout(\my_slc|d0|PC_register|data_out[3]~24_combout ),
	.cout(\my_slc|d0|PC_register|data_out[3]~25 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[3]~24 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_register|data_out[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N7
dffeas \my_slc|d0|PC_register|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[3]~24_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[3] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N8
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[4]~26 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[4]~26_combout  = (\my_slc|d0|PC_register|data_out [4] & (\my_slc|d0|PC_register|data_out[3]~25  $ (GND))) # (!\my_slc|d0|PC_register|data_out [4] & (!\my_slc|d0|PC_register|data_out[3]~25  & VCC))
// \my_slc|d0|PC_register|data_out[4]~27  = CARRY((\my_slc|d0|PC_register|data_out [4] & !\my_slc|d0|PC_register|data_out[3]~25 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[3]~25 ),
	.combout(\my_slc|d0|PC_register|data_out[4]~26_combout ),
	.cout(\my_slc|d0|PC_register|data_out[4]~27 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[4]~26 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_register|data_out[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N9
dffeas \my_slc|d0|PC_register|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[4]~26_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[4] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N10
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[5]~28 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[5]~28_combout  = (\my_slc|d0|PC_register|data_out [5] & (!\my_slc|d0|PC_register|data_out[4]~27 )) # (!\my_slc|d0|PC_register|data_out [5] & ((\my_slc|d0|PC_register|data_out[4]~27 ) # (GND)))
// \my_slc|d0|PC_register|data_out[5]~29  = CARRY((!\my_slc|d0|PC_register|data_out[4]~27 ) # (!\my_slc|d0|PC_register|data_out [5]))

	.dataa(\my_slc|d0|PC_register|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[4]~27 ),
	.combout(\my_slc|d0|PC_register|data_out[5]~28_combout ),
	.cout(\my_slc|d0|PC_register|data_out[5]~29 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[5]~28 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_register|data_out[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N11
dffeas \my_slc|d0|PC_register|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[5]~28_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[5] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N12
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[6]~30 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[6]~30_combout  = (\my_slc|d0|PC_register|data_out [6] & (\my_slc|d0|PC_register|data_out[5]~29  $ (GND))) # (!\my_slc|d0|PC_register|data_out [6] & (!\my_slc|d0|PC_register|data_out[5]~29  & VCC))
// \my_slc|d0|PC_register|data_out[6]~31  = CARRY((\my_slc|d0|PC_register|data_out [6] & !\my_slc|d0|PC_register|data_out[5]~29 ))

	.dataa(\my_slc|d0|PC_register|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[5]~29 ),
	.combout(\my_slc|d0|PC_register|data_out[6]~30_combout ),
	.cout(\my_slc|d0|PC_register|data_out[6]~31 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[6]~30 .lut_mask = 16'hA50A;
defparam \my_slc|d0|PC_register|data_out[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N13
dffeas \my_slc|d0|PC_register|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[6]~30_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[6] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N14
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[7]~32 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[7]~32_combout  = (\my_slc|d0|PC_register|data_out [7] & (!\my_slc|d0|PC_register|data_out[6]~31 )) # (!\my_slc|d0|PC_register|data_out [7] & ((\my_slc|d0|PC_register|data_out[6]~31 ) # (GND)))
// \my_slc|d0|PC_register|data_out[7]~33  = CARRY((!\my_slc|d0|PC_register|data_out[6]~31 ) # (!\my_slc|d0|PC_register|data_out [7]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[6]~31 ),
	.combout(\my_slc|d0|PC_register|data_out[7]~32_combout ),
	.cout(\my_slc|d0|PC_register|data_out[7]~33 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[7]~32 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PC_register|data_out[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N15
dffeas \my_slc|d0|PC_register|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[7]~32_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[7] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N16
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[8]~34 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[8]~34_combout  = (\my_slc|d0|PC_register|data_out [8] & (\my_slc|d0|PC_register|data_out[7]~33  $ (GND))) # (!\my_slc|d0|PC_register|data_out [8] & (!\my_slc|d0|PC_register|data_out[7]~33  & VCC))
// \my_slc|d0|PC_register|data_out[8]~35  = CARRY((\my_slc|d0|PC_register|data_out [8] & !\my_slc|d0|PC_register|data_out[7]~33 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[7]~33 ),
	.combout(\my_slc|d0|PC_register|data_out[8]~34_combout ),
	.cout(\my_slc|d0|PC_register|data_out[8]~35 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[8]~34 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_register|data_out[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N17
dffeas \my_slc|d0|PC_register|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[8]~34_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[8] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N18
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[9]~36 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[9]~36_combout  = (\my_slc|d0|PC_register|data_out [9] & (!\my_slc|d0|PC_register|data_out[8]~35 )) # (!\my_slc|d0|PC_register|data_out [9] & ((\my_slc|d0|PC_register|data_out[8]~35 ) # (GND)))
// \my_slc|d0|PC_register|data_out[9]~37  = CARRY((!\my_slc|d0|PC_register|data_out[8]~35 ) # (!\my_slc|d0|PC_register|data_out [9]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[8]~35 ),
	.combout(\my_slc|d0|PC_register|data_out[9]~36_combout ),
	.cout(\my_slc|d0|PC_register|data_out[9]~37 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[9]~36 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PC_register|data_out[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N19
dffeas \my_slc|d0|PC_register|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[9]~36_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[9]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[9] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N20
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[10]~38 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[10]~38_combout  = (\my_slc|d0|PC_register|data_out [10] & (\my_slc|d0|PC_register|data_out[9]~37  $ (GND))) # (!\my_slc|d0|PC_register|data_out [10] & (!\my_slc|d0|PC_register|data_out[9]~37  & VCC))
// \my_slc|d0|PC_register|data_out[10]~39  = CARRY((\my_slc|d0|PC_register|data_out [10] & !\my_slc|d0|PC_register|data_out[9]~37 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_register|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[9]~37 ),
	.combout(\my_slc|d0|PC_register|data_out[10]~38_combout ),
	.cout(\my_slc|d0|PC_register|data_out[10]~39 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[10]~38 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_register|data_out[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N21
dffeas \my_slc|d0|PC_register|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[10]~38_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[10] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N22
cycloneive_lcell_comb \my_slc|d0|PC_register|data_out[11]~40 (
// Equation(s):
// \my_slc|d0|PC_register|data_out[11]~40_combout  = (\my_slc|d0|PC_register|data_out [11] & (!\my_slc|d0|PC_register|data_out[10]~39 )) # (!\my_slc|d0|PC_register|data_out [11] & ((\my_slc|d0|PC_register|data_out[10]~39 ) # (GND)))
// \my_slc|d0|PC_register|data_out[11]~41  = CARRY((!\my_slc|d0|PC_register|data_out[10]~39 ) # (!\my_slc|d0|PC_register|data_out [11]))

	.dataa(\my_slc|d0|PC_register|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_register|data_out[10]~39 ),
	.combout(\my_slc|d0|PC_register|data_out[11]~40_combout ),
	.cout(\my_slc|d0|PC_register|data_out[11]~41 ));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[11]~40 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_register|data_out[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y13_N23
dffeas \my_slc|d0|PC_register|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[11]~40_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[11] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N25
dffeas \my_slc|d0|PC_register|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_register|data_out[12]~42_combout ),
	.asdata(\my_slc|d0|alu_address|ALU_ADDR_output[12]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.ena(\my_slc|d0|PC_register|data_out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_register|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_register|data_out[12] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_register|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N14
cycloneive_lcell_comb \my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12 (
// Equation(s):
// \my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12_combout  = (\my_slc|state_controller|WideOr27~combout  & ((\my_slc|d0|REG_FILE|R~232_combout ))) # (!\my_slc|state_controller|WideOr27~combout  & (\my_slc|d0|PC_register|data_out [12]))

	.dataa(\my_slc|d0|PC_register|data_out [12]),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|R~232_combout ),
	.datad(\my_slc|state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|alu_address|addr_1_mux|output_mux[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N22
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~60 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~60_combout  = (\my_slc|d0|SR2_MUX|output_mux[12]~30_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & (\my_slc|d0|REG_FILE|R~229_combout )) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// ((\my_slc|d0|REG_FILE|R~231_combout )))))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[12]~30_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~229_combout ),
	.datad(\my_slc|d0|REG_FILE|R~231_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~60 .lut_mask = 16'hA280;
defparam \my_slc|d0|alu|ALU_compute_output~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N12
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[12]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[12]~feeder_combout  = \my_slc|d0|MDR_register|data_out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N1
dffeas \my_slc|tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N0
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~29 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~29_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [12])))))

	.dataa(\S[12]~input_o ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [12]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~29 .lut_mask = 16'h2230;
defparam \my_slc|d0|MDR_register|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N13
dffeas \my_slc|d0|MDR_register|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[12]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N16
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[12]~39 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[12]~39_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & (((\my_slc|d0|BUS|bus_output[9]~2_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|d0|BUS|bus_output[9]~2_combout  & 
// (\my_slc|d0|MDR_register|data_out [12])) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & ((!\my_slc|d0|REG_FILE|R~232_combout )))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datab(\my_slc|d0|MDR_register|data_out [12]),
	.datac(\my_slc|d0|REG_FILE|R~232_combout ),
	.datad(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[12]~39 .lut_mask = 16'hEE05;
defparam \my_slc|d0|BUS|bus_output[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N18
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[12]~40 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[12]~40_combout  = (\my_slc|d0|BUS|bus_output[12]~39_combout  & ((\my_slc|d0|alu|ALU_compute_output~60_combout ) # ((!\my_slc|d0|BUS|bus_output[9]~1_combout )))) # (!\my_slc|d0|BUS|bus_output[12]~39_combout  & 
// (((\my_slc|d0|BUS|bus_output[9]~1_combout  & \my_slc|d0|alu|Add0~24_combout ))))

	.dataa(\my_slc|d0|alu|ALU_compute_output~60_combout ),
	.datab(\my_slc|d0|BUS|bus_output[12]~39_combout ),
	.datac(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datad(\my_slc|d0|alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[12]~40 .lut_mask = 16'hBC8C;
defparam \my_slc|d0|BUS|bus_output[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N20
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[12]~41 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[12]~41_combout  = (\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [12])) # (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [12])) # 
// (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|BUS|bus_output[12]~40_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [12]),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|BUS|bus_output[12]~40_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[12]~41 .lut_mask = 16'hABA8;
defparam \my_slc|d0|BUS|bus_output[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N4
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[12]~12 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[12]~12_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[12]~24_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[12]~41_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|alu_address|ALU_ADDR_output[12]~24_combout ),
	.datad(\my_slc|d0|BUS|bus_output[12]~41_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[12]~12 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|MDR_register|data_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N30
cycloneive_lcell_comb \my_slc|d0|MAR_register|data_out~1 (
// Equation(s):
// \my_slc|d0|MAR_register|data_out~1_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out[12]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out[12]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_register|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_register|data_out~1 .lut_mask = 16'h0F00;
defparam \my_slc|d0|MAR_register|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N31
dffeas \my_slc|d0|IR_module|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_register|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_module|data_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_module|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_module|data_out[12] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_module|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N30
cycloneive_lcell_comb \my_slc|state_controller|State~38 (
// Equation(s):
// \my_slc|state_controller|State~38_combout  = (\my_slc|state_controller|State~37_combout  & !\my_slc|d0|IR_module|data_out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State~37_combout ),
	.datad(\my_slc|d0|IR_module|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~38 .lut_mask = 16'h00F0;
defparam \my_slc|state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N31
dffeas \my_slc|state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_06 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N18
cycloneive_lcell_comb \my_slc|state_controller|State~34 (
// Equation(s):
// \my_slc|state_controller|State~34_combout  = (\my_slc|state_controller|State.S_06~q  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(gnd),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~34 .lut_mask = 16'h00CC;
defparam \my_slc|state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N19
dffeas \my_slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N26
cycloneive_lcell_comb \my_slc|state_controller|State~32 (
// Equation(s):
// \my_slc|state_controller|State~32_combout  = (\my_slc|state_controller|State.S_25_1~q  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_25_1~q ),
	.datac(gnd),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~32 .lut_mask = 16'h00CC;
defparam \my_slc|state_controller|State~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N27
dffeas \my_slc|state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N14
cycloneive_lcell_comb \my_slc|state_controller|State~49 (
// Equation(s):
// \my_slc|state_controller|State~49_combout  = (\my_slc|state_controller|State.S_25_2~q  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_25_2~q ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~49 .lut_mask = 16'h00F0;
defparam \my_slc|state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N15
dffeas \my_slc|state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N22
cycloneive_lcell_comb \my_slc|state_controller|WideOr26~0 (
// Equation(s):
// \my_slc|state_controller|WideOr26~0_combout  = (!\my_slc|state_controller|State.S_27~q  & (!\my_slc|state_controller|State.S_05~q  & (!\my_slc|state_controller|State.S_01~q  & !\my_slc|state_controller|State.S_09~q )))

	.dataa(\my_slc|state_controller|State.S_27~q ),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(\my_slc|state_controller|State.S_01~q ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr26~0 .lut_mask = 16'h0001;
defparam \my_slc|state_controller|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N10
cycloneive_lcell_comb \my_slc|button_sync[0]|q~0 (
// Equation(s):
// \my_slc|button_sync[0]|q~0_combout  = !\Run~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\my_slc|button_sync[0]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|button_sync[0]|q~0 .lut_mask = 16'h00FF;
defparam \my_slc|button_sync[0]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N11
dffeas \my_slc|button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|button_sync[0]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|button_sync[0]|q .is_wysiwyg = "true";
defparam \my_slc|button_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N24
cycloneive_lcell_comb \my_slc|state_controller|State~53 (
// Equation(s):
// \my_slc|state_controller|State~53_combout  = (!\my_slc|button_sync[2]|q~q  & ((\my_slc|state_controller|State.Halted~q ) # (\my_slc|button_sync[0]|q~q )))

	.dataa(\my_slc|button_sync[2]|q~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(\my_slc|button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~53 .lut_mask = 16'h5550;
defparam \my_slc|state_controller|State~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N25
dffeas \my_slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N22
cycloneive_lcell_comb \my_slc|state_controller|Selector3~1 (
// Equation(s):
// \my_slc|state_controller|Selector3~1_combout  = (\my_slc|state_controller|State.S_16_2~q ) # ((\my_slc|d0|PC_register|data_out[12]~18_combout ) # ((!\my_slc|state_controller|State.Halted~q  & \my_slc|button_sync[0]|q~q )))

	.dataa(\my_slc|state_controller|State.S_16_2~q ),
	.datab(\my_slc|state_controller|State.Halted~q ),
	.datac(\my_slc|d0|PC_register|data_out[12]~18_combout ),
	.datad(\my_slc|button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector3~1 .lut_mask = 16'hFBFA;
defparam \my_slc|state_controller|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N18
cycloneive_lcell_comb \my_slc|button_sync[1]|q~0 (
// Equation(s):
// \my_slc|button_sync[1]|q~0_combout  = !\Continue~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|button_sync[1]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|button_sync[1]|q~0 .lut_mask = 16'h00FF;
defparam \my_slc|button_sync[1]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N19
dffeas \my_slc|button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|button_sync[1]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|button_sync[1]|q .is_wysiwyg = "true";
defparam \my_slc|button_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N14
cycloneive_lcell_comb \my_slc|state_controller|Selector1~0 (
// Equation(s):
// \my_slc|state_controller|Selector1~0_combout  = (\my_slc|d0|IR_module|data_out [12] & (!\my_slc|d0|IR_module|data_out [13] & (\my_slc|d0|IR_module|data_out [14] & \my_slc|state_controller|State.S_32~q )))

	.dataa(\my_slc|d0|IR_module|data_out [12]),
	.datab(\my_slc|d0|IR_module|data_out [13]),
	.datac(\my_slc|d0|IR_module|data_out [14]),
	.datad(\my_slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector1~0 .lut_mask = 16'h2000;
defparam \my_slc|state_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N12
cycloneive_lcell_comb \my_slc|state_controller|Selector1~1 (
// Equation(s):
// \my_slc|state_controller|Selector1~1_combout  = (\my_slc|state_controller|Selector1~0_combout  & ((\my_slc|d0|IR_module|data_out [15]) # ((!\my_slc|button_sync[1]|q~q  & \my_slc|state_controller|State.PauseIR1~q )))) # 
// (!\my_slc|state_controller|Selector1~0_combout  & (!\my_slc|button_sync[1]|q~q  & (\my_slc|state_controller|State.PauseIR1~q )))

	.dataa(\my_slc|state_controller|Selector1~0_combout ),
	.datab(\my_slc|button_sync[1]|q~q ),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\my_slc|d0|IR_module|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector1~1 .lut_mask = 16'hBA30;
defparam \my_slc|state_controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N13
dffeas \my_slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N8
cycloneive_lcell_comb \my_slc|state_controller|State~52 (
// Equation(s):
// \my_slc|state_controller|State~52_combout  = (!\my_slc|button_sync[2]|q~q  & (\my_slc|button_sync[1]|q~q  & ((\my_slc|state_controller|State.PauseIR2~q ) # (\my_slc|state_controller|State.PauseIR1~q ))))

	.dataa(\my_slc|button_sync[2]|q~q ),
	.datab(\my_slc|button_sync[1]|q~q ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~52 .lut_mask = 16'h4440;
defparam \my_slc|state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N9
dffeas \my_slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N28
cycloneive_lcell_comb \my_slc|state_controller|Selector3~0 (
// Equation(s):
// \my_slc|state_controller|Selector3~0_combout  = (\my_slc|d0|ben_module|ben_register_module|ben_output~q  & (!\my_slc|button_sync[1]|q~q  & (\my_slc|state_controller|State.PauseIR2~q ))) # (!\my_slc|d0|ben_module|ben_register_module|ben_output~q  & 
// ((\my_slc|state_controller|State.S_0~q ) # ((!\my_slc|button_sync[1]|q~q  & \my_slc|state_controller|State.PauseIR2~q ))))

	.dataa(\my_slc|d0|ben_module|ben_register_module|ben_output~q ),
	.datab(\my_slc|button_sync[1]|q~q ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\my_slc|state_controller|State.S_0~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector3~0 .lut_mask = 16'h7530;
defparam \my_slc|state_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N4
cycloneive_lcell_comb \my_slc|state_controller|Selector3~2 (
// Equation(s):
// \my_slc|state_controller|Selector3~2_combout  = ((\my_slc|state_controller|Selector3~1_combout ) # (\my_slc|state_controller|Selector3~0_combout )) # (!\my_slc|state_controller|WideOr26~0_combout )

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(gnd),
	.datac(\my_slc|state_controller|Selector3~1_combout ),
	.datad(\my_slc|state_controller|Selector3~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector3~2 .lut_mask = 16'hFFF5;
defparam \my_slc|state_controller|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N5
dffeas \my_slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N0
cycloneive_lcell_comb \my_slc|state_controller|State~33 (
// Equation(s):
// \my_slc|state_controller|State~33_combout  = (\my_slc|state_controller|State.S_18~q  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~33 .lut_mask = 16'h00F0;
defparam \my_slc|state_controller|State~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N1
dffeas \my_slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N4
cycloneive_lcell_comb \my_slc|state_controller|State~31 (
// Equation(s):
// \my_slc|state_controller|State~31_combout  = (\my_slc|state_controller|State.S_33_1~q  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_33_1~q ),
	.datac(gnd),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~31 .lut_mask = 16'h00CC;
defparam \my_slc|state_controller|State~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N5
dffeas \my_slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N24
cycloneive_lcell_comb \my_slc|state_controller|State~48 (
// Equation(s):
// \my_slc|state_controller|State~48_combout  = (\my_slc|state_controller|State.S_33_2~q  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~48 .lut_mask = 16'h00F0;
defparam \my_slc|state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N25
dffeas \my_slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N8
cycloneive_lcell_comb \my_slc|state_controller|WideOr0~0 (
// Equation(s):
// \my_slc|state_controller|WideOr0~0_combout  = (\my_slc|d0|IR_module|data_out [13] & (((\my_slc|d0|IR_module|data_out [15]) # (!\my_slc|d0|IR_module|data_out [14])))) # (!\my_slc|d0|IR_module|data_out [13] & (!\my_slc|d0|IR_module|data_out [12] & 
// (!\my_slc|d0|IR_module|data_out [14] & \my_slc|d0|IR_module|data_out [15])))

	.dataa(\my_slc|d0|IR_module|data_out [12]),
	.datab(\my_slc|d0|IR_module|data_out [13]),
	.datac(\my_slc|d0|IR_module|data_out [14]),
	.datad(\my_slc|d0|IR_module|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr0~0 .lut_mask = 16'hCD0C;
defparam \my_slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N28
cycloneive_lcell_comb \my_slc|state_controller|Selector7~0 (
// Equation(s):
// \my_slc|state_controller|Selector7~0_combout  = (\my_slc|state_controller|State.S_35~q ) # ((\my_slc|state_controller|WideOr0~0_combout  & \my_slc|state_controller|State.S_32~q ))

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(\my_slc|state_controller|WideOr0~0_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector7~0 .lut_mask = 16'hEAEA;
defparam \my_slc|state_controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N29
dffeas \my_slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N10
cycloneive_lcell_comb \my_slc|state_controller|State~37 (
// Equation(s):
// \my_slc|state_controller|State~37_combout  = (!\my_slc|button_sync[2]|q~q  & (\my_slc|state_controller|State.S_32~q  & (!\my_slc|state_controller|Mux8~0_combout  & \my_slc|d0|IR_module|data_out [13])))

	.dataa(\my_slc|button_sync[2]|q~q ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|state_controller|Mux8~0_combout ),
	.datad(\my_slc|d0|IR_module|data_out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~37 .lut_mask = 16'h0400;
defparam \my_slc|state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N16
cycloneive_lcell_comb \my_slc|state_controller|State~39 (
// Equation(s):
// \my_slc|state_controller|State~39_combout  = (\my_slc|state_controller|State~37_combout  & \my_slc|d0|IR_module|data_out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State~37_combout ),
	.datad(\my_slc|d0|IR_module|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~39 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N25
dffeas \my_slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N26
cycloneive_lcell_comb \my_slc|state_controller|State~42 (
// Equation(s):
// \my_slc|state_controller|State~42_combout  = (\my_slc|state_controller|State.S_07~q  & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~42 .lut_mask = 16'h0C0C;
defparam \my_slc|state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N27
dffeas \my_slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N20
cycloneive_lcell_comb \my_slc|state_controller|WideOr24 (
// Equation(s):
// \my_slc|state_controller|WideOr24~combout  = (\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_07~q ) # ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_22~q )))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr24 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N12
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[0]~3 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[0]~3_combout  = (\my_slc|d0|BUS|bus_output[9]~0_combout  & (((\my_slc|d0|BUS|bus_output[9]~2_combout )))) # (!\my_slc|d0|BUS|bus_output[9]~0_combout  & ((\my_slc|d0|BUS|bus_output[9]~2_combout  & (\my_slc|d0|MDR_register|data_out 
// [0])) # (!\my_slc|d0|BUS|bus_output[9]~2_combout  & ((!\my_slc|d0|REG_FILE|R~132_combout )))))

	.dataa(\my_slc|d0|BUS|bus_output[9]~0_combout ),
	.datab(\my_slc|d0|MDR_register|data_out [0]),
	.datac(\my_slc|d0|BUS|bus_output[9]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|R~132_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[0]~3 .lut_mask = 16'hE0E5;
defparam \my_slc|d0|BUS|bus_output[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N22
cycloneive_lcell_comb \my_slc|d0|alu|ALU_compute_output~49 (
// Equation(s):
// \my_slc|d0|alu|ALU_compute_output~49_combout  = (\my_slc|d0|SR2_MUX|output_mux[0]~4_combout  & ((\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & ((\my_slc|d0|REG_FILE|R~129_combout ))) # (!\my_slc|d0|SR1_MUX|output_mux[2]~2_combout  & 
// (\my_slc|d0|REG_FILE|R~131_combout ))))

	.dataa(\my_slc|d0|SR2_MUX|output_mux[0]~4_combout ),
	.datab(\my_slc|d0|SR1_MUX|output_mux[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|R~131_combout ),
	.datad(\my_slc|d0|REG_FILE|R~129_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|alu|ALU_compute_output~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|alu|ALU_compute_output~49 .lut_mask = 16'hA820;
defparam \my_slc|d0|alu|ALU_compute_output~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N18
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[0]~4 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[0]~4_combout  = (\my_slc|d0|BUS|bus_output[0]~3_combout  & (((\my_slc|d0|alu|ALU_compute_output~49_combout )) # (!\my_slc|d0|BUS|bus_output[9]~1_combout ))) # (!\my_slc|d0|BUS|bus_output[0]~3_combout  & 
// (\my_slc|d0|BUS|bus_output[9]~1_combout  & (\my_slc|d0|alu|Add0~0_combout )))

	.dataa(\my_slc|d0|BUS|bus_output[0]~3_combout ),
	.datab(\my_slc|d0|BUS|bus_output[9]~1_combout ),
	.datac(\my_slc|d0|alu|Add0~0_combout ),
	.datad(\my_slc|d0|alu|ALU_compute_output~49_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[0]~4 .lut_mask = 16'hEA62;
defparam \my_slc|d0|BUS|bus_output[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N20
cycloneive_lcell_comb \my_slc|d0|BUS|bus_output[0]~5 (
// Equation(s):
// \my_slc|d0|BUS|bus_output[0]~5_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PC_register|data_out [0])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|PC_register|data_out [0])) # 
// (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|BUS|bus_output[0]~4_combout )))))

	.dataa(\my_slc|d0|PC_register|data_out [0]),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|d0|BUS|bus_output[0]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS|bus_output[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS|bus_output[0]~5 .lut_mask = 16'hABA8;
defparam \my_slc|d0|BUS|bus_output[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N20
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[0]~0 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[0]~0_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|alu_address|ALU_ADDR_output[0]~0_combout )) # (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS|bus_output[0]~5_combout )))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|d0|alu_address|ALU_ADDR_output[0]~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|BUS|bus_output[0]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[0]~0 .lut_mask = 16'hDD88;
defparam \my_slc|d0|MDR_register|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N0
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out[0]~feeder (
// Equation(s):
// \my_slc|d0|MDR_register|data_out[0]~feeder_combout  = \my_slc|d0|MDR_register|data_out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MDR_register|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N17
dffeas \my_slc|tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N16
cycloneive_lcell_comb \my_slc|d0|MDR_register|data_out~16 (
// Equation(s):
// \my_slc|d0|MDR_register|data_out~16_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[0]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [0]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [0]),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_register|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out~16 .lut_mask = 16'h3210;
defparam \my_slc|d0|MDR_register|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N1
dffeas \my_slc|d0|MDR_register|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_register|data_out[0]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_register|data_out~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_slc|button_sync[2]|q~q ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_register|data_out[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_register|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_register|data_out[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_register|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[0]~feeder_combout  = \my_slc|d0|MDR_register|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N25
dffeas \my_slc|tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N28
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[1]~feeder_combout  = \my_slc|d0|MDR_register|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N29
dffeas \my_slc|tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N22
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[2]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[2]~feeder_combout  = \my_slc|d0|MDR_register|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [2]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N23
dffeas \my_slc|tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N27
dffeas \my_slc|tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[4]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[4]~feeder_combout  = \my_slc|d0|MDR_register|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y16_N5
dffeas \my_slc|tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[5]~feeder_combout  = \my_slc|d0|MDR_register|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [5]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y12_N5
dffeas \my_slc|tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N18
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[6]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[6]~feeder_combout  = \my_slc|d0|MDR_register|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [6]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y16_N19
dffeas \my_slc|tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[7]~feeder_combout  = \my_slc|d0|MDR_register|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [7]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y12_N27
dffeas \my_slc|tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N22
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[8]~feeder_combout  = \my_slc|d0|MDR_register|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [8]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y17_N23
dffeas \my_slc|tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[9]~feeder_combout  = \my_slc|d0|MDR_register|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N5
dffeas \my_slc|tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N0
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[10]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[10]~feeder_combout  = \my_slc|d0|MDR_register|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N1
dffeas \my_slc|tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N20
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[11]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[11]~feeder_combout  = \my_slc|d0|MDR_register|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [11]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y16_N21
dffeas \my_slc|tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[12]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[12]~feeder_combout  = \my_slc|d0|MDR_register|data_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y12_N5
dffeas \my_slc|tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N3
dffeas \my_slc|tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_register|data_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N22
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[14]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[14]~feeder_combout  = \my_slc|d0|MDR_register|data_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N23
dffeas \my_slc|tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N20
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[15]~feeder_combout  = \my_slc|d0|MDR_register|data_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N21
dffeas \my_slc|tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~3_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [1])

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(\my_slc|d0|MDR_register|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~3 .lut_mask = 16'h3030;
defparam \my_slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data[2]~18 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data[2]~18_combout  = (\my_slc|button_sync[2]|q~q ) # ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16_2~q ))))

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(\my_slc|state_controller|State.S_16_2~q ),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[2]~18 .lut_mask = 16'hFFE0;
defparam \my_slc|memory_subsystem|hex_data[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N11
dffeas \my_slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~4_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [2])

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [2]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~4 .lut_mask = 16'h3300;
defparam \my_slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N21
dffeas \my_slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~5_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [3])

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~5 .lut_mask = 16'h3300;
defparam \my_slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N27
dffeas \my_slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~2_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [0])

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(\my_slc|d0|MDR_register|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~2 .lut_mask = 16'h3030;
defparam \my_slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N13
dffeas \my_slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N28
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [3] $ (!\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] $ (!\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [2]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr6~0 .lut_mask = 16'h6104;
defparam \my_slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N6
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]))) # (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [2])))) # 
// (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [3] $ (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [2]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N8
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [1]) # (!\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & !\my_slc|memory_subsystem|hex_data [0])))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [2]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N18
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [0]))) # (!\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [3] & 
// !\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [2]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N24
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & (((!\my_slc|memory_subsystem|hex_data [3] & \my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & 
// (!\my_slc|memory_subsystem|hex_data [3])) # (!\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [0])))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [2]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr2~0 .lut_mask = 16'h1F04;
defparam \my_slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N14
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [0]) # (!\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [1] & 
// (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [2] $ (!\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [2]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr1~0 .lut_mask = 16'h4B02;
defparam \my_slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N0
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]) # (\my_slc|memory_subsystem|hex_data [1] $ (\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [0] & 
// ((\my_slc|memory_subsystem|hex_data [1]) # (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [2]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \my_slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~7_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [5])

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(\my_slc|d0|MDR_register|data_out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~7 .lut_mask = 16'h3030;
defparam \my_slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N11
dffeas \my_slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~9_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [7])

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [7]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~9 .lut_mask = 16'h3300;
defparam \my_slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N19
dffeas \my_slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~8_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~8 .lut_mask = 16'h0F00;
defparam \my_slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N5
dffeas \my_slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~6_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~6 .lut_mask = 16'h0F00;
defparam \my_slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N21
dffeas \my_slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N28
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [6])))) # (!\my_slc|memory_subsystem|hex_data [7] & 
// (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [5]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr6~0 .lut_mask = 16'h4910;
defparam \my_slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N22
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [7])) # (!\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [6]))))) # 
// (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [5]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr5~0 .lut_mask = 16'h98E0;
defparam \my_slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N16
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [5]) # (!\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [7] & 
// (\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [6] & !\my_slc|memory_subsystem|hex_data [4])))

	.dataa(\my_slc|memory_subsystem|hex_data [5]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N26
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [4]))) # (!\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] & 
// !\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [5]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr3~0 .lut_mask = 16'hA118;
defparam \my_slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N24
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [7])) # (!\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [4])))))

	.dataa(\my_slc|memory_subsystem|hex_data [5]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr2~0 .lut_mask = 16'h3710;
defparam \my_slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N2
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [4]) # (!\my_slc|memory_subsystem|hex_data [6])))) # (!\my_slc|memory_subsystem|hex_data [5] & 
// (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [7] $ (!\my_slc|memory_subsystem|hex_data [6]))))

	.dataa(\my_slc|memory_subsystem|hex_data [5]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr1~0 .lut_mask = 16'h6302;
defparam \my_slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N12
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]) # (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [6])))) # (!\my_slc|memory_subsystem|hex_data [4] & 
// ((\my_slc|memory_subsystem|hex_data [5]) # (\my_slc|memory_subsystem|hex_data [7] $ (\my_slc|memory_subsystem|hex_data [6]))))

	.dataa(\my_slc|memory_subsystem|hex_data [5]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \my_slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~13_combout  = (\my_slc|d0|MDR_register|data_out [11] & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out [11]),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~13 .lut_mask = 16'h00F0;
defparam \my_slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y17_N11
dffeas \my_slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~12_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [10])

	.dataa(\my_slc|button_sync[2]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~12 .lut_mask = 16'h5500;
defparam \my_slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y17_N21
dffeas \my_slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~10_combout  = (\my_slc|d0|MDR_register|data_out [8] & !\my_slc|button_sync[2]|q~q )

	.dataa(gnd),
	.datab(\my_slc|d0|MDR_register|data_out [8]),
	.datac(gnd),
	.datad(\my_slc|button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~10 .lut_mask = 16'h00CC;
defparam \my_slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y17_N5
dffeas \my_slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~11_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [9])

	.dataa(\my_slc|button_sync[2]|q~q ),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_register|data_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~11 .lut_mask = 16'h5050;
defparam \my_slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y17_N19
dffeas \my_slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N28
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [9])))) # (!\my_slc|memory_subsystem|hex_data [11] & 
// (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr6~0 .lut_mask = 16'h2094;
defparam \my_slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N26
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [9]))) # (!\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10])))) 
// # (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [8] $ (\my_slc|memory_subsystem|hex_data [9]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr5~0 .lut_mask = 16'hAC48;
defparam \my_slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N24
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [9]) # (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [11] 
// & (!\my_slc|memory_subsystem|hex_data [10] & (!\my_slc|memory_subsystem|hex_data [8] & \my_slc|memory_subsystem|hex_data [9])))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr4~0 .lut_mask = 16'h8908;
defparam \my_slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N14
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8]))) # (!\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & 
// !\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr3~0 .lut_mask = 16'hC214;
defparam \my_slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N8
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & 
// (!\my_slc|memory_subsystem|hex_data [11])) # (!\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8])))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr2~0 .lut_mask = 16'h5074;
defparam \my_slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N30
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [11] $ (\my_slc|memory_subsystem|hex_data [9])))) # (!\my_slc|memory_subsystem|hex_data [10] & 
// (!\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8]) # (\my_slc|memory_subsystem|hex_data [9]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr1~0 .lut_mask = 16'h5190;
defparam \my_slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y17_N16
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]) # (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [9])))) # (!\my_slc|memory_subsystem|hex_data [8] & 
// ((\my_slc|memory_subsystem|hex_data [9]) # (\my_slc|memory_subsystem|hex_data [11] $ (\my_slc|memory_subsystem|hex_data [10]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \my_slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N30
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~15_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [13])

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [13]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~15 .lut_mask = 16'h3300;
defparam \my_slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N31
dffeas \my_slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~16_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~16 .lut_mask = 16'h0F00;
defparam \my_slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N25
dffeas \my_slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~17_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|button_sync[2]|q~q ),
	.datad(\my_slc|d0|MDR_register|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~17 .lut_mask = 16'h0F00;
defparam \my_slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N27
dffeas \my_slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~14_combout  = (!\my_slc|button_sync[2]|q~q  & \my_slc|d0|MDR_register|data_out [12])

	.dataa(gnd),
	.datab(\my_slc|button_sync[2]|q~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_register|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~14 .lut_mask = 16'h3300;
defparam \my_slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N29
dffeas \my_slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N0
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [15] $ (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [14] 
// & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [13] $ (!\my_slc|memory_subsystem|hex_data [15]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr6~0 .lut_mask = 16'h6104;
defparam \my_slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N10
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]))) # (!\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data 
// [14])))) # (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N12
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [13]) # (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data 
// [14] & (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & !\my_slc|memory_subsystem|hex_data [12])))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N14
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12]))) # (!\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] 
// & !\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N4
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (((!\my_slc|memory_subsystem|hex_data [15] & \my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data 
// [14] & (!\my_slc|memory_subsystem|hex_data [15])) # (!\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12])))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr2~0 .lut_mask = 16'h1F04;
defparam \my_slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N2
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [12]) # (!\my_slc|memory_subsystem|hex_data [14])))) # (!\my_slc|memory_subsystem|hex_data 
// [13] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [14] $ (!\my_slc|memory_subsystem|hex_data [15]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr1~0 .lut_mask = 16'h4B02;
defparam \my_slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N8
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]) # (\my_slc|memory_subsystem|hex_data [13] $ (\my_slc|memory_subsystem|hex_data [14])))) # (!\my_slc|memory_subsystem|hex_data [12] 
// & ((\my_slc|memory_subsystem|hex_data [13]) # (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [15]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [15]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \my_slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y1_N12
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr6~0_combout  = (\my_slc|d0|PC_register|data_out [3] & (\my_slc|d0|PC_register|data_out [0] & (\my_slc|d0|PC_register|data_out [2] $ (\my_slc|d0|PC_register|data_out [1])))) # (!\my_slc|d0|PC_register|data_out [3] & 
// (!\my_slc|d0|PC_register|data_out [1] & (\my_slc|d0|PC_register|data_out [0] $ (\my_slc|d0|PC_register|data_out [2]))))

	.dataa(\my_slc|d0|PC_register|data_out [3]),
	.datab(\my_slc|d0|PC_register|data_out [0]),
	.datac(\my_slc|d0|PC_register|data_out [2]),
	.datad(\my_slc|d0|PC_register|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr6~0 .lut_mask = 16'h0894;
defparam \my_slc|hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y1_N26
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr5~0_combout  = (\my_slc|d0|PC_register|data_out [3] & ((\my_slc|d0|PC_register|data_out [0] & ((\my_slc|d0|PC_register|data_out [1]))) # (!\my_slc|d0|PC_register|data_out [0] & (\my_slc|d0|PC_register|data_out [2])))) # 
// (!\my_slc|d0|PC_register|data_out [3] & (\my_slc|d0|PC_register|data_out [2] & (\my_slc|d0|PC_register|data_out [0] $ (\my_slc|d0|PC_register|data_out [1]))))

	.dataa(\my_slc|d0|PC_register|data_out [3]),
	.datab(\my_slc|d0|PC_register|data_out [0]),
	.datac(\my_slc|d0|PC_register|data_out [2]),
	.datad(\my_slc|d0|PC_register|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr5~0 .lut_mask = 16'hB860;
defparam \my_slc|hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y1_N4
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr4~0_combout  = (\my_slc|d0|PC_register|data_out [3] & (\my_slc|d0|PC_register|data_out [2] & ((\my_slc|d0|PC_register|data_out [1]) # (!\my_slc|d0|PC_register|data_out [0])))) # (!\my_slc|d0|PC_register|data_out [3] & 
// (!\my_slc|d0|PC_register|data_out [0] & (!\my_slc|d0|PC_register|data_out [2] & \my_slc|d0|PC_register|data_out [1])))

	.dataa(\my_slc|d0|PC_register|data_out [3]),
	.datab(\my_slc|d0|PC_register|data_out [0]),
	.datac(\my_slc|d0|PC_register|data_out [2]),
	.datad(\my_slc|d0|PC_register|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr4~0 .lut_mask = 16'hA120;
defparam \my_slc|hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y1_N6
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr3~0_combout  = (\my_slc|d0|PC_register|data_out [1] & ((\my_slc|d0|PC_register|data_out [0] & ((\my_slc|d0|PC_register|data_out [2]))) # (!\my_slc|d0|PC_register|data_out [0] & (\my_slc|d0|PC_register|data_out [3] & 
// !\my_slc|d0|PC_register|data_out [2])))) # (!\my_slc|d0|PC_register|data_out [1] & (!\my_slc|d0|PC_register|data_out [3] & (\my_slc|d0|PC_register|data_out [0] $ (\my_slc|d0|PC_register|data_out [2]))))

	.dataa(\my_slc|d0|PC_register|data_out [3]),
	.datab(\my_slc|d0|PC_register|data_out [0]),
	.datac(\my_slc|d0|PC_register|data_out [2]),
	.datad(\my_slc|d0|PC_register|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr3~0 .lut_mask = 16'hC214;
defparam \my_slc|hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y1_N28
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr2~0_combout  = (\my_slc|d0|PC_register|data_out [1] & (!\my_slc|d0|PC_register|data_out [3] & (\my_slc|d0|PC_register|data_out [0]))) # (!\my_slc|d0|PC_register|data_out [1] & ((\my_slc|d0|PC_register|data_out [2] & 
// (!\my_slc|d0|PC_register|data_out [3])) # (!\my_slc|d0|PC_register|data_out [2] & ((\my_slc|d0|PC_register|data_out [0])))))

	.dataa(\my_slc|d0|PC_register|data_out [3]),
	.datab(\my_slc|d0|PC_register|data_out [0]),
	.datac(\my_slc|d0|PC_register|data_out [2]),
	.datad(\my_slc|d0|PC_register|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr2~0 .lut_mask = 16'h445C;
defparam \my_slc|hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y1_N10
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr1~0_combout  = (\my_slc|d0|PC_register|data_out [0] & (\my_slc|d0|PC_register|data_out [3] $ (((\my_slc|d0|PC_register|data_out [1]) # (!\my_slc|d0|PC_register|data_out [2]))))) # (!\my_slc|d0|PC_register|data_out [0] & 
// (!\my_slc|d0|PC_register|data_out [3] & (!\my_slc|d0|PC_register|data_out [2] & \my_slc|d0|PC_register|data_out [1])))

	.dataa(\my_slc|d0|PC_register|data_out [3]),
	.datab(\my_slc|d0|PC_register|data_out [0]),
	.datac(\my_slc|d0|PC_register|data_out [2]),
	.datad(\my_slc|d0|PC_register|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr1~0 .lut_mask = 16'h4584;
defparam \my_slc|hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y1_N24
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr0~0_combout  = (\my_slc|d0|PC_register|data_out [0] & ((\my_slc|d0|PC_register|data_out [3]) # (\my_slc|d0|PC_register|data_out [2] $ (\my_slc|d0|PC_register|data_out [1])))) # (!\my_slc|d0|PC_register|data_out [0] & 
// ((\my_slc|d0|PC_register|data_out [1]) # (\my_slc|d0|PC_register|data_out [3] $ (\my_slc|d0|PC_register|data_out [2]))))

	.dataa(\my_slc|d0|PC_register|data_out [3]),
	.datab(\my_slc|d0|PC_register|data_out [0]),
	.datac(\my_slc|d0|PC_register|data_out [2]),
	.datad(\my_slc|d0|PC_register|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \my_slc|hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr6~0_combout  = (\my_slc|d0|PC_register|data_out [7] & (\my_slc|d0|PC_register|data_out [4] & (\my_slc|d0|PC_register|data_out [5] $ (\my_slc|d0|PC_register|data_out [6])))) # (!\my_slc|d0|PC_register|data_out [7] & 
// (!\my_slc|d0|PC_register|data_out [5] & (\my_slc|d0|PC_register|data_out [6] $ (\my_slc|d0|PC_register|data_out [4]))))

	.dataa(\my_slc|d0|PC_register|data_out [5]),
	.datab(\my_slc|d0|PC_register|data_out [7]),
	.datac(\my_slc|d0|PC_register|data_out [6]),
	.datad(\my_slc|d0|PC_register|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr6~0 .lut_mask = 16'h4910;
defparam \my_slc|hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N6
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr5~0_combout  = (\my_slc|d0|PC_register|data_out [5] & ((\my_slc|d0|PC_register|data_out [4] & (\my_slc|d0|PC_register|data_out [7])) # (!\my_slc|d0|PC_register|data_out [4] & ((\my_slc|d0|PC_register|data_out [6]))))) # 
// (!\my_slc|d0|PC_register|data_out [5] & (\my_slc|d0|PC_register|data_out [6] & (\my_slc|d0|PC_register|data_out [7] $ (\my_slc|d0|PC_register|data_out [4]))))

	.dataa(\my_slc|d0|PC_register|data_out [5]),
	.datab(\my_slc|d0|PC_register|data_out [7]),
	.datac(\my_slc|d0|PC_register|data_out [6]),
	.datad(\my_slc|d0|PC_register|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr5~0 .lut_mask = 16'h98E0;
defparam \my_slc|hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N24
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr4~0_combout  = (\my_slc|d0|PC_register|data_out [7] & (\my_slc|d0|PC_register|data_out [6] & ((\my_slc|d0|PC_register|data_out [5]) # (!\my_slc|d0|PC_register|data_out [4])))) # (!\my_slc|d0|PC_register|data_out [7] & 
// (\my_slc|d0|PC_register|data_out [5] & (!\my_slc|d0|PC_register|data_out [6] & !\my_slc|d0|PC_register|data_out [4])))

	.dataa(\my_slc|d0|PC_register|data_out [5]),
	.datab(\my_slc|d0|PC_register|data_out [7]),
	.datac(\my_slc|d0|PC_register|data_out [6]),
	.datad(\my_slc|d0|PC_register|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N10
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr3~0_combout  = (\my_slc|d0|PC_register|data_out [5] & ((\my_slc|d0|PC_register|data_out [6] & ((\my_slc|d0|PC_register|data_out [4]))) # (!\my_slc|d0|PC_register|data_out [6] & (\my_slc|d0|PC_register|data_out [7] & 
// !\my_slc|d0|PC_register|data_out [4])))) # (!\my_slc|d0|PC_register|data_out [5] & (!\my_slc|d0|PC_register|data_out [7] & (\my_slc|d0|PC_register|data_out [6] $ (\my_slc|d0|PC_register|data_out [4]))))

	.dataa(\my_slc|d0|PC_register|data_out [5]),
	.datab(\my_slc|d0|PC_register|data_out [7]),
	.datac(\my_slc|d0|PC_register|data_out [6]),
	.datad(\my_slc|d0|PC_register|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr3~0 .lut_mask = 16'hA118;
defparam \my_slc|hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N4
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr2~0_combout  = (\my_slc|d0|PC_register|data_out [5] & (!\my_slc|d0|PC_register|data_out [7] & ((\my_slc|d0|PC_register|data_out [4])))) # (!\my_slc|d0|PC_register|data_out [5] & ((\my_slc|d0|PC_register|data_out [6] & 
// (!\my_slc|d0|PC_register|data_out [7])) # (!\my_slc|d0|PC_register|data_out [6] & ((\my_slc|d0|PC_register|data_out [4])))))

	.dataa(\my_slc|d0|PC_register|data_out [5]),
	.datab(\my_slc|d0|PC_register|data_out [7]),
	.datac(\my_slc|d0|PC_register|data_out [6]),
	.datad(\my_slc|d0|PC_register|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr2~0 .lut_mask = 16'h3710;
defparam \my_slc|hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N22
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr1~0_combout  = (\my_slc|d0|PC_register|data_out [5] & (!\my_slc|d0|PC_register|data_out [7] & ((\my_slc|d0|PC_register|data_out [4]) # (!\my_slc|d0|PC_register|data_out [6])))) # (!\my_slc|d0|PC_register|data_out [5] & 
// (\my_slc|d0|PC_register|data_out [4] & (\my_slc|d0|PC_register|data_out [7] $ (!\my_slc|d0|PC_register|data_out [6]))))

	.dataa(\my_slc|d0|PC_register|data_out [5]),
	.datab(\my_slc|d0|PC_register|data_out [7]),
	.datac(\my_slc|d0|PC_register|data_out [6]),
	.datad(\my_slc|d0|PC_register|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr1~0 .lut_mask = 16'h6302;
defparam \my_slc|hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N0
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr0~0_combout  = (\my_slc|d0|PC_register|data_out [4] & ((\my_slc|d0|PC_register|data_out [7]) # (\my_slc|d0|PC_register|data_out [5] $ (\my_slc|d0|PC_register|data_out [6])))) # (!\my_slc|d0|PC_register|data_out [4] & 
// ((\my_slc|d0|PC_register|data_out [5]) # (\my_slc|d0|PC_register|data_out [7] $ (\my_slc|d0|PC_register|data_out [6]))))

	.dataa(\my_slc|d0|PC_register|data_out [5]),
	.datab(\my_slc|d0|PC_register|data_out [7]),
	.datac(\my_slc|d0|PC_register|data_out [6]),
	.datad(\my_slc|d0|PC_register|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \my_slc|hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N24
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr6~0_combout  = (\my_slc|d0|PC_register|data_out [11] & (\my_slc|d0|PC_register|data_out [8] & (\my_slc|d0|PC_register|data_out [9] $ (\my_slc|d0|PC_register|data_out [10])))) # (!\my_slc|d0|PC_register|data_out [11] & 
// (!\my_slc|d0|PC_register|data_out [9] & (\my_slc|d0|PC_register|data_out [8] $ (\my_slc|d0|PC_register|data_out [10]))))

	.dataa(\my_slc|d0|PC_register|data_out [8]),
	.datab(\my_slc|d0|PC_register|data_out [11]),
	.datac(\my_slc|d0|PC_register|data_out [9]),
	.datad(\my_slc|d0|PC_register|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr6~0 .lut_mask = 16'h0982;
defparam \my_slc|hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N26
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr5~0_combout  = (\my_slc|d0|PC_register|data_out [11] & ((\my_slc|d0|PC_register|data_out [8] & (\my_slc|d0|PC_register|data_out [9])) # (!\my_slc|d0|PC_register|data_out [8] & ((\my_slc|d0|PC_register|data_out [10]))))) # 
// (!\my_slc|d0|PC_register|data_out [11] & (\my_slc|d0|PC_register|data_out [10] & (\my_slc|d0|PC_register|data_out [8] $ (\my_slc|d0|PC_register|data_out [9]))))

	.dataa(\my_slc|d0|PC_register|data_out [8]),
	.datab(\my_slc|d0|PC_register|data_out [11]),
	.datac(\my_slc|d0|PC_register|data_out [9]),
	.datad(\my_slc|d0|PC_register|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr5~0 .lut_mask = 16'hD680;
defparam \my_slc|hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N4
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr4~0_combout  = (\my_slc|d0|PC_register|data_out [11] & (\my_slc|d0|PC_register|data_out [10] & ((\my_slc|d0|PC_register|data_out [9]) # (!\my_slc|d0|PC_register|data_out [8])))) # (!\my_slc|d0|PC_register|data_out [11] & 
// (!\my_slc|d0|PC_register|data_out [8] & (\my_slc|d0|PC_register|data_out [9] & !\my_slc|d0|PC_register|data_out [10])))

	.dataa(\my_slc|d0|PC_register|data_out [8]),
	.datab(\my_slc|d0|PC_register|data_out [11]),
	.datac(\my_slc|d0|PC_register|data_out [9]),
	.datad(\my_slc|d0|PC_register|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr4~0 .lut_mask = 16'hC410;
defparam \my_slc|hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N30
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr3~0_combout  = (\my_slc|d0|PC_register|data_out [9] & ((\my_slc|d0|PC_register|data_out [8] & ((\my_slc|d0|PC_register|data_out [10]))) # (!\my_slc|d0|PC_register|data_out [8] & (\my_slc|d0|PC_register|data_out [11] & 
// !\my_slc|d0|PC_register|data_out [10])))) # (!\my_slc|d0|PC_register|data_out [9] & (!\my_slc|d0|PC_register|data_out [11] & (\my_slc|d0|PC_register|data_out [8] $ (\my_slc|d0|PC_register|data_out [10]))))

	.dataa(\my_slc|d0|PC_register|data_out [8]),
	.datab(\my_slc|d0|PC_register|data_out [11]),
	.datac(\my_slc|d0|PC_register|data_out [9]),
	.datad(\my_slc|d0|PC_register|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr3~0 .lut_mask = 16'hA142;
defparam \my_slc|hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N0
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr2~0_combout  = (\my_slc|d0|PC_register|data_out [9] & (\my_slc|d0|PC_register|data_out [8] & (!\my_slc|d0|PC_register|data_out [11]))) # (!\my_slc|d0|PC_register|data_out [9] & ((\my_slc|d0|PC_register|data_out [10] & 
// ((!\my_slc|d0|PC_register|data_out [11]))) # (!\my_slc|d0|PC_register|data_out [10] & (\my_slc|d0|PC_register|data_out [8]))))

	.dataa(\my_slc|d0|PC_register|data_out [8]),
	.datab(\my_slc|d0|PC_register|data_out [11]),
	.datac(\my_slc|d0|PC_register|data_out [9]),
	.datad(\my_slc|d0|PC_register|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr2~0 .lut_mask = 16'h232A;
defparam \my_slc|hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N18
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr1~0_combout  = (\my_slc|d0|PC_register|data_out [8] & (\my_slc|d0|PC_register|data_out [11] $ (((\my_slc|d0|PC_register|data_out [9]) # (!\my_slc|d0|PC_register|data_out [10]))))) # (!\my_slc|d0|PC_register|data_out [8] & 
// (!\my_slc|d0|PC_register|data_out [11] & (\my_slc|d0|PC_register|data_out [9] & !\my_slc|d0|PC_register|data_out [10])))

	.dataa(\my_slc|d0|PC_register|data_out [8]),
	.datab(\my_slc|d0|PC_register|data_out [11]),
	.datac(\my_slc|d0|PC_register|data_out [9]),
	.datad(\my_slc|d0|PC_register|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr1~0 .lut_mask = 16'h2832;
defparam \my_slc|hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N12
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr0~0_combout  = (\my_slc|d0|PC_register|data_out [8] & ((\my_slc|d0|PC_register|data_out [11]) # (\my_slc|d0|PC_register|data_out [9] $ (\my_slc|d0|PC_register|data_out [10])))) # (!\my_slc|d0|PC_register|data_out [8] & 
// ((\my_slc|d0|PC_register|data_out [9]) # (\my_slc|d0|PC_register|data_out [11] $ (\my_slc|d0|PC_register|data_out [10]))))

	.dataa(\my_slc|d0|PC_register|data_out [8]),
	.datab(\my_slc|d0|PC_register|data_out [11]),
	.datac(\my_slc|d0|PC_register|data_out [9]),
	.datad(\my_slc|d0|PC_register|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \my_slc|hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N24
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr6~0_combout  = (\my_slc|d0|PC_register|data_out [14] & (!\my_slc|d0|PC_register|data_out [13] & (\my_slc|d0|PC_register|data_out [12] $ (!\my_slc|d0|PC_register|data_out [15])))) # (!\my_slc|d0|PC_register|data_out [14] & 
// (\my_slc|d0|PC_register|data_out [12] & (\my_slc|d0|PC_register|data_out [13] $ (!\my_slc|d0|PC_register|data_out [15]))))

	.dataa(\my_slc|d0|PC_register|data_out [12]),
	.datab(\my_slc|d0|PC_register|data_out [14]),
	.datac(\my_slc|d0|PC_register|data_out [13]),
	.datad(\my_slc|d0|PC_register|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr6~0 .lut_mask = 16'h2806;
defparam \my_slc|hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N16
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr5~0_combout  = (\my_slc|d0|PC_register|data_out [15] & ((\my_slc|d0|PC_register|data_out [12] & (\my_slc|d0|PC_register|data_out [13])) # (!\my_slc|d0|PC_register|data_out [12] & ((\my_slc|d0|PC_register|data_out [14]))))) # 
// (!\my_slc|d0|PC_register|data_out [15] & (\my_slc|d0|PC_register|data_out [14] & (\my_slc|d0|PC_register|data_out [12] $ (\my_slc|d0|PC_register|data_out [13]))))

	.dataa(\my_slc|d0|PC_register|data_out [15]),
	.datab(\my_slc|d0|PC_register|data_out [12]),
	.datac(\my_slc|d0|PC_register|data_out [13]),
	.datad(\my_slc|d0|PC_register|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr5~0 .lut_mask = 16'hB680;
defparam \my_slc|hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N6
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr4~0_combout  = (\my_slc|d0|PC_register|data_out [15] & (\my_slc|d0|PC_register|data_out [14] & ((\my_slc|d0|PC_register|data_out [13]) # (!\my_slc|d0|PC_register|data_out [12])))) # (!\my_slc|d0|PC_register|data_out [15] & 
// (!\my_slc|d0|PC_register|data_out [12] & (\my_slc|d0|PC_register|data_out [13] & !\my_slc|d0|PC_register|data_out [14])))

	.dataa(\my_slc|d0|PC_register|data_out [15]),
	.datab(\my_slc|d0|PC_register|data_out [12]),
	.datac(\my_slc|d0|PC_register|data_out [13]),
	.datad(\my_slc|d0|PC_register|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr4~0 .lut_mask = 16'hA210;
defparam \my_slc|hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N8
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr3~0_combout  = (\my_slc|d0|PC_register|data_out [13] & ((\my_slc|d0|PC_register|data_out [12] & ((\my_slc|d0|PC_register|data_out [14]))) # (!\my_slc|d0|PC_register|data_out [12] & (\my_slc|d0|PC_register|data_out [15] & 
// !\my_slc|d0|PC_register|data_out [14])))) # (!\my_slc|d0|PC_register|data_out [13] & (!\my_slc|d0|PC_register|data_out [15] & (\my_slc|d0|PC_register|data_out [12] $ (\my_slc|d0|PC_register|data_out [14]))))

	.dataa(\my_slc|d0|PC_register|data_out [15]),
	.datab(\my_slc|d0|PC_register|data_out [12]),
	.datac(\my_slc|d0|PC_register|data_out [13]),
	.datad(\my_slc|d0|PC_register|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr3~0 .lut_mask = 16'hC124;
defparam \my_slc|hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N0
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr2~0_combout  = (\my_slc|d0|PC_register|data_out [13] & (!\my_slc|d0|PC_register|data_out [15] & (\my_slc|d0|PC_register|data_out [12]))) # (!\my_slc|d0|PC_register|data_out [13] & ((\my_slc|d0|PC_register|data_out [14] & 
// (!\my_slc|d0|PC_register|data_out [15])) # (!\my_slc|d0|PC_register|data_out [14] & ((\my_slc|d0|PC_register|data_out [12])))))

	.dataa(\my_slc|d0|PC_register|data_out [15]),
	.datab(\my_slc|d0|PC_register|data_out [13]),
	.datac(\my_slc|d0|PC_register|data_out [12]),
	.datad(\my_slc|d0|PC_register|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr2~0 .lut_mask = 16'h5170;
defparam \my_slc|hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N18
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr1~0_combout  = (\my_slc|d0|PC_register|data_out [12] & (\my_slc|d0|PC_register|data_out [15] $ (((\my_slc|d0|PC_register|data_out [13]) # (!\my_slc|d0|PC_register|data_out [14]))))) # (!\my_slc|d0|PC_register|data_out [12] & 
// (!\my_slc|d0|PC_register|data_out [14] & (\my_slc|d0|PC_register|data_out [13] & !\my_slc|d0|PC_register|data_out [15])))

	.dataa(\my_slc|d0|PC_register|data_out [12]),
	.datab(\my_slc|d0|PC_register|data_out [14]),
	.datac(\my_slc|d0|PC_register|data_out [13]),
	.datad(\my_slc|d0|PC_register|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr1~0 .lut_mask = 16'h08B2;
defparam \my_slc|hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N30
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr0~0_combout  = (\my_slc|d0|PC_register|data_out [12] & ((\my_slc|d0|PC_register|data_out [15]) # (\my_slc|d0|PC_register|data_out [13] $ (\my_slc|d0|PC_register|data_out [14])))) # (!\my_slc|d0|PC_register|data_out [12] & 
// ((\my_slc|d0|PC_register|data_out [13]) # (\my_slc|d0|PC_register|data_out [15] $ (\my_slc|d0|PC_register|data_out [14]))))

	.dataa(\my_slc|d0|PC_register|data_out [15]),
	.datab(\my_slc|d0|PC_register|data_out [12]),
	.datac(\my_slc|d0|PC_register|data_out [13]),
	.datad(\my_slc|d0|PC_register|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \my_slc|hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule
