
STM32F303K8_NUCLEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f30  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080020b8  080020b8  000120b8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080020f4  080020f4  000120f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080020f8  080020f8  000120f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  080020fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          000001ac  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200001bc  200001bc  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000dead  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002554  00000000  00000000  0002deed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    00004909  00000000  00000000  00030441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000750  00000000  00000000  00034d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 000009c0  00000000  00000000  000354a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00016fc3  00000000  00000000  00035e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000ba0d  00000000  00000000  0004ce23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0007fda3  00000000  00000000  00058830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000d85d3  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000012dc  00000000  00000000  000d8628  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080020a0 	.word	0x080020a0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080020a0 	.word	0x080020a0

080001c8 <MX_CAN1_Init>:

/* Private functions ---------------------------------------------------------*/

/* USART2 init function */
void MX_CAN1_Init(void)
{
 80001c8:	b510      	push	{r4, lr}
    CAN_FilterTypeDef  sFilterConfig;

    /* Configure the CAN peripheral */
    hcan.Instance = CANx;  
 80001ca:	481e      	ldr	r0, [pc, #120]	; (8000244 <MX_CAN1_Init+0x7c>)
    hcan.Init.TransmitFifoPriority = DISABLE;
    hcan.Init.Mode = CAN_MODE_NORMAL;
    hcan.Init.SyncJumpWidth = CAN_SJW_3TQ;
    hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
    hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
    hcan.Init.Prescaler = 4;
 80001cc:	4a1e      	ldr	r2, [pc, #120]	; (8000248 <MX_CAN1_Init+0x80>)
 80001ce:	2304      	movs	r3, #4
    hcan.Init.SyncJumpWidth = CAN_SJW_3TQ;
 80001d0:	2400      	movs	r4, #0
    hcan.Init.Prescaler = 4;
 80001d2:	e9c0 2300 	strd	r2, r3, [r0]
    hcan.Init.SyncJumpWidth = CAN_SJW_3TQ;
 80001d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80001da:	e9c0 4302 	strd	r4, r3, [r0, #8]
    hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80001de:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 80001e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80001e6:	e9c0 1304 	strd	r1, r3, [r0, #16]
    hcan.Init.TimeTriggeredMode = DISABLE;
 80001ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
{
 80001ee:	b08a      	sub	sp, #40	; 0x28
    hcan.Init.TimeTriggeredMode = DISABLE;
 80001f0:	6183      	str	r3, [r0, #24]
    hcan.Init.ReceiveFifoLocked = DISABLE;
 80001f2:	8384      	strh	r4, [r0, #28]
    if (HAL_CAN_Init(&hcan) != HAL_OK)
 80001f4:	f000 faf4 	bl	80007e0 <HAL_CAN_Init>
 80001f8:	b108      	cbz	r0, 80001fe <MX_CAN1_Init+0x36>
    {
        Error_Handler();
 80001fa:	f000 f8e7 	bl	80003cc <Error_Handler>
    }

    /* Configure the CAN Filter */
    sFilterConfig.FilterBank = 0;
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80001fe:	2301      	movs	r3, #1
 8000200:	9307      	str	r3, [sp, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
    sFilterConfig.FilterIdLow = 0x0000;
    sFilterConfig.FilterMaskIdHigh = 0x0000;
    sFilterConfig.FilterMaskIdLow = 0x0000;
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
 8000202:	9308      	str	r3, [sp, #32]
    sFilterConfig.SlaveStartFilterBank = 14;
    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000204:	480f      	ldr	r0, [pc, #60]	; (8000244 <MX_CAN1_Init+0x7c>)
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000206:	9404      	str	r4, [sp, #16]
    sFilterConfig.SlaveStartFilterBank = 14;
 8000208:	230e      	movs	r3, #14
    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 800020a:	4669      	mov	r1, sp
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800020c:	e9cd 4405 	strd	r4, r4, [sp, #20]
    sFilterConfig.FilterIdLow = 0x0000;
 8000210:	e9cd 4400 	strd	r4, r4, [sp]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8000214:	e9cd 4402 	strd	r4, r4, [sp, #8]
    sFilterConfig.SlaveStartFilterBank = 14;
 8000218:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 800021a:	f000 fb5c 	bl	80008d6 <HAL_CAN_ConfigFilter>
 800021e:	b108      	cbz	r0, 8000224 <MX_CAN1_Init+0x5c>
    {
        Error_Handler();
 8000220:	f000 f8d4 	bl	80003cc <Error_Handler>
    }

    /* Start the CAN peripheral */
    if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000224:	4807      	ldr	r0, [pc, #28]	; (8000244 <MX_CAN1_Init+0x7c>)
 8000226:	f000 fbc5 	bl	80009b4 <HAL_CAN_Start>
 800022a:	b108      	cbz	r0, 8000230 <MX_CAN1_Init+0x68>
    {
        Error_Handler();
 800022c:	f000 f8ce 	bl	80003cc <Error_Handler>
    }

    /* Activate CAN RX notification */
    if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK)
 8000230:	4804      	ldr	r0, [pc, #16]	; (8000244 <MX_CAN1_Init+0x7c>)
 8000232:	2102      	movs	r1, #2
 8000234:	f000 fcb3 	bl	8000b9e <HAL_CAN_ActivateNotification>
 8000238:	b108      	cbz	r0, 800023e <MX_CAN1_Init+0x76>
    {
        Error_Handler();
 800023a:	f000 f8c7 	bl	80003cc <Error_Handler>
    }
}
 800023e:	b00a      	add	sp, #40	; 0x28
 8000240:	bd10      	pop	{r4, pc}
 8000242:	bf00      	nop
 8000244:	20000050 	.word	0x20000050
 8000248:	40006400 	.word	0x40006400

0800024c <HAL_CAN_MspInit>:
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
    GPIO_InitTypeDef   GPIO_InitStruct; 
    
    /* CAN1 Periph clock enable */
    CANx_CLK_ENABLE();
 800024c:	4b1d      	ldr	r3, [pc, #116]	; (80002c4 <HAL_CAN_MspInit+0x78>)
{
 800024e:	b5f0      	push	{r4, r5, r6, r7, lr}
    CANx_CLK_ENABLE();
 8000250:	69da      	ldr	r2, [r3, #28]
 8000252:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000256:	61da      	str	r2, [r3, #28]
 8000258:	69da      	ldr	r2, [r3, #28]
{
 800025a:	b089      	sub	sp, #36	; 0x24
    CANx_CLK_ENABLE();
 800025c:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8000260:	9201      	str	r2, [sp, #4]
 8000262:	9a01      	ldr	r2, [sp, #4]
    
    /* Enable GPIO clock */
    CANx_GPIO_CLK_ENABLE(); 
 8000264:	695a      	ldr	r2, [r3, #20]
 8000266:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800026a:	615a      	str	r2, [r3, #20]
 800026c:	695b      	ldr	r3, [r3, #20]
 800026e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000272:	9302      	str	r3, [sp, #8]
    
    /* CAN1 TX GPIO pin configuration */
    GPIO_InitStruct.Pin = CANx_TX_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000274:	2401      	movs	r4, #1
    CANx_GPIO_CLK_ENABLE(); 
 8000276:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000278:	2702      	movs	r7, #2
 800027a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800027e:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate =  CANx_TX_AF;    
 8000280:	2509      	movs	r5, #9
    HAL_GPIO_Init(CANx_TX_GPIO_PORT, &GPIO_InitStruct); 
 8000282:	a903      	add	r1, sp, #12
 8000284:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000288:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800028c:	e9cd 4605 	strd	r4, r6, [sp, #20]
    GPIO_InitStruct.Alternate =  CANx_TX_AF;    
 8000290:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(CANx_TX_GPIO_PORT, &GPIO_InitStruct); 
 8000292:	f000 fed9 	bl	8001048 <HAL_GPIO_Init>
    
    /* CAN1 RX GPIO pin configuration */
    GPIO_InitStruct.Pin = CANx_RX_PIN;
 8000296:	f44f 6300 	mov.w	r3, #2048	; 0x800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Alternate =  CANx_RX_AF;    
    HAL_GPIO_Init(CANx_RX_GPIO_PORT, &GPIO_InitStruct); 
 800029a:	a903      	add	r1, sp, #12
 800029c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002a0:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002a4:	e9cd 4605 	strd	r4, r6, [sp, #20]
    GPIO_InitStruct.Alternate =  CANx_RX_AF;    
 80002a8:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(CANx_RX_GPIO_PORT, &GPIO_InitStruct); 
 80002aa:	f000 fecd 	bl	8001048 <HAL_GPIO_Init>
    
    /* NVIC configuration for CAN1 Reception complete interrupt */
    HAL_NVIC_SetPriority(CANx_RX_IRQn, 1, 0);
 80002ae:	2200      	movs	r2, #0
 80002b0:	4621      	mov	r1, r4
 80002b2:	2014      	movs	r0, #20
 80002b4:	f000 fda0 	bl	8000df8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CANx_RX_IRQn);
 80002b8:	2014      	movs	r0, #20
 80002ba:	f000 fdcf 	bl	8000e5c <HAL_NVIC_EnableIRQ>
}
 80002be:	b009      	add	sp, #36	; 0x24
 80002c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40021000 	.word	0x40021000

080002c8 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80002c8:	b510      	push	{r4, lr}
	/* Get RX message */
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx) != HAL_OK)
 80002ca:	4b19      	ldr	r3, [pc, #100]	; (8000330 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 80002cc:	4a19      	ldr	r2, [pc, #100]	; (8000334 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80002ce:	2100      	movs	r1, #0
 80002d0:	f000 fbee 	bl	8000ab0 <HAL_CAN_GetRxMessage>
 80002d4:	b108      	cbz	r0, 80002da <HAL_CAN_RxFifo0MsgPendingCallback+0x12>
		Error_Handler();
 80002d6:	f000 f879 	bl	80003cc <Error_Handler>

	if (can_rx_header.DLC == CAN_DATA_LENGTH)
 80002da:	4c16      	ldr	r4, [pc, #88]	; (8000334 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80002dc:	6923      	ldr	r3, [r4, #16]
 80002de:	2b04      	cmp	r3, #4
 80002e0:	d11c      	bne.n	800031c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>
	{
		usart_tx[0] = ((can_rx_header.StdId & 0x0000FF00) >> 8);
 80002e2:	4915      	ldr	r1, [pc, #84]	; (8000338 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80002e4:	6823      	ldr	r3, [r4, #0]
		usart_tx[1] = (can_rx_header.StdId & 0x000000FF);
 80002e6:	704b      	strb	r3, [r1, #1]
		usart_tx[0] = ((can_rx_header.StdId & 0x0000FF00) >> 8);
 80002e8:	0a1a      	lsrs	r2, r3, #8
		usart_tx[2] = can_rx[0];
 80002ea:	4b11      	ldr	r3, [pc, #68]	; (8000330 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
		usart_tx[0] = ((can_rx_header.StdId & 0x0000FF00) >> 8);
 80002ec:	700a      	strb	r2, [r1, #0]
		usart_tx[2] = can_rx[0];
 80002ee:	781a      	ldrb	r2, [r3, #0]
 80002f0:	708a      	strb	r2, [r1, #2]
		usart_tx[3] = can_rx[1];
 80002f2:	785a      	ldrb	r2, [r3, #1]
 80002f4:	70ca      	strb	r2, [r1, #3]
		usart_tx[4] = can_rx[2];
 80002f6:	789a      	ldrb	r2, [r3, #2]
		usart_tx[5] = can_rx[3];
 80002f8:	78db      	ldrb	r3, [r3, #3]
 80002fa:	714b      	strb	r3, [r1, #5]
		usart_tx[6] = (uint8_t)((usart_tx_msg_cnt & 0xFF00) >> 8);
 80002fc:	4b0f      	ldr	r3, [pc, #60]	; (800033c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
		usart_tx[4] = can_rx[2];
 80002fe:	710a      	strb	r2, [r1, #4]
		usart_tx[6] = (uint8_t)((usart_tx_msg_cnt & 0xFF00) >> 8);
 8000300:	881b      	ldrh	r3, [r3, #0]
		usart_tx[7] = (uint8_t)(usart_tx_msg_cnt & 0x00FF);
 8000302:	71cb      	strb	r3, [r1, #7]
		usart_tx[6] = (uint8_t)((usart_tx_msg_cnt & 0xFF00) >> 8);
 8000304:	0a1a      	lsrs	r2, r3, #8
 8000306:	718a      	strb	r2, [r1, #6]
		usart_tx[8] = '\r';
 8000308:	230d      	movs	r3, #13
		usart_tx[9] = '\n';
 800030a:	220a      	movs	r2, #10
		if(HAL_UART_Transmit_DMA(&huart2, (uint8_t*)usart_tx, USART_MSG_LENGTH)!= HAL_OK)
 800030c:	480c      	ldr	r0, [pc, #48]	; (8000340 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
		usart_tx[8] = '\r';
 800030e:	720b      	strb	r3, [r1, #8]
		usart_tx[9] = '\n';
 8000310:	724a      	strb	r2, [r1, #9]
		if(HAL_UART_Transmit_DMA(&huart2, (uint8_t*)usart_tx, USART_MSG_LENGTH)!= HAL_OK)
 8000312:	f001 fb55 	bl	80019c0 <HAL_UART_Transmit_DMA>
 8000316:	b108      	cbz	r0, 800031c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>
			Error_Handler();
 8000318:	f000 f858 	bl	80003cc <Error_Handler>
	}

	/* Display LEDx */
	if (can_rx_header.StdId == ID_PDO_00)
 800031c:	6823      	ldr	r3, [r4, #0]
 800031e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000322:	d104      	bne.n	800032e <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
	{
		BSP_LED_Toggle(LED3);
	}
}
 8000324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		BSP_LED_Toggle(LED3);
 8000328:	2000      	movs	r0, #0
 800032a:	f000 b9d7 	b.w	80006dc <BSP_LED_Toggle>
}
 800032e:	bd10      	pop	{r4, pc}
 8000330:	20000094 	.word	0x20000094
 8000334:	20000034 	.word	0x20000034
 8000338:	200000dc 	.word	0x200000dc
 800033c:	2000002c 	.word	0x2000002c
 8000340:	20000138 	.word	0x20000138

08000344 <SystemClock_Config>:
  *            Flash Latency(WS)              = 2
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 8000344:	b530      	push	{r4, r5, lr}
 8000346:	b091      	sub	sp, #68	; 0x44
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000348:	2218      	movs	r2, #24
 800034a:	2100      	movs	r1, #0
 800034c:	a807      	add	r0, sp, #28
 800034e:	f001 fe9f 	bl	8002090 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000352:	2214      	movs	r2, #20
 8000354:	2100      	movs	r1, #0
 8000356:	a801      	add	r0, sp, #4
 8000358:	f001 fe9a 	bl	8002090 <memset>
  
	/* HSI Oscillator already ON after system reset, activate PLL with HSI as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800035c:	2501      	movs	r5, #1
 800035e:	2310      	movs	r3, #16
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000360:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000362:	e9cd 530a 	strd	r5, r3, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000366:	2200      	movs	r2, #0
 8000368:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800036c:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800036e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000372:	9406      	str	r4, [sp, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000374:	940d      	str	r4, [sp, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000376:	f000 ff2d 	bl	80011d4 <HAL_RCC_OscConfig>
 800037a:	b100      	cbz	r0, 800037e <SystemClock_Config+0x3a>
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
	while(1)
 800037c:	e7fe      	b.n	800037c <SystemClock_Config+0x38>
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800037e:	e9cd 0003 	strd	r0, r0, [sp, #12]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000382:	230f      	movs	r3, #15
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000384:	9005      	str	r0, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000386:	4629      	mov	r1, r5
 8000388:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800038a:	e9cd 3401 	strd	r3, r4, [sp, #4]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800038e:	f001 f9d5 	bl	800173c <HAL_RCC_ClockConfig>
 8000392:	b100      	cbz	r0, 8000396 <SystemClock_Config+0x52>
	while(1)
 8000394:	e7fe      	b.n	8000394 <SystemClock_Config+0x50>
}
 8000396:	b011      	add	sp, #68	; 0x44
 8000398:	bd30      	pop	{r4, r5, pc}
	...

0800039c <main>:
{
 800039c:	b508      	push	{r3, lr}
	HAL_Init();
 800039e:	f000 f9fb 	bl	8000798 <HAL_Init>
	SystemClock_Config();
 80003a2:	f7ff ffcf 	bl	8000344 <SystemClock_Config>
	BSP_LED_Init(LED3);
 80003a6:	2000      	movs	r0, #0
 80003a8:	f000 f970 	bl	800068c <BSP_LED_Init>
	MX_USART2_UART_Init();
 80003ac:	f000 f84a 	bl	8000444 <MX_USART2_UART_Init>
	MX_CAN1_Init();
 80003b0:	f7ff ff0a 	bl	80001c8 <MX_CAN1_Init>
	if (HAL_UART_Receive_IT(&huart2, (uint8_t*)usart_rx, USART_MSG_LENGTH)!= HAL_OK)
 80003b4:	4903      	ldr	r1, [pc, #12]	; (80003c4 <main+0x28>)
 80003b6:	4804      	ldr	r0, [pc, #16]	; (80003c8 <main+0x2c>)
 80003b8:	220a      	movs	r2, #10
 80003ba:	f001 faa9 	bl	8001910 <HAL_UART_Receive_IT>
 80003be:	b100      	cbz	r0, 80003c2 <main+0x26>
	while(1)
 80003c0:	e7fe      	b.n	80003c0 <main+0x24>
	while (1)
 80003c2:	e7fe      	b.n	80003c2 <main+0x26>
 80003c4:	2000012c 	.word	0x2000012c
 80003c8:	20000138 	.word	0x20000138

080003cc <Error_Handler>:
	while(1)
 80003cc:	e7fe      	b.n	80003cc <Error_Handler>
	...

080003d0 <HAL_MspInit>:
  * @param None
  * @retval None
  */
void HAL_MspInit(void)
{
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 80003d0:	4b0a      	ldr	r3, [pc, #40]	; (80003fc <HAL_MspInit+0x2c>)
 80003d2:	699a      	ldr	r2, [r3, #24]
 80003d4:	f042 0201 	orr.w	r2, r2, #1
 80003d8:	619a      	str	r2, [r3, #24]
 80003da:	699a      	ldr	r2, [r3, #24]
{
 80003dc:	b082      	sub	sp, #8
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 80003de:	f002 0201 	and.w	r2, r2, #1
 80003e2:	9200      	str	r2, [sp, #0]
 80003e4:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_PWR_CLK_ENABLE();
 80003e6:	69da      	ldr	r2, [r3, #28]
 80003e8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80003ec:	61da      	str	r2, [r3, #28]
 80003ee:	69db      	ldr	r3, [r3, #28]
 80003f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003f4:	9301      	str	r3, [sp, #4]
 80003f6:	9b01      	ldr	r3, [sp, #4]
}
 80003f8:	b002      	add	sp, #8
 80003fa:	4770      	bx	lr
 80003fc:	40021000 	.word	0x40021000

08000400 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8000400:	4770      	bx	lr

08000402 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000402:	e7fe      	b.n	8000402 <HardFault_Handler>

08000404 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000404:	e7fe      	b.n	8000404 <MemManage_Handler>

08000406 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000406:	e7fe      	b.n	8000406 <BusFault_Handler>

08000408 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000408:	e7fe      	b.n	8000408 <UsageFault_Handler>

0800040a <SVC_Handler>:
 800040a:	4770      	bx	lr

0800040c <DebugMon_Handler>:
 800040c:	4770      	bx	lr

0800040e <PendSV_Handler>:
 800040e:	4770      	bx	lr

08000410 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8000410:	f000 b9d4 	b.w	80007bc <HAL_IncTick>

08000414 <DMA1_Channel6_IRQHandler>:
  * @Note   This function is redefined in "main.h" and related to DMA stream
  *         used for USART data transmission
  */
void USARTx_DMA_RX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(huart2.hdmarx);
 8000414:	4b01      	ldr	r3, [pc, #4]	; (800041c <DMA1_Channel6_IRQHandler+0x8>)
 8000416:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8000418:	f000 bdcf 	b.w	8000fba <HAL_DMA_IRQHandler>
 800041c:	20000138 	.word	0x20000138

08000420 <DMA1_Channel7_IRQHandler>:
  * @Note   This function is redefined in "main.h" and related to DMA stream
  *         used for USART data reception
  */
void USARTx_DMA_TX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(huart2.hdmatx);
 8000420:	4b01      	ldr	r3, [pc, #4]	; (8000428 <DMA1_Channel7_IRQHandler+0x8>)
 8000422:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8000424:	f000 bdc9 	b.w	8000fba <HAL_DMA_IRQHandler>
 8000428:	20000138 	.word	0x20000138

0800042c <USART2_IRQHandler>:
  * @Note   This function is redefined in "main.h" and related to DMA  
  *         used for USART data transmission     
  */
void USARTx_IRQHandler(void)
{
  HAL_UART_IRQHandler(&huart2);
 800042c:	4801      	ldr	r0, [pc, #4]	; (8000434 <USART2_IRQHandler+0x8>)
 800042e:	f001 bba3 	b.w	8001b78 <HAL_UART_IRQHandler>
 8000432:	bf00      	nop
 8000434:	20000138 	.word	0x20000138

08000438 <CAN_RX0_IRQHandler>:
  * @param  None
  * @retval None
  */
void CANx_RX_IRQHandler(void)
{
  HAL_CAN_IRQHandler(&hcan);
 8000438:	4801      	ldr	r0, [pc, #4]	; (8000440 <CAN_RX0_IRQHandler+0x8>)
 800043a:	f000 bbcd 	b.w	8000bd8 <HAL_CAN_IRQHandler>
 800043e:	bf00      	nop
 8000440:	20000050 	.word	0x20000050

08000444 <MX_USART2_UART_Init>:
/* Private functions ---------------------------------------------------------*/

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
	huart2.Instance = USART2;
 8000444:	480c      	ldr	r0, [pc, #48]	; (8000478 <MX_USART2_UART_Init+0x34>)
	huart2.Init.BaudRate = 115200;
 8000446:	4a0d      	ldr	r2, [pc, #52]	; (800047c <MX_USART2_UART_Init+0x38>)
{
 8000448:	b508      	push	{r3, lr}
	huart2.Init.BaudRate = 115200;
 800044a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800044e:	e9c0 2300 	strd	r2, r3, [r0]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000452:	2300      	movs	r3, #0
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000454:	220c      	movs	r2, #12
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000456:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800045a:	e9c0 2305 	strd	r2, r3, [r0, #20]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800045e:	e9c0 3307 	strd	r3, r3, [r0, #28]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000462:	6103      	str	r3, [r0, #16]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000464:	6243      	str	r3, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000466:	f001 fdbf 	bl	8001fe8 <HAL_UART_Init>
 800046a:	b118      	cbz	r0, 8000474 <MX_USART2_UART_Init+0x30>
	{
	  Error_Handler();
	}
}
 800046c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 8000470:	f7ff bfac 	b.w	80003cc <Error_Handler>
}
 8000474:	bd08      	pop	{r3, pc}
 8000476:	bf00      	nop
 8000478:	20000138 	.word	0x20000138
 800047c:	40004400 	.word	0x40004400

08000480 <HAL_UART_MspInit>:
{

	GPIO_InitTypeDef GPIO_InitStruct = {0};

	/* Enable GPIO clock */
	USARTx_TX_GPIO_CLK_ENABLE();
 8000480:	4b3c      	ldr	r3, [pc, #240]	; (8000574 <HAL_UART_MspInit+0xf4>)
{
 8000482:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	USARTx_TX_GPIO_CLK_ENABLE();
 8000486:	695a      	ldr	r2, [r3, #20]
	GPIO_InitStruct.Alternate = USARTx_TX_AF;

	HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);

	/* Configure the DMA handler for Transmission process */
	hdma_tx.Instance                 = USARTx_TX_DMA_CHANNEL;
 8000488:	4d3b      	ldr	r5, [pc, #236]	; (8000578 <HAL_UART_MspInit+0xf8>)
	USARTx_TX_GPIO_CLK_ENABLE();
 800048a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800048e:	615a      	str	r2, [r3, #20]
 8000490:	695a      	ldr	r2, [r3, #20]
{
 8000492:	b08b      	sub	sp, #44	; 0x2c
	USARTx_TX_GPIO_CLK_ENABLE();
 8000494:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000498:	9201      	str	r2, [sp, #4]
 800049a:	9a01      	ldr	r2, [sp, #4]
	USARTx_RX_GPIO_CLK_ENABLE();
 800049c:	695a      	ldr	r2, [r3, #20]
 800049e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80004a2:	615a      	str	r2, [r3, #20]
 80004a4:	695a      	ldr	r2, [r3, #20]
 80004a6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80004aa:	9202      	str	r2, [sp, #8]
 80004ac:	9a02      	ldr	r2, [sp, #8]
	USARTx_CLK_ENABLE();
 80004ae:	69da      	ldr	r2, [r3, #28]
 80004b0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80004b4:	61da      	str	r2, [r3, #28]
 80004b6:	69da      	ldr	r2, [r3, #28]
 80004b8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80004bc:	9203      	str	r2, [sp, #12]
 80004be:	9a03      	ldr	r2, [sp, #12]
	DMAx_CLK_ENABLE();
 80004c0:	695a      	ldr	r2, [r3, #20]
 80004c2:	f042 0201 	orr.w	r2, r2, #1
 80004c6:	615a      	str	r2, [r3, #20]
 80004c8:	695b      	ldr	r3, [r3, #20]
 80004ca:	f003 0301 	and.w	r3, r3, #1
 80004ce:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004d0:	f248 0204 	movw	r2, #32772	; 0x8004
	DMAx_CLK_ENABLE();
 80004d4:	9b04      	ldr	r3, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004d6:	2302      	movs	r3, #2
 80004d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004dc:	2701      	movs	r7, #1
 80004de:	2303      	movs	r3, #3
{
 80004e0:	4606      	mov	r6, r0
	HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 80004e2:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004e4:	e9cd 7307 	strd	r7, r3, [sp, #28]
	HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 80004e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Alternate = USARTx_TX_AF;
 80004ec:	2307      	movs	r3, #7
 80004ee:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 80004f0:	f000 fdaa 	bl	8001048 <HAL_GPIO_Init>
	hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80004f4:	4b21      	ldr	r3, [pc, #132]	; (800057c <HAL_UART_MspInit+0xfc>)
	hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
	hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 80004f6:	2400      	movs	r4, #0
	hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80004f8:	f04f 0810 	mov.w	r8, #16
	hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 80004fc:	f04f 0980 	mov.w	r9, #128	; 0x80
	hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
	hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
	hdma_tx.Init.Mode                = DMA_NORMAL;
	hdma_tx.Init.Priority            = DMA_PRIORITY_LOW;

	HAL_DMA_Init(&hdma_tx);
 8000500:	4628      	mov	r0, r5
	hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000502:	e9c5 3800 	strd	r3, r8, [r5]
	hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8000506:	e9c5 4902 	strd	r4, r9, [r5, #8]
	hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 800050a:	e9c5 4404 	strd	r4, r4, [r5, #16]
	hdma_tx.Init.Priority            = DMA_PRIORITY_LOW;
 800050e:	e9c5 4406 	strd	r4, r4, [r5, #24]
	HAL_DMA_Init(&hdma_tx);
 8000512:	f000 fcc7 	bl	8000ea4 <HAL_DMA_Init>

	/* Associate the initialized DMA handle to the UART handle */
	__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 8000516:	66b5      	str	r5, [r6, #104]	; 0x68
 8000518:	626e      	str	r6, [r5, #36]	; 0x24

	/* Configure the DMA handler for reception process */
	hdma_rx.Instance                 = USARTx_RX_DMA_CHANNEL;
 800051a:	4b19      	ldr	r3, [pc, #100]	; (8000580 <HAL_UART_MspInit+0x100>)
 800051c:	4d19      	ldr	r5, [pc, #100]	; (8000584 <HAL_UART_MspInit+0x104>)
	hdma_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800051e:	e9c5 3400 	strd	r3, r4, [r5]
	hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
	hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
	hdma_rx.Init.Mode                = DMA_NORMAL;
	hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;

	HAL_DMA_Init(&hdma_rx);
 8000522:	4628      	mov	r0, r5
	hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8000524:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000528:	61eb      	str	r3, [r5, #28]
	hdma_rx.Init.MemInc              = DMA_MINC_ENABLE;
 800052a:	e9c5 4902 	strd	r4, r9, [r5, #8]
	hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 800052e:	e9c5 4404 	strd	r4, r4, [r5, #16]
	hdma_rx.Init.Mode                = DMA_NORMAL;
 8000532:	61ac      	str	r4, [r5, #24]
	HAL_DMA_Init(&hdma_rx);
 8000534:	f000 fcb6 	bl	8000ea4 <HAL_DMA_Init>

	/* Associate the initialized DMA handle to the the UART handle */
	__HAL_LINKDMA(huart, hdmarx, hdma_rx);

	/* NVIC configuration for DMA transfer complete interrupt (USARTx_TX) */
	HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, 0, 1);
 8000538:	463a      	mov	r2, r7
 800053a:	4621      	mov	r1, r4
	__HAL_LINKDMA(huart, hdmarx, hdma_rx);
 800053c:	66f5      	str	r5, [r6, #108]	; 0x6c
	HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, 0, 1);
 800053e:	2011      	movs	r0, #17
	__HAL_LINKDMA(huart, hdmarx, hdma_rx);
 8000540:	626e      	str	r6, [r5, #36]	; 0x24
	HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, 0, 1);
 8000542:	f000 fc59 	bl	8000df8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 8000546:	2011      	movs	r0, #17
 8000548:	f000 fc88 	bl	8000e5c <HAL_NVIC_EnableIRQ>

	/* NVIC configuration for DMA transfer complete interrupt (USARTx_RX) */
	HAL_NVIC_SetPriority(USARTx_DMA_RX_IRQn, 0, 0);
 800054c:	4622      	mov	r2, r4
 800054e:	4621      	mov	r1, r4
 8000550:	4640      	mov	r0, r8
 8000552:	f000 fc51 	bl	8000df8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USARTx_DMA_RX_IRQn);
 8000556:	4640      	mov	r0, r8
 8000558:	f000 fc80 	bl	8000e5c <HAL_NVIC_EnableIRQ>

	/* NVIC configuration for USART, to catch the TX complete */
	HAL_NVIC_SetPriority(USARTx_IRQn, 0, 1);
 800055c:	463a      	mov	r2, r7
 800055e:	4621      	mov	r1, r4
 8000560:	2026      	movs	r0, #38	; 0x26
 8000562:	f000 fc49 	bl	8000df8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USARTx_IRQn);
 8000566:	2026      	movs	r0, #38	; 0x26
 8000568:	f000 fc78 	bl	8000e5c <HAL_NVIC_EnableIRQ>

}
 800056c:	b00b      	add	sp, #44	; 0x2c
 800056e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000572:	bf00      	nop
 8000574:	40021000 	.word	0x40021000
 8000578:	200000e8 	.word	0x200000e8
 800057c:	40020080 	.word	0x40020080
 8000580:	4002006c 	.word	0x4002006c
 8000584:	20000098 	.word	0x20000098

08000588 <HAL_UART_TxCpltCallback>:
  *         you can add your own implementation.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	usart_tx_msg_cnt++;
 8000588:	4a02      	ldr	r2, [pc, #8]	; (8000594 <HAL_UART_TxCpltCallback+0xc>)
 800058a:	8813      	ldrh	r3, [r2, #0]
 800058c:	3301      	adds	r3, #1
 800058e:	8013      	strh	r3, [r2, #0]
}
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	2000002c 	.word	0x2000002c

08000598 <HAL_UART_RxCpltCallback>:
  * @note   This example shows a simple way to report end of DMA Rx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000598:	b508      	push	{r3, lr}
	if (HAL_UART_Receive_IT(&huart2, (uint8_t*)usart_rx, USART_MSG_LENGTH)!= HAL_OK)
 800059a:	491f      	ldr	r1, [pc, #124]	; (8000618 <HAL_UART_RxCpltCallback+0x80>)
 800059c:	481f      	ldr	r0, [pc, #124]	; (800061c <HAL_UART_RxCpltCallback+0x84>)
 800059e:	220a      	movs	r2, #10
 80005a0:	f001 f9b6 	bl	8001910 <HAL_UART_Receive_IT>
 80005a4:	b108      	cbz	r0, 80005aa <HAL_UART_RxCpltCallback+0x12>
		Error_Handler();
 80005a6:	f7ff ff11 	bl	80003cc <Error_Handler>
	usart_rx_msg_cnt++;
 80005aa:	4a1d      	ldr	r2, [pc, #116]	; (8000620 <HAL_UART_RxCpltCallback+0x88>)

    /* Configure Transmission process */
	if ((usart_rx[8] == 0x0D) && (usart_rx[9] == 0x0A))
 80005ac:	481a      	ldr	r0, [pc, #104]	; (8000618 <HAL_UART_RxCpltCallback+0x80>)
	usart_rx_msg_cnt++;
 80005ae:	8853      	ldrh	r3, [r2, #2]
 80005b0:	3301      	adds	r3, #1
 80005b2:	8053      	strh	r3, [r2, #2]
	if ((usart_rx[8] == 0x0D) && (usart_rx[9] == 0x0A))
 80005b4:	7a03      	ldrb	r3, [r0, #8]
 80005b6:	2b0d      	cmp	r3, #13
 80005b8:	4603      	mov	r3, r0
 80005ba:	d120      	bne.n	80005fe <HAL_UART_RxCpltCallback+0x66>
 80005bc:	7a42      	ldrb	r2, [r0, #9]
 80005be:	2a0a      	cmp	r2, #10
 80005c0:	d11d      	bne.n	80005fe <HAL_UART_RxCpltCallback+0x66>
	{
		can_tx_header.StdId = (uint32_t)((uint16_t)(usart_rx[1] & 0x00FF) +
				(uint16_t)((usart_rx[0] << 8) & 0xFF00));
 80005c2:	7802      	ldrb	r2, [r0, #0]
		can_tx_header.StdId = (uint32_t)((uint16_t)(usart_rx[1] & 0x00FF) +
 80005c4:	7843      	ldrb	r3, [r0, #1]
 80005c6:	4917      	ldr	r1, [pc, #92]	; (8000624 <HAL_UART_RxCpltCallback+0x8c>)
 80005c8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	    //can_tx_header.ExtId = 0x01;
		can_tx_header.RTR = CAN_RTR_DATA;
		can_tx_header.IDE = CAN_ID_STD;
		can_tx_header.DLC = CAN_DATA_LENGTH;
 80005cc:	2204      	movs	r2, #4
		can_tx_header.StdId = (uint32_t)((uint16_t)(usart_rx[1] & 0x00FF) +
 80005ce:	600b      	str	r3, [r1, #0]
		can_tx_header.DLC = CAN_DATA_LENGTH;
 80005d0:	610a      	str	r2, [r1, #16]
		can_tx_header.RTR = CAN_RTR_DATA;
 80005d2:	2300      	movs	r3, #0
		can_tx_header.TransmitGlobalTime = DISABLE;
		can_tx[0] = usart_rx[2];
 80005d4:	4a14      	ldr	r2, [pc, #80]	; (8000628 <HAL_UART_RxCpltCallback+0x90>)
		can_tx_header.TransmitGlobalTime = DISABLE;
 80005d6:	750b      	strb	r3, [r1, #20]
		can_tx_header.IDE = CAN_ID_STD;
 80005d8:	e9c1 3302 	strd	r3, r3, [r1, #8]
		can_tx[0] = usart_rx[2];
 80005dc:	7883      	ldrb	r3, [r0, #2]
 80005de:	7013      	strb	r3, [r2, #0]
		can_tx[1] = usart_rx[3];
 80005e0:	78c3      	ldrb	r3, [r0, #3]
 80005e2:	7053      	strb	r3, [r2, #1]
		can_tx[2] = usart_rx[4];
 80005e4:	7903      	ldrb	r3, [r0, #4]
 80005e6:	7093      	strb	r3, [r2, #2]
		can_tx[3] = usart_rx[5];
 80005e8:	7943      	ldrb	r3, [r0, #5]
 80005ea:	70d3      	strb	r3, [r2, #3]
	    if (HAL_CAN_AddTxMessage(&hcan, &can_tx_header, can_tx, &can_tx_mailbox) != HAL_OK)
 80005ec:	480f      	ldr	r0, [pc, #60]	; (800062c <HAL_UART_RxCpltCallback+0x94>)
 80005ee:	4b10      	ldr	r3, [pc, #64]	; (8000630 <HAL_UART_RxCpltCallback+0x98>)
 80005f0:	f000 fa0e 	bl	8000a10 <HAL_CAN_AddTxMessage>
 80005f4:	b170      	cbz	r0, 8000614 <HAL_UART_RxCpltCallback+0x7c>
		usart_rx[6] = 0;
		usart_rx[7] = 0;
		usart_rx[8] = 0;
		usart_rx[9] = 0;
	}
}
 80005f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	    	Error_Handler();
 80005fa:	f7ff bee7 	b.w	80003cc <Error_Handler>
		usart_rx[0] = 0;
 80005fe:	2200      	movs	r2, #0
 8000600:	701a      	strb	r2, [r3, #0]
		usart_rx[1] = 0;
 8000602:	705a      	strb	r2, [r3, #1]
		usart_rx[2] = 0;
 8000604:	709a      	strb	r2, [r3, #2]
		usart_rx[3] = 0;
 8000606:	70da      	strb	r2, [r3, #3]
		usart_rx[4] = 0;
 8000608:	711a      	strb	r2, [r3, #4]
		usart_rx[5] = 0;
 800060a:	715a      	strb	r2, [r3, #5]
		usart_rx[6] = 0;
 800060c:	719a      	strb	r2, [r3, #6]
		usart_rx[7] = 0;
 800060e:	71da      	strb	r2, [r3, #7]
		usart_rx[8] = 0;
 8000610:	721a      	strb	r2, [r3, #8]
		usart_rx[9] = 0;
 8000612:	725a      	strb	r2, [r3, #9]
}
 8000614:	bd08      	pop	{r3, pc}
 8000616:	bf00      	nop
 8000618:	2000012c 	.word	0x2000012c
 800061c:	20000138 	.word	0x20000138
 8000620:	2000002c 	.word	0x2000002c
 8000624:	20000078 	.word	0x20000078
 8000628:	20000090 	.word	0x20000090
 800062c:	20000050 	.word	0x20000050
 8000630:	20000030 	.word	0x20000030

08000634 <HAL_UART_ErrorCallback>:
  *         add your own implementation.
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
}
 8000634:	4770      	bx	lr
	...

08000638 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000638:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000670 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800063c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800063e:	e003      	b.n	8000648 <LoopCopyDataInit>

08000640 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000640:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000642:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000644:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000646:	3104      	adds	r1, #4

08000648 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000648:	480b      	ldr	r0, [pc, #44]	; (8000678 <LoopForever+0xa>)
	ldr	r3, =_edata
 800064a:	4b0c      	ldr	r3, [pc, #48]	; (800067c <LoopForever+0xe>)
	adds	r2, r0, r1
 800064c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800064e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000650:	d3f6      	bcc.n	8000640 <CopyDataInit>
	ldr	r2, =_sbss
 8000652:	4a0b      	ldr	r2, [pc, #44]	; (8000680 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000654:	e002      	b.n	800065c <LoopFillZerobss>

08000656 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000656:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000658:	f842 3b04 	str.w	r3, [r2], #4

0800065c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <LoopForever+0x16>)
	cmp	r2, r3
 800065e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000660:	d3f9      	bcc.n	8000656 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000662:	f000 f843 	bl	80006ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000666:	f001 fcef 	bl	8002048 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800066a:	f7ff fe97 	bl	800039c <main>

0800066e <LoopForever>:

LoopForever:
    b LoopForever
 800066e:	e7fe      	b.n	800066e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000670:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8000674:	080020fc 	.word	0x080020fc
	ldr	r0, =_sdata
 8000678:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800067c:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8000680:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8000684:	200001bc 	.word	0x200001bc

08000688 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000688:	e7fe      	b.n	8000688 <ADC1_2_IRQHandler>
	...

0800068c <BSP_LED_Init>:
void BSP_LED_Init(Led_TypeDef Led)
{
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800068c:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <BSP_LED_Init+0x48>)
{
 800068e:	b5f0      	push	{r4, r5, r6, r7, lr}
  LEDx_GPIO_CLK_ENABLE(Led);
 8000690:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pin = LED_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8000692:	4d11      	ldr	r5, [pc, #68]	; (80006d8 <BSP_LED_Init+0x4c>)
  LEDx_GPIO_CLK_ENABLE(Led);
 8000694:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000698:	615a      	str	r2, [r3, #20]
 800069a:	695b      	ldr	r3, [r3, #20]
{
 800069c:	b087      	sub	sp, #28
  LEDx_GPIO_CLK_ENABLE(Led);
 800069e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006a2:	9300      	str	r3, [sp, #0]
 80006a4:	9b00      	ldr	r3, [sp, #0]
{
 80006a6:	4604      	mov	r4, r0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a8:	2608      	movs	r6, #8
 80006aa:	2301      	movs	r3, #1
 80006ac:	e9cd 6301 	strd	r6, r3, [sp, #4]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80006b0:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006b4:	2303      	movs	r3, #3
 80006b6:	2700      	movs	r7, #0
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80006b8:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006ba:	e9cd 7303 	strd	r7, r3, [sp, #12]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80006be:	f000 fcc3 	bl	8001048 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 80006c2:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 80006c6:	463a      	mov	r2, r7
 80006c8:	4631      	mov	r1, r6
 80006ca:	f000 fd77 	bl	80011bc <HAL_GPIO_WritePin>
}
 80006ce:	b007      	add	sp, #28
 80006d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d2:	bf00      	nop
 80006d4:	40021000 	.word	0x40021000
 80006d8:	20000000 	.word	0x20000000

080006dc <BSP_LED_Toggle>:
  *            @arg  LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80006dc:	4b02      	ldr	r3, [pc, #8]	; (80006e8 <BSP_LED_Toggle+0xc>)
 80006de:	2108      	movs	r1, #8
 80006e0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80006e4:	f000 bd6f 	b.w	80011c6 <HAL_GPIO_TogglePin>
 80006e8:	20000000 	.word	0x20000000

080006ec <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006ec:	4915      	ldr	r1, [pc, #84]	; (8000744 <SystemInit+0x58>)
 80006ee:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80006f2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80006fa:	4b13      	ldr	r3, [pc, #76]	; (8000748 <SystemInit+0x5c>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	f042 0201 	orr.w	r2, r2, #1
 8000702:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8000704:	6858      	ldr	r0, [r3, #4]
 8000706:	4a11      	ldr	r2, [pc, #68]	; (800074c <SystemInit+0x60>)
 8000708:	4002      	ands	r2, r0
 800070a:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000712:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000716:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800071e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000720:	685a      	ldr	r2, [r3, #4]
 8000722:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000726:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8000728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800072a:	f022 020f 	bic.w	r2, r2, #15
 800072e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8000730:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000732:	4a07      	ldr	r2, [pc, #28]	; (8000750 <SystemInit+0x64>)
 8000734:	4002      	ands	r2, r0
 8000736:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800073c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000740:	608b      	str	r3, [r1, #8]
#endif
}
 8000742:	4770      	bx	lr
 8000744:	e000ed00 	.word	0xe000ed00
 8000748:	40021000 	.word	0x40021000
 800074c:	f87fc00c 	.word	0xf87fc00c
 8000750:	ff00fccc 	.word	0xff00fccc

08000754 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000754:	b570      	push	{r4, r5, r6, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000756:	4a0e      	ldr	r2, [pc, #56]	; (8000790 <HAL_InitTick+0x3c>)
 8000758:	4e0e      	ldr	r6, [pc, #56]	; (8000794 <HAL_InitTick+0x40>)
{
 800075a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800075c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000760:	7830      	ldrb	r0, [r6, #0]
 8000762:	fbb3 f3f0 	udiv	r3, r3, r0
 8000766:	6810      	ldr	r0, [r2, #0]
 8000768:	fbb0 f0f3 	udiv	r0, r0, r3
 800076c:	f000 fb84 	bl	8000e78 <HAL_SYSTICK_Config>
 8000770:	4604      	mov	r4, r0
 8000772:	b950      	cbnz	r0, 800078a <HAL_InitTick+0x36>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000774:	2d0f      	cmp	r5, #15
 8000776:	d808      	bhi.n	800078a <HAL_InitTick+0x36>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000778:	4602      	mov	r2, r0
 800077a:	4629      	mov	r1, r5
 800077c:	f04f 30ff 	mov.w	r0, #4294967295
 8000780:	f000 fb3a 	bl	8000df8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000784:	6075      	str	r5, [r6, #4]
 8000786:	4620      	mov	r0, r4
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8000788:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800078a:	2001      	movs	r0, #1
 800078c:	e7fc      	b.n	8000788 <HAL_InitTick+0x34>
 800078e:	bf00      	nop
 8000790:	20000004 	.word	0x20000004
 8000794:	20000008 	.word	0x20000008

08000798 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000798:	4a07      	ldr	r2, [pc, #28]	; (80007b8 <HAL_Init+0x20>)
{
 800079a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800079c:	6813      	ldr	r3, [r2, #0]
 800079e:	f043 0310 	orr.w	r3, r3, #16
 80007a2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007a4:	2003      	movs	r0, #3
 80007a6:	f000 fb15 	bl	8000dd4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80007aa:	200f      	movs	r0, #15
 80007ac:	f7ff ffd2 	bl	8000754 <HAL_InitTick>
  HAL_MspInit();
 80007b0:	f7ff fe0e 	bl	80003d0 <HAL_MspInit>
}
 80007b4:	2000      	movs	r0, #0
 80007b6:	bd08      	pop	{r3, pc}
 80007b8:	40022000 	.word	0x40022000

080007bc <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80007bc:	4a03      	ldr	r2, [pc, #12]	; (80007cc <HAL_IncTick+0x10>)
 80007be:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <HAL_IncTick+0x14>)
 80007c0:	6811      	ldr	r1, [r2, #0]
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	440b      	add	r3, r1
 80007c6:	6013      	str	r3, [r2, #0]
}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	200001b8 	.word	0x200001b8
 80007d0:	20000008 	.word	0x20000008

080007d4 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80007d4:	4b01      	ldr	r3, [pc, #4]	; (80007dc <HAL_GetTick+0x8>)
 80007d6:	6818      	ldr	r0, [r3, #0]
}
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	200001b8 	.word	0x200001b8

080007e0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80007e0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80007e2:	4604      	mov	r4, r0
 80007e4:	2800      	cmp	r0, #0
 80007e6:	d06e      	beq.n	80008c6 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80007e8:	f890 3020 	ldrb.w	r3, [r0, #32]
 80007ec:	b90b      	cbnz	r3, 80007f2 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80007ee:	f7ff fd2d 	bl	800024c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80007f2:	6822      	ldr	r2, [r4, #0]
 80007f4:	6813      	ldr	r3, [r2, #0]
 80007f6:	f023 0302 	bic.w	r3, r3, #2
 80007fa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80007fc:	f7ff ffea 	bl	80007d4 <HAL_GetTick>
 8000800:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000802:	6823      	ldr	r3, [r4, #0]
 8000804:	685a      	ldr	r2, [r3, #4]
 8000806:	0791      	lsls	r1, r2, #30
 8000808:	d451      	bmi.n	80008ae <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800080a:	681a      	ldr	r2, [r3, #0]
 800080c:	f042 0201 	orr.w	r2, r2, #1
 8000810:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000812:	f7ff ffdf 	bl	80007d4 <HAL_GetTick>
 8000816:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000818:	6823      	ldr	r3, [r4, #0]
 800081a:	685a      	ldr	r2, [r3, #4]
 800081c:	07d2      	lsls	r2, r2, #31
 800081e:	d554      	bpl.n	80008ca <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000820:	7e22      	ldrb	r2, [r4, #24]
 8000822:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	bf0c      	ite	eq
 8000828:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800082c:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000830:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000832:	7e62      	ldrb	r2, [r4, #25]
 8000834:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	bf0c      	ite	eq
 800083a:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800083e:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8000842:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000844:	7ea2      	ldrb	r2, [r4, #26]
 8000846:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	bf0c      	ite	eq
 800084c:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000850:	f022 0220 	bicne.w	r2, r2, #32
 8000854:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000856:	7ee2      	ldrb	r2, [r4, #27]
 8000858:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800085a:	681a      	ldr	r2, [r3, #0]
 800085c:	bf0c      	ite	eq
 800085e:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000862:	f042 0210 	orrne.w	r2, r2, #16
 8000866:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000868:	7f22      	ldrb	r2, [r4, #28]
 800086a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	bf0c      	ite	eq
 8000870:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000874:	f022 0208 	bicne.w	r2, r2, #8
 8000878:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800087a:	7f62      	ldrb	r2, [r4, #29]
 800087c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800087e:	681a      	ldr	r2, [r3, #0]
 8000880:	bf0c      	ite	eq
 8000882:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000886:	f022 0204 	bicne.w	r2, r2, #4
 800088a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800088c:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8000890:	430a      	orrs	r2, r1
 8000892:	6921      	ldr	r1, [r4, #16]
 8000894:	430a      	orrs	r2, r1
 8000896:	6961      	ldr	r1, [r4, #20]
 8000898:	430a      	orrs	r2, r1
 800089a:	6861      	ldr	r1, [r4, #4]
 800089c:	3901      	subs	r1, #1
 800089e:	430a      	orrs	r2, r1
 80008a0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80008a2:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80008a4:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80008a6:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80008a8:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 80008ac:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008ae:	f7ff ff91 	bl	80007d4 <HAL_GetTick>
 80008b2:	1b40      	subs	r0, r0, r5
 80008b4:	280a      	cmp	r0, #10
 80008b6:	d9a4      	bls.n	8000802 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008be:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80008c0:	2305      	movs	r3, #5
 80008c2:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 80008c6:	2001      	movs	r0, #1
 80008c8:	e7f0      	b.n	80008ac <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008ca:	f7ff ff83 	bl	80007d4 <HAL_GetTick>
 80008ce:	1b40      	subs	r0, r0, r5
 80008d0:	280a      	cmp	r0, #10
 80008d2:	d9a1      	bls.n	8000818 <HAL_CAN_Init+0x38>
 80008d4:	e7f0      	b.n	80008b8 <HAL_CAN_Init+0xd8>

080008d6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80008d6:	b570      	push	{r4, r5, r6, lr}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80008d8:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 80008dc:	3b01      	subs	r3, #1
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d862      	bhi.n	80009a8 <HAL_CAN_ConfigFilter+0xd2>
  CAN_TypeDef *can_ip = hcan->Instance;
 80008e2:	6803      	ldr	r3, [r0, #0]

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80008e4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80008e8:	f042 0201 	orr.w	r2, r2, #1
 80008ec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80008f0:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80008f2:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80008f6:	2401      	movs	r4, #1
 80008f8:	f002 001f 	and.w	r0, r2, #31
 80008fc:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000900:	ea25 0500 	bic.w	r5, r5, r0
 8000904:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000908:	69cd      	ldr	r5, [r1, #28]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800090a:	43c4      	mvns	r4, r0
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800090c:	bb85      	cbnz	r5, 8000970 <HAL_CAN_ConfigFilter+0x9a>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800090e:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000912:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000914:	4025      	ands	r5, r4
 8000916:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800091a:	888d      	ldrh	r5, [r1, #4]
 800091c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000920:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000924:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000928:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800092a:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800092c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000930:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000934:	698a      	ldr	r2, [r1, #24]
 8000936:	bb6a      	cbnz	r2, 8000994 <HAL_CAN_ConfigFilter+0xbe>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000938:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800093c:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800093e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000942:	690a      	ldr	r2, [r1, #16]
 8000944:	bb52      	cbnz	r2, 800099c <HAL_CAN_ConfigFilter+0xc6>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000946:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800094a:	4014      	ands	r4, r2
 800094c:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000950:	6a0a      	ldr	r2, [r1, #32]
 8000952:	2a01      	cmp	r2, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000954:	bf02      	ittt	eq
 8000956:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 800095a:	4310      	orreq	r0, r2
 800095c:	f8c3 021c 	streq.w	r0, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000960:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000964:	f022 0201 	bic.w	r2, r2, #1
 8000968:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800096c:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 800096e:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000970:	2d01      	cmp	r5, #1
 8000972:	d1df      	bne.n	8000934 <HAL_CAN_ConfigFilter+0x5e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000974:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000978:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800097a:	4305      	orrs	r5, r0
 800097c:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000980:	888d      	ldrh	r5, [r1, #4]
 8000982:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000986:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800098a:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800098e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000990:	898d      	ldrh	r5, [r1, #12]
 8000992:	e7cb      	b.n	800092c <HAL_CAN_ConfigFilter+0x56>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000994:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000998:	4302      	orrs	r2, r0
 800099a:	e7d0      	b.n	800093e <HAL_CAN_ConfigFilter+0x68>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800099c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80009a0:	4302      	orrs	r2, r0
 80009a2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80009a6:	e7d3      	b.n	8000950 <HAL_CAN_ConfigFilter+0x7a>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80009a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80009aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009ae:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 80009b0:	2001      	movs	r0, #1
 80009b2:	e7dc      	b.n	800096e <HAL_CAN_ConfigFilter+0x98>

080009b4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80009b4:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80009b6:	f890 3020 	ldrb.w	r3, [r0, #32]
 80009ba:	2b01      	cmp	r3, #1
{
 80009bc:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80009be:	b2dd      	uxtb	r5, r3
 80009c0:	d120      	bne.n	8000a04 <HAL_CAN_Start+0x50>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009c2:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80009c4:	2302      	movs	r3, #2
 80009c6:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009ca:	6813      	ldr	r3, [r2, #0]
 80009cc:	f023 0301 	bic.w	r3, r3, #1
 80009d0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80009d2:	f7ff feff 	bl	80007d4 <HAL_GetTick>
 80009d6:	4606      	mov	r6, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80009d8:	6823      	ldr	r3, [r4, #0]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	f013 0301 	ands.w	r3, r3, #1
 80009e0:	d102      	bne.n	80009e8 <HAL_CAN_Start+0x34>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80009e2:	6263      	str	r3, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80009e4:	461d      	mov	r5, r3
 80009e6:	e00b      	b.n	8000a00 <HAL_CAN_Start+0x4c>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80009e8:	f7ff fef4 	bl	80007d4 <HAL_GetTick>
 80009ec:	1b80      	subs	r0, r0, r6
 80009ee:	280a      	cmp	r0, #10
 80009f0:	d9f2      	bls.n	80009d8 <HAL_CAN_Start+0x24>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80009f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80009f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009f8:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80009fa:	2305      	movs	r3, #5
 80009fc:	f884 3020 	strb.w	r3, [r4, #32]
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 8000a00:	4628      	mov	r0, r5
 8000a02:	bd70      	pop	{r4, r5, r6, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000a04:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a06:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a0a:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8000a0c:	2501      	movs	r5, #1
 8000a0e:	e7f7      	b.n	8000a00 <HAL_CAN_Start+0x4c>

08000a10 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000a10:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000a12:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000a16:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000a18:	3d01      	subs	r5, #1
 8000a1a:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000a1c:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8000a1e:	d843      	bhi.n	8000aa8 <HAL_CAN_AddTxMessage+0x98>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000a20:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8000a24:	d03c      	beq.n	8000aa0 <HAL_CAN_AddTxMessage+0x90>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000a26:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000a2a:	2c03      	cmp	r4, #3
 8000a2c:	f04f 0501 	mov.w	r5, #1
 8000a30:	d105      	bne.n	8000a3e <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000a32:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000a38:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	e02a      	b.n	8000a94 <HAL_CAN_AddTxMessage+0x84>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000a3e:	40a5      	lsls	r5, r4
 8000a40:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8000a42:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 8000a46:	f104 0318 	add.w	r3, r4, #24
 8000a4a:	bb20      	cbnz	r0, 8000a96 <HAL_CAN_AddTxMessage+0x86>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000a4c:	6808      	ldr	r0, [r1, #0]
 8000a4e:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a52:	011b      	lsls	r3, r3, #4
 8000a54:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000a56:	eb06 1304 	add.w	r3, r6, r4, lsl #4
 8000a5a:	690d      	ldr	r5, [r1, #16]
 8000a5c:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000a60:	7d09      	ldrb	r1, [r1, #20]
 8000a62:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000a64:	bf08      	it	eq
 8000a66:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8000a6a:	ea4f 1004 	mov.w	r0, r4, lsl #4
 8000a6e:	bf04      	itt	eq
 8000a70:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8000a74:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000a78:	4406      	add	r6, r0
 8000a7a:	6851      	ldr	r1, [r2, #4]
 8000a7c:	f8c6 118c 	str.w	r1, [r6, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000a80:	6812      	ldr	r2, [r2, #0]
 8000a82:	f8c6 2188 	str.w	r2, [r6, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000a86:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000a8a:	f042 0201 	orr.w	r2, r2, #1
 8000a8e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 8000a92:	2000      	movs	r0, #0
  }
}
 8000a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a96:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8000a98:	4338      	orrs	r0, r7
 8000a9a:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8000a9e:	e7d8      	b.n	8000a52 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000aa0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000aa2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000aa6:	e7c7      	b.n	8000a38 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000aa8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000aaa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aae:	e7c3      	b.n	8000a38 <HAL_CAN_AddTxMessage+0x28>

08000ab0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ab2:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ab6:	3c01      	subs	r4, #1
 8000ab8:	2c01      	cmp	r4, #1
 8000aba:	d86c      	bhi.n	8000b96 <HAL_CAN_GetRxMessage+0xe6>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000abc:	6806      	ldr	r6, [r0, #0]
 8000abe:	b941      	cbnz	r1, 8000ad2 <HAL_CAN_GetRxMessage+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000ac0:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000ac2:	07a4      	lsls	r4, r4, #30
 8000ac4:	d107      	bne.n	8000ad6 <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000ac6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ac8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000acc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000ace:	2001      	movs	r0, #1
 8000ad0:	e056      	b.n	8000b80 <HAL_CAN_GetRxMessage+0xd0>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000ad2:	6934      	ldr	r4, [r6, #16]
 8000ad4:	e7f5      	b.n	8000ac2 <HAL_CAN_GetRxMessage+0x12>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000ad6:	eb06 1501 	add.w	r5, r6, r1, lsl #4
 8000ada:	010c      	lsls	r4, r1, #4
 8000adc:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000ae0:	f007 0704 	and.w	r7, r7, #4
 8000ae4:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000ae6:	2f00      	cmp	r7, #0
 8000ae8:	d14b      	bne.n	8000b82 <HAL_CAN_GetRxMessage+0xd2>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000aea:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000aee:	0d7f      	lsrs	r7, r7, #21
 8000af0:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000af2:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000af6:	f007 0702 	and.w	r7, r7, #2
 8000afa:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000afc:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8000b00:	f007 070f 	and.w	r7, r7, #15
 8000b04:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b06:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b0a:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000b0e:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b10:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b14:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b16:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b18:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000b1a:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8000b1e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000b20:	6802      	ldr	r2, [r0, #0]
 8000b22:	4422      	add	r2, r4
 8000b24:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000b28:	0a12      	lsrs	r2, r2, #8
 8000b2a:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000b2c:	6802      	ldr	r2, [r0, #0]
 8000b2e:	4422      	add	r2, r4
 8000b30:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000b34:	0c12      	lsrs	r2, r2, #16
 8000b36:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000b38:	6802      	ldr	r2, [r0, #0]
 8000b3a:	4422      	add	r2, r4
 8000b3c:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000b40:	0e12      	lsrs	r2, r2, #24
 8000b42:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000b44:	6802      	ldr	r2, [r0, #0]
 8000b46:	4422      	add	r2, r4
 8000b48:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000b4c:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000b4e:	6802      	ldr	r2, [r0, #0]
 8000b50:	4422      	add	r2, r4
 8000b52:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000b56:	0a12      	lsrs	r2, r2, #8
 8000b58:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000b5a:	6802      	ldr	r2, [r0, #0]
 8000b5c:	4422      	add	r2, r4
 8000b5e:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000b62:	0c12      	lsrs	r2, r2, #16
 8000b64:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000b66:	6802      	ldr	r2, [r0, #0]
 8000b68:	4414      	add	r4, r2
 8000b6a:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8000b6e:	0e12      	lsrs	r2, r2, #24
 8000b70:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000b72:	6803      	ldr	r3, [r0, #0]
 8000b74:	b951      	cbnz	r1, 8000b8c <HAL_CAN_GetRxMessage+0xdc>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000b76:	68da      	ldr	r2, [r3, #12]
 8000b78:	f042 0220 	orr.w	r2, r2, #32
 8000b7c:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8000b7e:	2000      	movs	r0, #0
  }
}
 8000b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000b82:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000b86:	08ff      	lsrs	r7, r7, #3
 8000b88:	6057      	str	r7, [r2, #4]
 8000b8a:	e7b2      	b.n	8000af2 <HAL_CAN_GetRxMessage+0x42>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000b8c:	691a      	ldr	r2, [r3, #16]
 8000b8e:	f042 0220 	orr.w	r2, r2, #32
 8000b92:	611a      	str	r2, [r3, #16]
 8000b94:	e7f3      	b.n	8000b7e <HAL_CAN_GetRxMessage+0xce>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b96:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b9c:	e796      	b.n	8000acc <HAL_CAN_GetRxMessage+0x1c>

08000b9e <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000b9e:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d805      	bhi.n	8000bb4 <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000ba8:	6802      	ldr	r2, [r0, #0]
 8000baa:	6953      	ldr	r3, [r2, #20]
 8000bac:	4319      	orrs	r1, r3
 8000bae:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000bb4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000bb6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bba:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000bbc:	2001      	movs	r0, #1
  }
}
 8000bbe:	4770      	bx	lr

08000bc0 <HAL_CAN_TxMailbox0CompleteCallback>:
 8000bc0:	4770      	bx	lr

08000bc2 <HAL_CAN_TxMailbox1CompleteCallback>:
 8000bc2:	4770      	bx	lr

08000bc4 <HAL_CAN_TxMailbox2CompleteCallback>:
 8000bc4:	4770      	bx	lr

08000bc6 <HAL_CAN_TxMailbox0AbortCallback>:
 8000bc6:	4770      	bx	lr

08000bc8 <HAL_CAN_TxMailbox1AbortCallback>:
 8000bc8:	4770      	bx	lr

08000bca <HAL_CAN_TxMailbox2AbortCallback>:
 8000bca:	4770      	bx	lr

08000bcc <HAL_CAN_RxFifo0FullCallback>:
 8000bcc:	4770      	bx	lr

08000bce <HAL_CAN_RxFifo1MsgPendingCallback>:
 8000bce:	4770      	bx	lr

08000bd0 <HAL_CAN_RxFifo1FullCallback>:
 8000bd0:	4770      	bx	lr

08000bd2 <HAL_CAN_SleepCallback>:
 8000bd2:	4770      	bx	lr

08000bd4 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8000bd4:	4770      	bx	lr

08000bd6 <HAL_CAN_ErrorCallback>:
 8000bd6:	4770      	bx	lr

08000bd8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000bd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000bdc:	6803      	ldr	r3, [r0, #0]
 8000bde:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000be0:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000be4:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000be6:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000bea:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000bee:	f8d3 8018 	ldr.w	r8, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000bf2:	f016 0401 	ands.w	r4, r6, #1
{
 8000bf6:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000bf8:	d022      	beq.n	8000c40 <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000bfa:	f017 0401 	ands.w	r4, r7, #1
 8000bfe:	d007      	beq.n	8000c10 <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c00:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000c02:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c04:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000c06:	f140 80a5 	bpl.w	8000d54 <HAL_CAN_IRQHandler+0x17c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000c0a:	f7ff ffd9 	bl	8000bc0 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000c0e:	2400      	movs	r4, #0
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000c10:	05fb      	lsls	r3, r7, #23
 8000c12:	d509      	bpl.n	8000c28 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c14:	682b      	ldr	r3, [r5, #0]
 8000c16:	f44f 7280 	mov.w	r2, #256	; 0x100

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000c1a:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000c1c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000c1e:	f140 80a7 	bpl.w	8000d70 <HAL_CAN_IRQHandler+0x198>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000c22:	4628      	mov	r0, r5
 8000c24:	f7ff ffcd 	bl	8000bc2 <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000c28:	03fb      	lsls	r3, r7, #15
 8000c2a:	d509      	bpl.n	8000c40 <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000c2c:	682b      	ldr	r3, [r5, #0]
 8000c2e:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000c32:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000c34:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000c36:	f140 80a9 	bpl.w	8000d8c <HAL_CAN_IRQHandler+0x1b4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000c3a:	4628      	mov	r0, r5
 8000c3c:	f7ff ffc2 	bl	8000bc4 <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000c40:	0733      	lsls	r3, r6, #28
 8000c42:	d507      	bpl.n	8000c54 <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000c44:	f01b 0f10 	tst.w	fp, #16
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000c48:	bf1f      	itttt	ne
 8000c4a:	682b      	ldrne	r3, [r5, #0]
 8000c4c:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000c4e:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000c52:	60da      	strne	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000c54:	0777      	lsls	r7, r6, #29
 8000c56:	d508      	bpl.n	8000c6a <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000c58:	f01b 0f08 	tst.w	fp, #8
 8000c5c:	d005      	beq.n	8000c6a <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000c5e:	682b      	ldr	r3, [r5, #0]
 8000c60:	2208      	movs	r2, #8
 8000c62:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000c64:	4628      	mov	r0, r5
 8000c66:	f7ff ffb1 	bl	8000bcc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000c6a:	07b0      	lsls	r0, r6, #30
 8000c6c:	d506      	bpl.n	8000c7c <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000c6e:	682b      	ldr	r3, [r5, #0]
 8000c70:	68db      	ldr	r3, [r3, #12]
 8000c72:	0799      	lsls	r1, r3, #30
 8000c74:	d002      	beq.n	8000c7c <HAL_CAN_IRQHandler+0xa4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000c76:	4628      	mov	r0, r5
 8000c78:	f7ff fb26 	bl	80002c8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000c7c:	0672      	lsls	r2, r6, #25
 8000c7e:	d507      	bpl.n	8000c90 <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000c80:	f01a 0f10 	tst.w	sl, #16
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000c84:	bf1f      	itttt	ne
 8000c86:	682b      	ldrne	r3, [r5, #0]
 8000c88:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000c8a:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000c8e:	611a      	strne	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000c90:	06b3      	lsls	r3, r6, #26
 8000c92:	d508      	bpl.n	8000ca6 <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000c94:	f01a 0f08 	tst.w	sl, #8
 8000c98:	d005      	beq.n	8000ca6 <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000c9a:	682b      	ldr	r3, [r5, #0]
 8000c9c:	2208      	movs	r2, #8
 8000c9e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000ca0:	4628      	mov	r0, r5
 8000ca2:	f7ff ff95 	bl	8000bd0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000ca6:	06f7      	lsls	r7, r6, #27
 8000ca8:	d506      	bpl.n	8000cb8 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000caa:	682b      	ldr	r3, [r5, #0]
 8000cac:	691b      	ldr	r3, [r3, #16]
 8000cae:	0798      	lsls	r0, r3, #30
 8000cb0:	d002      	beq.n	8000cb8 <HAL_CAN_IRQHandler+0xe0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000cb2:	4628      	mov	r0, r5
 8000cb4:	f7ff ff8b 	bl	8000bce <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000cb8:	03b1      	lsls	r1, r6, #14
 8000cba:	d508      	bpl.n	8000cce <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000cbc:	f019 0f10 	tst.w	r9, #16
 8000cc0:	d005      	beq.n	8000cce <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000cc2:	682b      	ldr	r3, [r5, #0]
 8000cc4:	2210      	movs	r2, #16
 8000cc6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000cc8:	4628      	mov	r0, r5
 8000cca:	f7ff ff82 	bl	8000bd2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000cce:	03f2      	lsls	r2, r6, #15
 8000cd0:	d508      	bpl.n	8000ce4 <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000cd2:	f019 0f08 	tst.w	r9, #8
 8000cd6:	d005      	beq.n	8000ce4 <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000cd8:	682b      	ldr	r3, [r5, #0]
 8000cda:	2208      	movs	r2, #8
 8000cdc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000cde:	4628      	mov	r0, r5
 8000ce0:	f7ff ff78 	bl	8000bd4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000ce4:	0433      	lsls	r3, r6, #16
 8000ce6:	d52c      	bpl.n	8000d42 <HAL_CAN_IRQHandler+0x16a>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000ce8:	f019 0f04 	tst.w	r9, #4
 8000cec:	682a      	ldr	r2, [r5, #0]
 8000cee:	d026      	beq.n	8000d3e <HAL_CAN_IRQHandler+0x166>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000cf0:	05f7      	lsls	r7, r6, #23
 8000cf2:	d504      	bpl.n	8000cfe <HAL_CAN_IRQHandler+0x126>
 8000cf4:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000cf8:	bf18      	it	ne
 8000cfa:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000cfe:	05b0      	lsls	r0, r6, #22
 8000d00:	d504      	bpl.n	8000d0c <HAL_CAN_IRQHandler+0x134>
 8000d02:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000d06:	bf18      	it	ne
 8000d08:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000d0c:	0571      	lsls	r1, r6, #21
 8000d0e:	d504      	bpl.n	8000d1a <HAL_CAN_IRQHandler+0x142>
 8000d10:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000d14:	bf18      	it	ne
 8000d16:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000d1a:	0533      	lsls	r3, r6, #20
 8000d1c:	d50f      	bpl.n	8000d3e <HAL_CAN_IRQHandler+0x166>
 8000d1e:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8000d22:	d00c      	beq.n	8000d3e <HAL_CAN_IRQHandler+0x166>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 8000d24:	2b40      	cmp	r3, #64	; 0x40
 8000d26:	d04f      	beq.n	8000dc8 <HAL_CAN_IRQHandler+0x1f0>
 8000d28:	d83e      	bhi.n	8000da8 <HAL_CAN_IRQHandler+0x1d0>
 8000d2a:	2b20      	cmp	r3, #32
 8000d2c:	d046      	beq.n	8000dbc <HAL_CAN_IRQHandler+0x1e4>
 8000d2e:	2b30      	cmp	r3, #48	; 0x30
 8000d30:	d047      	beq.n	8000dc2 <HAL_CAN_IRQHandler+0x1ea>
 8000d32:	2b10      	cmp	r3, #16
 8000d34:	d03f      	beq.n	8000db6 <HAL_CAN_IRQHandler+0x1de>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000d36:	6993      	ldr	r3, [r2, #24]
 8000d38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d3c:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000d3e:	2304      	movs	r3, #4
 8000d40:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000d42:	b12c      	cbz	r4, 8000d50 <HAL_CAN_IRQHandler+0x178>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000d44:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000d46:	431c      	orrs	r4, r3
 8000d48:	626c      	str	r4, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000d4a:	4628      	mov	r0, r5
 8000d4c:	f7ff ff43 	bl	8000bd6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8000d50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000d54:	077a      	lsls	r2, r7, #29
 8000d56:	d405      	bmi.n	8000d64 <HAL_CAN_IRQHandler+0x18c>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000d58:	f017 0408 	ands.w	r4, r7, #8
 8000d5c:	d105      	bne.n	8000d6a <HAL_CAN_IRQHandler+0x192>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000d5e:	f7ff ff32 	bl	8000bc6 <HAL_CAN_TxMailbox0AbortCallback>
 8000d62:	e755      	b.n	8000c10 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000d64:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8000d68:	e752      	b.n	8000c10 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000d6a:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8000d6e:	e74f      	b.n	8000c10 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000d70:	0579      	lsls	r1, r7, #21
 8000d72:	d502      	bpl.n	8000d7a <HAL_CAN_IRQHandler+0x1a2>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000d74:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8000d78:	e756      	b.n	8000c28 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000d7a:	053a      	lsls	r2, r7, #20
 8000d7c:	d502      	bpl.n	8000d84 <HAL_CAN_IRQHandler+0x1ac>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000d7e:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000d82:	e751      	b.n	8000c28 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000d84:	4628      	mov	r0, r5
 8000d86:	f7ff ff1f 	bl	8000bc8 <HAL_CAN_TxMailbox1AbortCallback>
 8000d8a:	e74d      	b.n	8000c28 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000d8c:	0379      	lsls	r1, r7, #13
 8000d8e:	d502      	bpl.n	8000d96 <HAL_CAN_IRQHandler+0x1be>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000d90:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8000d94:	e754      	b.n	8000c40 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000d96:	033a      	lsls	r2, r7, #12
 8000d98:	d502      	bpl.n	8000da0 <HAL_CAN_IRQHandler+0x1c8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000d9a:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8000d9e:	e74f      	b.n	8000c40 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000da0:	4628      	mov	r0, r5
 8000da2:	f7ff ff12 	bl	8000bca <HAL_CAN_TxMailbox2AbortCallback>
 8000da6:	e74b      	b.n	8000c40 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8000da8:	2b50      	cmp	r3, #80	; 0x50
 8000daa:	d010      	beq.n	8000dce <HAL_CAN_IRQHandler+0x1f6>
 8000dac:	2b60      	cmp	r3, #96	; 0x60
 8000dae:	d1c2      	bne.n	8000d36 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000db0:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8000db4:	e7bf      	b.n	8000d36 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_STF;
 8000db6:	f044 0408 	orr.w	r4, r4, #8
            break;
 8000dba:	e7bc      	b.n	8000d36 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000dbc:	f044 0410 	orr.w	r4, r4, #16
            break;
 8000dc0:	e7b9      	b.n	8000d36 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000dc2:	f044 0420 	orr.w	r4, r4, #32
            break;
 8000dc6:	e7b6      	b.n	8000d36 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BR;
 8000dc8:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8000dcc:	e7b3      	b.n	8000d36 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BD;
 8000dce:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8000dd2:	e7b0      	b.n	8000d36 <HAL_CAN_IRQHandler+0x15e>

08000dd4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dd4:	4907      	ldr	r1, [pc, #28]	; (8000df4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000dd6:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dd8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ddc:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dde:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000de0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000de4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000de6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000de8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000df0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000df2:	4770      	bx	lr
 8000df4:	e000ed00 	.word	0xe000ed00

08000df8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df8:	4b16      	ldr	r3, [pc, #88]	; (8000e54 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dfa:	b530      	push	{r4, r5, lr}
 8000dfc:	68dc      	ldr	r4, [r3, #12]
 8000dfe:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e02:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e06:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e08:	2d04      	cmp	r5, #4
 8000e0a:	bf28      	it	cs
 8000e0c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e0e:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e10:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e14:	bf8c      	ite	hi
 8000e16:	3c03      	subhi	r4, #3
 8000e18:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1a:	fa03 f505 	lsl.w	r5, r3, r5
 8000e1e:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e22:	40a3      	lsls	r3, r4
 8000e24:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e2c:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e30:	bfac      	ite	ge
 8000e32:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e36:	4a08      	ldrlt	r2, [pc, #32]	; (8000e58 <HAL_NVIC_SetPriority+0x60>)
 8000e38:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000e3c:	bfb8      	it	lt
 8000e3e:	f000 000f 	andlt.w	r0, r0, #15
 8000e42:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e44:	bfaa      	itet	ge
 8000e46:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4a:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000e50:	bd30      	pop	{r4, r5, pc}
 8000e52:	bf00      	nop
 8000e54:	e000ed00 	.word	0xe000ed00
 8000e58:	e000ed14 	.word	0xe000ed14

08000e5c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e5c:	2800      	cmp	r0, #0
 8000e5e:	db08      	blt.n	8000e72 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e60:	0942      	lsrs	r2, r0, #5
 8000e62:	2301      	movs	r3, #1
 8000e64:	f000 001f 	and.w	r0, r0, #31
 8000e68:	fa03 f000 	lsl.w	r0, r3, r0
 8000e6c:	4b01      	ldr	r3, [pc, #4]	; (8000e74 <HAL_NVIC_EnableIRQ+0x18>)
 8000e6e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000e72:	4770      	bx	lr
 8000e74:	e000e100 	.word	0xe000e100

08000e78 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e78:	3801      	subs	r0, #1
 8000e7a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e7e:	d20a      	bcs.n	8000e96 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	4a07      	ldr	r2, [pc, #28]	; (8000ea0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e84:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e86:	21f0      	movs	r1, #240	; 0xf0
 8000e88:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e8c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e8e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e90:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e94:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e96:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000e010 	.word	0xe000e010
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000ea4:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000ea6:	b320      	cbz	r0, 8000ef2 <HAL_DMA_Init+0x4e>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000ea8:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8000eac:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eae:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8000eb0:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eb2:	4323      	orrs	r3, r4
 8000eb4:	6904      	ldr	r4, [r0, #16]
  tmp = hdma->Instance->CCR;
 8000eb6:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eb8:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000eba:	6944      	ldr	r4, [r0, #20]
 8000ebc:	4323      	orrs	r3, r4
 8000ebe:	6984      	ldr	r4, [r0, #24]
 8000ec0:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ec2:	69c4      	ldr	r4, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000ec4:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8000ec8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ecc:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000ece:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000ed0:	600b      	str	r3, [r1, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000ed2:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <HAL_DMA_Init+0x54>)
 8000ed4:	2214      	movs	r2, #20
 8000ed6:	440b      	add	r3, r1
 8000ed8:	fbb3 f3f2 	udiv	r3, r3, r2
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_DMA_Init+0x58>)
 8000ee2:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8000ee4:	f44f 7280 	mov.w	r2, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	6383      	str	r3, [r0, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8000eec:	8402      	strh	r2, [r0, #32]
  return HAL_OK;
 8000eee:	4618      	mov	r0, r3
}  
 8000ef0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	e7fc      	b.n	8000ef0 <HAL_DMA_Init+0x4c>
 8000ef6:	bf00      	nop
 8000ef8:	bffdfff8 	.word	0xbffdfff8
 8000efc:	40020000 	.word	0x40020000

08000f00 <HAL_DMA_Start_IT>:
{
 8000f00:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8000f02:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000f06:	2c01      	cmp	r4, #1
 8000f08:	d034      	beq.n	8000f74 <HAL_DMA_Start_IT+0x74>
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f0a:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000f0e:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f10:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8000f12:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f16:	f04f 0600 	mov.w	r6, #0
 8000f1a:	f04f 0402 	mov.w	r4, #2
 8000f1e:	d127      	bne.n	8000f70 <HAL_DMA_Start_IT+0x70>
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000f20:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f24:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f26:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f28:	6826      	ldr	r6, [r4, #0]
 8000f2a:	f026 0601 	bic.w	r6, r6, #1
 8000f2e:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000f30:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 8000f34:	40bd      	lsls	r5, r7
 8000f36:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8000f38:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f3a:	6843      	ldr	r3, [r0, #4]
 8000f3c:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8000f3e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 8000f40:	bf0b      	itete	eq
 8000f42:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8000f44:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000f46:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8000f48:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8000f4a:	b14b      	cbz	r3, 8000f60 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f4c:	6823      	ldr	r3, [r4, #0]
 8000f4e:	f043 030e 	orr.w	r3, r3, #14
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000f52:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000f54:	6823      	ldr	r3, [r4, #0]
 8000f56:	f043 0301 	orr.w	r3, r3, #1
 8000f5a:	6023      	str	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000f5c:	2000      	movs	r0, #0
} 
 8000f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000f60:	6823      	ldr	r3, [r4, #0]
 8000f62:	f043 030a 	orr.w	r3, r3, #10
 8000f66:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000f68:	6823      	ldr	r3, [r4, #0]
 8000f6a:	f023 0304 	bic.w	r3, r3, #4
 8000f6e:	e7f0      	b.n	8000f52 <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma); 
 8000f70:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000f74:	2002      	movs	r0, #2
 8000f76:	e7f2      	b.n	8000f5e <HAL_DMA_Start_IT+0x5e>

08000f78 <HAL_DMA_Abort_IT>:
{  
 8000f78:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f7a:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8000f7e:	2a02      	cmp	r2, #2
 8000f80:	d003      	beq.n	8000f8a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f82:	2204      	movs	r2, #4
 8000f84:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8000f86:	2001      	movs	r0, #1
}
 8000f88:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f8a:	6802      	ldr	r2, [r0, #0]
    if(hdma->XferAbortCallback != NULL)
 8000f8c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f8e:	6811      	ldr	r1, [r2, #0]
 8000f90:	f021 010e 	bic.w	r1, r1, #14
 8000f94:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f96:	6811      	ldr	r1, [r2, #0]
 8000f98:	f021 0101 	bic.w	r1, r1, #1
 8000f9c:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f9e:	e9d0 140f 	ldrd	r1, r4, [r0, #60]	; 0x3c
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	40a2      	lsls	r2, r4
 8000fa6:	604a      	str	r2, [r1, #4]
    __HAL_UNLOCK(hdma);
 8000fa8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fac:	8402      	strh	r2, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000fae:	b113      	cbz	r3, 8000fb6 <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 8000fb0:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	e7e8      	b.n	8000f88 <HAL_DMA_Abort_IT+0x10>
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	e7e6      	b.n	8000f88 <HAL_DMA_Abort_IT+0x10>

08000fba <HAL_DMA_IRQHandler>:
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000fba:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000fbc:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8000fbe:	6803      	ldr	r3, [r0, #0]
{
 8000fc0:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000fc2:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000fc4:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000fc6:	2404      	movs	r4, #4
 8000fc8:	4094      	lsls	r4, r2
 8000fca:	4234      	tst	r4, r6
 8000fcc:	d00e      	beq.n	8000fec <HAL_DMA_IRQHandler+0x32>
 8000fce:	f015 0f04 	tst.w	r5, #4
 8000fd2:	d00b      	beq.n	8000fec <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	0692      	lsls	r2, r2, #26
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000fd8:	bf5e      	ittt	pl
 8000fda:	681a      	ldrpl	r2, [r3, #0]
 8000fdc:	f022 0204 	bicpl.w	r2, r2, #4
 8000fe0:	601a      	strpl	r2, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000fe2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000fe4:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 8000fe6:	b363      	cbz	r3, 8001042 <HAL_DMA_IRQHandler+0x88>
}  
 8000fe8:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8000fea:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000fec:	2402      	movs	r4, #2
 8000fee:	4094      	lsls	r4, r2
 8000ff0:	4234      	tst	r4, r6
 8000ff2:	d012      	beq.n	800101a <HAL_DMA_IRQHandler+0x60>
 8000ff4:	f015 0f02 	tst.w	r5, #2
 8000ff8:	d00f      	beq.n	800101a <HAL_DMA_IRQHandler+0x60>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	0695      	lsls	r5, r2, #26
 8000ffe:	d406      	bmi.n	800100e <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	f022 020a 	bic.w	r2, r2, #10
 8001006:	601a      	str	r2, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001008:	2301      	movs	r3, #1
 800100a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	__HAL_UNLOCK(hdma);
 800100e:	2300      	movs	r3, #0
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001010:	604c      	str	r4, [r1, #4]
  	__HAL_UNLOCK(hdma);
 8001012:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001016:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001018:	e7e5      	b.n	8000fe6 <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800101a:	2408      	movs	r4, #8
 800101c:	4094      	lsls	r4, r2
 800101e:	4234      	tst	r4, r6
 8001020:	d00f      	beq.n	8001042 <HAL_DMA_IRQHandler+0x88>
 8001022:	072c      	lsls	r4, r5, #28
 8001024:	d50d      	bpl.n	8001042 <HAL_DMA_IRQHandler+0x88>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001026:	681c      	ldr	r4, [r3, #0]
 8001028:	f024 040e 	bic.w	r4, r4, #14
 800102c:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800102e:	2301      	movs	r3, #1
 8001030:	fa03 f202 	lsl.w	r2, r3, r2
 8001034:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001036:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma); 
 8001038:	f44f 7380 	mov.w	r3, #256	; 0x100
 800103c:	8403      	strh	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 800103e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001040:	e7d1      	b.n	8000fe6 <HAL_DMA_IRQHandler+0x2c>
}  
 8001042:	bc70      	pop	{r4, r5, r6}
 8001044:	4770      	bx	lr
	...

08001048 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001048:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800104c:	f8df 8168 	ldr.w	r8, [pc, #360]	; 80011b8 <HAL_GPIO_Init+0x170>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001050:	4c57      	ldr	r4, [pc, #348]	; (80011b0 <HAL_GPIO_Init+0x168>)
  uint32_t position = 0x00u;
 8001052:	2300      	movs	r3, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001054:	f04f 090f 	mov.w	r9, #15
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001058:	680a      	ldr	r2, [r1, #0]
 800105a:	fa32 f503 	lsrs.w	r5, r2, r3
 800105e:	d102      	bne.n	8001066 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8001060:	b003      	add	sp, #12
 8001062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001066:	2501      	movs	r5, #1
 8001068:	fa05 fa03 	lsl.w	sl, r5, r3
    if (iocurrent != 0x00u)
 800106c:	ea1a 0202 	ands.w	r2, sl, r2
 8001070:	f000 8095 	beq.w	800119e <HAL_GPIO_Init+0x156>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001074:	684d      	ldr	r5, [r1, #4]
 8001076:	f025 0e10 	bic.w	lr, r5, #16
 800107a:	f1be 0f02 	cmp.w	lr, #2
 800107e:	d111      	bne.n	80010a4 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3u];
 8001080:	08df      	lsrs	r7, r3, #3
 8001082:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001086:	f003 0c07 	and.w	ip, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 800108a:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800108c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001090:	fa09 fb0c 	lsl.w	fp, r9, ip
 8001094:	ea26 0b0b 	bic.w	fp, r6, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001098:	690e      	ldr	r6, [r1, #16]
 800109a:	fa06 f60c 	lsl.w	r6, r6, ip
 800109e:	ea46 060b 	orr.w	r6, r6, fp
        GPIOx->AFR[position >> 3u] = temp;
 80010a2:	623e      	str	r6, [r7, #32]
      temp = GPIOx->MODER;
 80010a4:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80010a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80010ac:	2603      	movs	r6, #3
 80010ae:	fa06 f70c 	lsl.w	r7, r6, ip
 80010b2:	ea2b 0b07 	bic.w	fp, fp, r7
 80010b6:	43fe      	mvns	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010b8:	f005 0703 	and.w	r7, r5, #3
 80010bc:	fa07 f70c 	lsl.w	r7, r7, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c0:	f10e 3eff 	add.w	lr, lr, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010c4:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c8:	f1be 0f01 	cmp.w	lr, #1
      GPIOx->MODER = temp;
 80010cc:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010ce:	d811      	bhi.n	80010f4 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 80010d0:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80010d2:	ea06 0e07 	and.w	lr, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010d6:	68cf      	ldr	r7, [r1, #12]
 80010d8:	fa07 f70c 	lsl.w	r7, r7, ip
 80010dc:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80010e0:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80010e2:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010e4:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80010e8:	f3c5 1700 	ubfx	r7, r5, #4, #1
 80010ec:	409f      	lsls	r7, r3
 80010ee:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 80010f2:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80010f4:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80010f6:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80010f8:	688e      	ldr	r6, [r1, #8]
 80010fa:	fa06 f60c 	lsl.w	r6, r6, ip
 80010fe:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 8001100:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001102:	00ee      	lsls	r6, r5, #3
 8001104:	d54b      	bpl.n	800119e <HAL_GPIO_Init+0x156>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001106:	f8d8 6018 	ldr.w	r6, [r8, #24]
 800110a:	f046 0601 	orr.w	r6, r6, #1
 800110e:	f8c8 6018 	str.w	r6, [r8, #24]
 8001112:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001116:	f023 0703 	bic.w	r7, r3, #3
 800111a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800111e:	f006 0601 	and.w	r6, r6, #1
 8001122:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001126:	9601      	str	r6, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001128:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800112c:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 800112e:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001130:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001134:	fa09 fe0c 	lsl.w	lr, r9, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001138:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800113c:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001140:	d02f      	beq.n	80011a2 <HAL_GPIO_Init+0x15a>
 8001142:	4e1c      	ldr	r6, [pc, #112]	; (80011b4 <HAL_GPIO_Init+0x16c>)
 8001144:	42b0      	cmp	r0, r6
 8001146:	d02e      	beq.n	80011a6 <HAL_GPIO_Init+0x15e>
 8001148:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800114c:	42b0      	cmp	r0, r6
 800114e:	d02c      	beq.n	80011aa <HAL_GPIO_Init+0x162>
 8001150:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001154:	42b0      	cmp	r0, r6
 8001156:	bf0c      	ite	eq
 8001158:	2603      	moveq	r6, #3
 800115a:	2605      	movne	r6, #5
 800115c:	fa06 f60c 	lsl.w	r6, r6, ip
 8001160:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001164:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8001166:	6826      	ldr	r6, [r4, #0]
        temp &= ~(iocurrent);
 8001168:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800116a:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp &= ~(iocurrent);
 800116e:	bf0c      	ite	eq
 8001170:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001172:	4316      	orrne	r6, r2
        EXTI->IMR = temp;
 8001174:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8001176:	6866      	ldr	r6, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001178:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~(iocurrent);
 800117c:	bf0c      	ite	eq
 800117e:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001180:	4316      	orrne	r6, r2
        EXTI->EMR = temp;
 8001182:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8001184:	68a6      	ldr	r6, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001186:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 800118a:	bf0c      	ite	eq
 800118c:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800118e:	4316      	orrne	r6, r2
        EXTI->RTSR = temp;
 8001190:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8001192:	68e6      	ldr	r6, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001194:	02ad      	lsls	r5, r5, #10
        temp &= ~(iocurrent);
 8001196:	bf54      	ite	pl
 8001198:	403e      	andpl	r6, r7
          temp |= iocurrent;
 800119a:	4316      	orrmi	r6, r2
        EXTI->FTSR = temp;
 800119c:	60e6      	str	r6, [r4, #12]
    position++;
 800119e:	3301      	adds	r3, #1
 80011a0:	e75a      	b.n	8001058 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011a2:	2600      	movs	r6, #0
 80011a4:	e7da      	b.n	800115c <HAL_GPIO_Init+0x114>
 80011a6:	2601      	movs	r6, #1
 80011a8:	e7d8      	b.n	800115c <HAL_GPIO_Init+0x114>
 80011aa:	2602      	movs	r6, #2
 80011ac:	e7d6      	b.n	800115c <HAL_GPIO_Init+0x114>
 80011ae:	bf00      	nop
 80011b0:	40010400 	.word	0x40010400
 80011b4:	48000400 	.word	0x48000400
 80011b8:	40021000 	.word	0x40021000

080011bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011bc:	b10a      	cbz	r2, 80011c2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011be:	6181      	str	r1, [r0, #24]
 80011c0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011c2:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80011c4:	4770      	bx	lr

080011c6 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80011c6:	6943      	ldr	r3, [r0, #20]
 80011c8:	420b      	tst	r3, r1
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80011ca:	bf18      	it	ne
 80011cc:	0409      	lslne	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011ce:	6181      	str	r1, [r0, #24]
  }
}
 80011d0:	4770      	bx	lr
	...

080011d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011d4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011d8:	4605      	mov	r5, r0
 80011da:	2800      	cmp	r0, #0
 80011dc:	d035      	beq.n	800124a <HAL_RCC_OscConfig+0x76>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011de:	6803      	ldr	r3, [r0, #0]
 80011e0:	07da      	lsls	r2, r3, #31
 80011e2:	d411      	bmi.n	8001208 <HAL_RCC_OscConfig+0x34>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011e4:	682b      	ldr	r3, [r5, #0]
 80011e6:	079b      	lsls	r3, r3, #30
 80011e8:	f100 8088 	bmi.w	80012fc <HAL_RCC_OscConfig+0x128>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ec:	682b      	ldr	r3, [r5, #0]
 80011ee:	071c      	lsls	r4, r3, #28
 80011f0:	f100 80f8 	bmi.w	80013e4 <HAL_RCC_OscConfig+0x210>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011f4:	682b      	ldr	r3, [r5, #0]
 80011f6:	0758      	lsls	r0, r3, #29
 80011f8:	f100 8141 	bmi.w	800147e <HAL_RCC_OscConfig+0x2aa>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011fc:	69e8      	ldr	r0, [r5, #28]
 80011fe:	2800      	cmp	r0, #0
 8001200:	f040 81d7 	bne.w	80015b2 <HAL_RCC_OscConfig+0x3de>
        }
      }
    }
  }

  return HAL_OK;
 8001204:	2000      	movs	r0, #0
 8001206:	e04b      	b.n	80012a0 <HAL_RCC_OscConfig+0xcc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001208:	4cba      	ldr	r4, [pc, #744]	; (80014f4 <HAL_RCC_OscConfig+0x320>)
 800120a:	6863      	ldr	r3, [r4, #4]
 800120c:	f003 030c 	and.w	r3, r3, #12
 8001210:	2b04      	cmp	r3, #4
 8001212:	d007      	beq.n	8001224 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001214:	6863      	ldr	r3, [r4, #4]
 8001216:	f003 030c 	and.w	r3, r3, #12
 800121a:	2b08      	cmp	r3, #8
 800121c:	d117      	bne.n	800124e <HAL_RCC_OscConfig+0x7a>
 800121e:	6863      	ldr	r3, [r4, #4]
 8001220:	03df      	lsls	r7, r3, #15
 8001222:	d514      	bpl.n	800124e <HAL_RCC_OscConfig+0x7a>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001224:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001228:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800122c:	6821      	ldr	r1, [r4, #0]
 800122e:	fa93 f3a3 	rbit	r3, r3
 8001232:	fab3 f383 	clz	r3, r3
 8001236:	f003 031f 	and.w	r3, r3, #31
 800123a:	2201      	movs	r2, #1
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	420b      	tst	r3, r1
 8001242:	d0cf      	beq.n	80011e4 <HAL_RCC_OscConfig+0x10>
 8001244:	686b      	ldr	r3, [r5, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d1cc      	bne.n	80011e4 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 800124a:	2001      	movs	r0, #1
 800124c:	e028      	b.n	80012a0 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800124e:	686a      	ldr	r2, [r5, #4]
 8001250:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001254:	d127      	bne.n	80012a6 <HAL_RCC_OscConfig+0xd2>
 8001256:	6823      	ldr	r3, [r4, #0]
 8001258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800125c:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800125e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001260:	68a9      	ldr	r1, [r5, #8]
 8001262:	f023 030f 	bic.w	r3, r3, #15
 8001266:	430b      	orrs	r3, r1
 8001268:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800126a:	b362      	cbz	r2, 80012c6 <HAL_RCC_OscConfig+0xf2>
        tickstart = HAL_GetTick();
 800126c:	f7ff fab2 	bl	80007d4 <HAL_GetTick>
 8001270:	f44f 3700 	mov.w	r7, #131072	; 0x20000
 8001274:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001276:	f04f 0801 	mov.w	r8, #1
 800127a:	fa97 f3a7 	rbit	r3, r7
 800127e:	6822      	ldr	r2, [r4, #0]
 8001280:	fa97 f3a7 	rbit	r3, r7
 8001284:	fab3 f383 	clz	r3, r3
 8001288:	f003 031f 	and.w	r3, r3, #31
 800128c:	fa08 f303 	lsl.w	r3, r8, r3
 8001290:	4213      	tst	r3, r2
 8001292:	d1a7      	bne.n	80011e4 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001294:	f7ff fa9e 	bl	80007d4 <HAL_GetTick>
 8001298:	1b83      	subs	r3, r0, r6
 800129a:	2b64      	cmp	r3, #100	; 0x64
 800129c:	d9ed      	bls.n	800127a <HAL_RCC_OscConfig+0xa6>
            return HAL_TIMEOUT;
 800129e:	2003      	movs	r0, #3
}
 80012a0:	b002      	add	sp, #8
 80012a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012a6:	6823      	ldr	r3, [r4, #0]
 80012a8:	b932      	cbnz	r2, 80012b8 <HAL_RCC_OscConfig+0xe4>
 80012aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012ae:	6023      	str	r3, [r4, #0]
 80012b0:	6823      	ldr	r3, [r4, #0]
 80012b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012b6:	e7d1      	b.n	800125c <HAL_RCC_OscConfig+0x88>
 80012b8:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80012bc:	d1f5      	bne.n	80012aa <HAL_RCC_OscConfig+0xd6>
 80012be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c2:	6023      	str	r3, [r4, #0]
 80012c4:	e7c7      	b.n	8001256 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80012c6:	f7ff fa85 	bl	80007d4 <HAL_GetTick>
 80012ca:	f44f 3700 	mov.w	r7, #131072	; 0x20000
 80012ce:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012d0:	f04f 0801 	mov.w	r8, #1
 80012d4:	fa97 f3a7 	rbit	r3, r7
 80012d8:	6822      	ldr	r2, [r4, #0]
 80012da:	fa97 f3a7 	rbit	r3, r7
 80012de:	fab3 f383 	clz	r3, r3
 80012e2:	f003 031f 	and.w	r3, r3, #31
 80012e6:	fa08 f303 	lsl.w	r3, r8, r3
 80012ea:	4213      	tst	r3, r2
 80012ec:	f43f af7a 	beq.w	80011e4 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012f0:	f7ff fa70 	bl	80007d4 <HAL_GetTick>
 80012f4:	1b83      	subs	r3, r0, r6
 80012f6:	2b64      	cmp	r3, #100	; 0x64
 80012f8:	d9ec      	bls.n	80012d4 <HAL_RCC_OscConfig+0x100>
 80012fa:	e7d0      	b.n	800129e <HAL_RCC_OscConfig+0xca>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80012fc:	4c7d      	ldr	r4, [pc, #500]	; (80014f4 <HAL_RCC_OscConfig+0x320>)
 80012fe:	6863      	ldr	r3, [r4, #4]
 8001300:	f013 0f0c 	tst.w	r3, #12
 8001304:	d007      	beq.n	8001316 <HAL_RCC_OscConfig+0x142>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001306:	6863      	ldr	r3, [r4, #4]
 8001308:	f003 030c 	and.w	r3, r3, #12
 800130c:	2b08      	cmp	r3, #8
 800130e:	d121      	bne.n	8001354 <HAL_RCC_OscConfig+0x180>
 8001310:	6863      	ldr	r3, [r4, #4]
 8001312:	03de      	lsls	r6, r3, #15
 8001314:	d41e      	bmi.n	8001354 <HAL_RCC_OscConfig+0x180>
 8001316:	2302      	movs	r3, #2
 8001318:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800131c:	6821      	ldr	r1, [r4, #0]
 800131e:	fa93 f3a3 	rbit	r3, r3
 8001322:	fab3 f383 	clz	r3, r3
 8001326:	f003 031f 	and.w	r3, r3, #31
 800132a:	2201      	movs	r2, #1
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	420b      	tst	r3, r1
 8001332:	d002      	beq.n	800133a <HAL_RCC_OscConfig+0x166>
 8001334:	692b      	ldr	r3, [r5, #16]
 8001336:	4293      	cmp	r3, r2
 8001338:	d187      	bne.n	800124a <HAL_RCC_OscConfig+0x76>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800133a:	6821      	ldr	r1, [r4, #0]
 800133c:	23f8      	movs	r3, #248	; 0xf8
 800133e:	fa93 f3a3 	rbit	r3, r3
 8001342:	fab3 f283 	clz	r2, r3
 8001346:	696b      	ldr	r3, [r5, #20]
 8001348:	4093      	lsls	r3, r2
 800134a:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 800134e:	4313      	orrs	r3, r2
 8001350:	6023      	str	r3, [r4, #0]
 8001352:	e74b      	b.n	80011ec <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001354:	692a      	ldr	r2, [r5, #16]
 8001356:	2601      	movs	r6, #1
 8001358:	b30a      	cbz	r2, 800139e <HAL_RCC_OscConfig+0x1ca>
 800135a:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 800135e:	fab3 f383 	clz	r3, r3
 8001362:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001366:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	f04f 0802 	mov.w	r8, #2
 8001370:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001372:	f7ff fa2f 	bl	80007d4 <HAL_GetTick>
 8001376:	4607      	mov	r7, r0
 8001378:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800137c:	6822      	ldr	r2, [r4, #0]
 800137e:	fa98 f3a8 	rbit	r3, r8
 8001382:	fab3 f383 	clz	r3, r3
 8001386:	f003 031f 	and.w	r3, r3, #31
 800138a:	fa06 f303 	lsl.w	r3, r6, r3
 800138e:	4213      	tst	r3, r2
 8001390:	d1d3      	bne.n	800133a <HAL_RCC_OscConfig+0x166>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001392:	f7ff fa1f 	bl	80007d4 <HAL_GetTick>
 8001396:	1bc3      	subs	r3, r0, r7
 8001398:	2b02      	cmp	r3, #2
 800139a:	d9ed      	bls.n	8001378 <HAL_RCC_OscConfig+0x1a4>
 800139c:	e77f      	b.n	800129e <HAL_RCC_OscConfig+0xca>
 800139e:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 80013a2:	fab3 f383 	clz	r3, r3
 80013a6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013aa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	f04f 0802 	mov.w	r8, #2
 80013b4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013b6:	f7ff fa0d 	bl	80007d4 <HAL_GetTick>
 80013ba:	4607      	mov	r7, r0
 80013bc:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013c0:	6822      	ldr	r2, [r4, #0]
 80013c2:	fa98 f3a8 	rbit	r3, r8
 80013c6:	fab3 f383 	clz	r3, r3
 80013ca:	f003 031f 	and.w	r3, r3, #31
 80013ce:	fa06 f303 	lsl.w	r3, r6, r3
 80013d2:	4213      	tst	r3, r2
 80013d4:	f43f af0a 	beq.w	80011ec <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013d8:	f7ff f9fc 	bl	80007d4 <HAL_GetTick>
 80013dc:	1bc3      	subs	r3, r0, r7
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d9ec      	bls.n	80013bc <HAL_RCC_OscConfig+0x1e8>
 80013e2:	e75c      	b.n	800129e <HAL_RCC_OscConfig+0xca>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013e4:	69aa      	ldr	r2, [r5, #24]
 80013e6:	4e43      	ldr	r6, [pc, #268]	; (80014f4 <HAL_RCC_OscConfig+0x320>)
 80013e8:	4943      	ldr	r1, [pc, #268]	; (80014f8 <HAL_RCC_OscConfig+0x324>)
 80013ea:	2401      	movs	r4, #1
 80013ec:	b31a      	cbz	r2, 8001436 <HAL_RCC_OscConfig+0x262>
 80013ee:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 80013f2:	fab3 f383 	clz	r3, r3
 80013f6:	440b      	add	r3, r1
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	2702      	movs	r7, #2
 80013fc:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 80013fe:	f7ff f9e9 	bl	80007d4 <HAL_GetTick>
 8001402:	4680      	mov	r8, r0
 8001404:	fa97 f3a7 	rbit	r3, r7
 8001408:	fa97 f3a7 	rbit	r3, r7
 800140c:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001410:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001412:	fa97 f3a7 	rbit	r3, r7
 8001416:	fab3 f383 	clz	r3, r3
 800141a:	f003 031f 	and.w	r3, r3, #31
 800141e:	fa04 f303 	lsl.w	r3, r4, r3
 8001422:	4213      	tst	r3, r2
 8001424:	f47f aee6 	bne.w	80011f4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001428:	f7ff f9d4 	bl	80007d4 <HAL_GetTick>
 800142c:	eba0 0308 	sub.w	r3, r0, r8
 8001430:	2b02      	cmp	r3, #2
 8001432:	d9e7      	bls.n	8001404 <HAL_RCC_OscConfig+0x230>
 8001434:	e733      	b.n	800129e <HAL_RCC_OscConfig+0xca>
 8001436:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 800143a:	fab3 f383 	clz	r3, r3
 800143e:	440b      	add	r3, r1
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	2702      	movs	r7, #2
 8001444:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001446:	f7ff f9c5 	bl	80007d4 <HAL_GetTick>
 800144a:	4680      	mov	r8, r0
 800144c:	fa97 f3a7 	rbit	r3, r7
 8001450:	fa97 f3a7 	rbit	r3, r7
 8001454:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001458:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800145a:	fa97 f3a7 	rbit	r3, r7
 800145e:	fab3 f383 	clz	r3, r3
 8001462:	f003 031f 	and.w	r3, r3, #31
 8001466:	fa04 f303 	lsl.w	r3, r4, r3
 800146a:	4213      	tst	r3, r2
 800146c:	f43f aec2 	beq.w	80011f4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001470:	f7ff f9b0 	bl	80007d4 <HAL_GetTick>
 8001474:	eba0 0308 	sub.w	r3, r0, r8
 8001478:	2b02      	cmp	r3, #2
 800147a:	d9e7      	bls.n	800144c <HAL_RCC_OscConfig+0x278>
 800147c:	e70f      	b.n	800129e <HAL_RCC_OscConfig+0xca>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800147e:	4c1d      	ldr	r4, [pc, #116]	; (80014f4 <HAL_RCC_OscConfig+0x320>)
 8001480:	69e3      	ldr	r3, [r4, #28]
 8001482:	00d9      	lsls	r1, r3, #3
 8001484:	d434      	bmi.n	80014f0 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001486:	69e3      	ldr	r3, [r4, #28]
 8001488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800148c:	61e3      	str	r3, [r4, #28]
 800148e:	69e3      	ldr	r3, [r4, #28]
 8001490:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001494:	9301      	str	r3, [sp, #4]
 8001496:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001498:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800149a:	4f18      	ldr	r7, [pc, #96]	; (80014fc <HAL_RCC_OscConfig+0x328>)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	05da      	lsls	r2, r3, #23
 80014a0:	d52e      	bpl.n	8001500 <HAL_RCC_OscConfig+0x32c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014a2:	68eb      	ldr	r3, [r5, #12]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d13c      	bne.n	8001522 <HAL_RCC_OscConfig+0x34e>
 80014a8:	6a23      	ldr	r3, [r4, #32]
 80014aa:	f043 0301 	orr.w	r3, r3, #1
 80014ae:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80014b0:	f7ff f990 	bl	80007d4 <HAL_GetTick>
 80014b4:	2702      	movs	r7, #2
 80014b6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b8:	46ba      	mov	sl, r7
 80014ba:	f04f 0901 	mov.w	r9, #1
 80014be:	fa97 f3a7 	rbit	r3, r7
 80014c2:	fa97 f3a7 	rbit	r3, r7
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d06b      	beq.n	80015a2 <HAL_RCC_OscConfig+0x3ce>
 80014ca:	6a22      	ldr	r2, [r4, #32]
 80014cc:	fa9a f3aa 	rbit	r3, sl
 80014d0:	fab3 f383 	clz	r3, r3
 80014d4:	f003 031f 	and.w	r3, r3, #31
 80014d8:	fa09 f303 	lsl.w	r3, r9, r3
 80014dc:	4213      	tst	r3, r2
 80014de:	d057      	beq.n	8001590 <HAL_RCC_OscConfig+0x3bc>
    if(pwrclkchanged == SET)
 80014e0:	2e00      	cmp	r6, #0
 80014e2:	f43f ae8b 	beq.w	80011fc <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80014e6:	69e3      	ldr	r3, [r4, #28]
 80014e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014ec:	61e3      	str	r3, [r4, #28]
 80014ee:	e685      	b.n	80011fc <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80014f0:	2600      	movs	r6, #0
 80014f2:	e7d2      	b.n	800149a <HAL_RCC_OscConfig+0x2c6>
 80014f4:	40021000 	.word	0x40021000
 80014f8:	10908120 	.word	0x10908120
 80014fc:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001506:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001508:	f7ff f964 	bl	80007d4 <HAL_GetTick>
 800150c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	05db      	lsls	r3, r3, #23
 8001512:	d4c6      	bmi.n	80014a2 <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001514:	f7ff f95e 	bl	80007d4 <HAL_GetTick>
 8001518:	eba0 0008 	sub.w	r0, r0, r8
 800151c:	2864      	cmp	r0, #100	; 0x64
 800151e:	d9f6      	bls.n	800150e <HAL_RCC_OscConfig+0x33a>
 8001520:	e6bd      	b.n	800129e <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001522:	bb3b      	cbnz	r3, 8001574 <HAL_RCC_OscConfig+0x3a0>
 8001524:	6a23      	ldr	r3, [r4, #32]
 8001526:	f023 0301 	bic.w	r3, r3, #1
 800152a:	6223      	str	r3, [r4, #32]
 800152c:	6a23      	ldr	r3, [r4, #32]
 800152e:	f023 0304 	bic.w	r3, r3, #4
 8001532:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001534:	f7ff f94e 	bl	80007d4 <HAL_GetTick>
 8001538:	2702      	movs	r7, #2
 800153a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800153c:	46ba      	mov	sl, r7
 800153e:	f04f 0901 	mov.w	r9, #1
 8001542:	fa97 f3a7 	rbit	r3, r7
 8001546:	fa97 f3a7 	rbit	r3, r7
 800154a:	b373      	cbz	r3, 80015aa <HAL_RCC_OscConfig+0x3d6>
 800154c:	6a22      	ldr	r2, [r4, #32]
 800154e:	fa9a f3aa 	rbit	r3, sl
 8001552:	fab3 f383 	clz	r3, r3
 8001556:	f003 031f 	and.w	r3, r3, #31
 800155a:	fa09 f303 	lsl.w	r3, r9, r3
 800155e:	4213      	tst	r3, r2
 8001560:	d0be      	beq.n	80014e0 <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001562:	f7ff f937 	bl	80007d4 <HAL_GetTick>
 8001566:	f241 3388 	movw	r3, #5000	; 0x1388
 800156a:	eba0 0008 	sub.w	r0, r0, r8
 800156e:	4298      	cmp	r0, r3
 8001570:	d9e7      	bls.n	8001542 <HAL_RCC_OscConfig+0x36e>
 8001572:	e694      	b.n	800129e <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001574:	2b05      	cmp	r3, #5
 8001576:	6a23      	ldr	r3, [r4, #32]
 8001578:	d103      	bne.n	8001582 <HAL_RCC_OscConfig+0x3ae>
 800157a:	f043 0304 	orr.w	r3, r3, #4
 800157e:	6223      	str	r3, [r4, #32]
 8001580:	e792      	b.n	80014a8 <HAL_RCC_OscConfig+0x2d4>
 8001582:	f023 0301 	bic.w	r3, r3, #1
 8001586:	6223      	str	r3, [r4, #32]
 8001588:	6a23      	ldr	r3, [r4, #32]
 800158a:	f023 0304 	bic.w	r3, r3, #4
 800158e:	e78e      	b.n	80014ae <HAL_RCC_OscConfig+0x2da>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001590:	f7ff f920 	bl	80007d4 <HAL_GetTick>
 8001594:	f241 3388 	movw	r3, #5000	; 0x1388
 8001598:	eba0 0008 	sub.w	r0, r0, r8
 800159c:	4298      	cmp	r0, r3
 800159e:	d98e      	bls.n	80014be <HAL_RCC_OscConfig+0x2ea>
 80015a0:	e67d      	b.n	800129e <HAL_RCC_OscConfig+0xca>
 80015a2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80015a8:	e790      	b.n	80014cc <HAL_RCC_OscConfig+0x2f8>
 80015aa:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80015b0:	e7cd      	b.n	800154e <HAL_RCC_OscConfig+0x37a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015b2:	4b49      	ldr	r3, [pc, #292]	; (80016d8 <HAL_RCC_OscConfig+0x504>)
 80015b4:	685a      	ldr	r2, [r3, #4]
 80015b6:	f002 020c 	and.w	r2, r2, #12
 80015ba:	2a08      	cmp	r2, #8
 80015bc:	461c      	mov	r4, r3
 80015be:	d07a      	beq.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015c0:	2802      	cmp	r0, #2
 80015c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015c6:	d151      	bne.n	800166c <HAL_RCC_OscConfig+0x498>
 80015c8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80015cc:	fab3 f383 	clz	r3, r3
 80015d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015de:	f7ff f8f9 	bl	80007d4 <HAL_GetTick>
 80015e2:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 80015e6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015e8:	2601      	movs	r6, #1
 80015ea:	fa98 f3a8 	rbit	r3, r8
 80015ee:	6822      	ldr	r2, [r4, #0]
 80015f0:	fa98 f3a8 	rbit	r3, r8
 80015f4:	fab3 f383 	clz	r3, r3
 80015f8:	f003 031f 	and.w	r3, r3, #31
 80015fc:	fa06 f303 	lsl.w	r3, r6, r3
 8001600:	4213      	tst	r3, r2
 8001602:	d12d      	bne.n	8001660 <HAL_RCC_OscConfig+0x48c>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001604:	e9d5 1308 	ldrd	r1, r3, [r5, #32]
 8001608:	6862      	ldr	r2, [r4, #4]
 800160a:	430b      	orrs	r3, r1
 800160c:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001610:	4313      	orrs	r3, r2
 8001612:	6063      	str	r3, [r4, #4]
 8001614:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001618:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800161c:	fab3 f383 	clz	r3, r3
 8001620:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001624:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001628:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800162a:	2701      	movs	r7, #1
        __HAL_RCC_PLL_ENABLE();
 800162c:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800162e:	f7ff f8d1 	bl	80007d4 <HAL_GetTick>
 8001632:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8001636:	4605      	mov	r5, r0
 8001638:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800163c:	6822      	ldr	r2, [r4, #0]
 800163e:	fa96 f3a6 	rbit	r3, r6
 8001642:	fab3 f383 	clz	r3, r3
 8001646:	f003 031f 	and.w	r3, r3, #31
 800164a:	fa07 f303 	lsl.w	r3, r7, r3
 800164e:	4213      	tst	r3, r2
 8001650:	f47f add8 	bne.w	8001204 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001654:	f7ff f8be 	bl	80007d4 <HAL_GetTick>
 8001658:	1b40      	subs	r0, r0, r5
 800165a:	2802      	cmp	r0, #2
 800165c:	d9ec      	bls.n	8001638 <HAL_RCC_OscConfig+0x464>
 800165e:	e61e      	b.n	800129e <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001660:	f7ff f8b8 	bl	80007d4 <HAL_GetTick>
 8001664:	1bc3      	subs	r3, r0, r7
 8001666:	2b02      	cmp	r3, #2
 8001668:	d9bf      	bls.n	80015ea <HAL_RCC_OscConfig+0x416>
 800166a:	e618      	b.n	800129e <HAL_RCC_OscConfig+0xca>
 800166c:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001670:	fab3 f383 	clz	r3, r3
 8001674:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001678:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001682:	f7ff f8a7 	bl	80007d4 <HAL_GetTick>
 8001686:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 800168a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800168c:	2701      	movs	r7, #1
 800168e:	fa96 f3a6 	rbit	r3, r6
 8001692:	6822      	ldr	r2, [r4, #0]
 8001694:	fa96 f3a6 	rbit	r3, r6
 8001698:	fab3 f383 	clz	r3, r3
 800169c:	f003 031f 	and.w	r3, r3, #31
 80016a0:	fa07 f303 	lsl.w	r3, r7, r3
 80016a4:	4213      	tst	r3, r2
 80016a6:	f43f adad 	beq.w	8001204 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016aa:	f7ff f893 	bl	80007d4 <HAL_GetTick>
 80016ae:	1b40      	subs	r0, r0, r5
 80016b0:	2802      	cmp	r0, #2
 80016b2:	d9ec      	bls.n	800168e <HAL_RCC_OscConfig+0x4ba>
 80016b4:	e5f3      	b.n	800129e <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016b6:	2801      	cmp	r0, #1
 80016b8:	f43f adf2 	beq.w	80012a0 <HAL_RCC_OscConfig+0xcc>
        pll_config = RCC->CFGR;
 80016bc:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80016be:	6a2a      	ldr	r2, [r5, #32]
 80016c0:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80016c4:	4291      	cmp	r1, r2
 80016c6:	f47f adc0 	bne.w	800124a <HAL_RCC_OscConfig+0x76>
 80016ca:	6a6a      	ldr	r2, [r5, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80016cc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80016d0:	4293      	cmp	r3, r2
 80016d2:	f43f ad97 	beq.w	8001204 <HAL_RCC_OscConfig+0x30>
 80016d6:	e5b8      	b.n	800124a <HAL_RCC_OscConfig+0x76>
 80016d8:	40021000 	.word	0x40021000

080016dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016dc:	b530      	push	{r4, r5, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80016de:	4d13      	ldr	r5, [pc, #76]	; (800172c <HAL_RCC_GetSysClockFreq+0x50>)
 80016e0:	686c      	ldr	r4, [r5, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016e2:	f004 030c 	and.w	r3, r4, #12
 80016e6:	2b08      	cmp	r3, #8
 80016e8:	d11e      	bne.n	8001728 <HAL_RCC_GetSysClockFreq+0x4c>
 80016ea:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80016ee:	fa92 f2a2 	rbit	r2, r2
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80016f2:	f404 1370 	and.w	r3, r4, #3932160	; 0x3c0000
 80016f6:	fab2 f282 	clz	r2, r2
 80016fa:	fa23 f202 	lsr.w	r2, r3, r2
 80016fe:	490c      	ldr	r1, [pc, #48]	; (8001730 <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001700:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001702:	5c88      	ldrb	r0, [r1, r2]
 8001704:	220f      	movs	r2, #15
 8001706:	fa92 f2a2 	rbit	r2, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800170a:	fab2 f282 	clz	r2, r2
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	40d3      	lsrs	r3, r2
 8001714:	440b      	add	r3, r1
 8001716:	7c1a      	ldrb	r2, [r3, #16]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001718:	03e3      	lsls	r3, r4, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800171a:	bf4a      	itet	mi
 800171c:	4b05      	ldrmi	r3, [pc, #20]	; (8001734 <HAL_RCC_GetSysClockFreq+0x58>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800171e:	4b06      	ldrpl	r3, [pc, #24]	; (8001738 <HAL_RCC_GetSysClockFreq+0x5c>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001720:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001724:	4358      	muls	r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001726:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 8001728:	4802      	ldr	r0, [pc, #8]	; (8001734 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 800172a:	e7fc      	b.n	8001726 <HAL_RCC_GetSysClockFreq+0x4a>
 800172c:	40021000 	.word	0x40021000
 8001730:	080020d0 	.word	0x080020d0
 8001734:	007a1200 	.word	0x007a1200
 8001738:	003d0900 	.word	0x003d0900

0800173c <HAL_RCC_ClockConfig>:
{
 800173c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001740:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001742:	4604      	mov	r4, r0
 8001744:	b910      	cbnz	r0, 800174c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001746:	2001      	movs	r0, #1
}
 8001748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800174c:	4a4c      	ldr	r2, [pc, #304]	; (8001880 <HAL_RCC_ClockConfig+0x144>)
 800174e:	6813      	ldr	r3, [r2, #0]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	428b      	cmp	r3, r1
 8001756:	d32e      	bcc.n	80017b6 <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001758:	6822      	ldr	r2, [r4, #0]
 800175a:	0791      	lsls	r1, r2, #30
 800175c:	d436      	bmi.n	80017cc <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800175e:	07d2      	lsls	r2, r2, #31
 8001760:	d43c      	bmi.n	80017dc <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001762:	4a47      	ldr	r2, [pc, #284]	; (8001880 <HAL_RCC_ClockConfig+0x144>)
 8001764:	6813      	ldr	r3, [r2, #0]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	42ab      	cmp	r3, r5
 800176c:	d874      	bhi.n	8001858 <HAL_RCC_ClockConfig+0x11c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800176e:	6822      	ldr	r2, [r4, #0]
 8001770:	4d44      	ldr	r5, [pc, #272]	; (8001884 <HAL_RCC_ClockConfig+0x148>)
 8001772:	f012 0f04 	tst.w	r2, #4
 8001776:	d17b      	bne.n	8001870 <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001778:	0713      	lsls	r3, r2, #28
 800177a:	d506      	bpl.n	800178a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800177c:	686b      	ldr	r3, [r5, #4]
 800177e:	6922      	ldr	r2, [r4, #16]
 8001780:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001784:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001788:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800178a:	f7ff ffa7 	bl	80016dc <HAL_RCC_GetSysClockFreq>
 800178e:	686b      	ldr	r3, [r5, #4]
 8001790:	22f0      	movs	r2, #240	; 0xf0
 8001792:	fa92 f2a2 	rbit	r2, r2
 8001796:	fab2 f282 	clz	r2, r2
 800179a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800179e:	40d3      	lsrs	r3, r2
 80017a0:	4a39      	ldr	r2, [pc, #228]	; (8001888 <HAL_RCC_ClockConfig+0x14c>)
 80017a2:	5cd3      	ldrb	r3, [r2, r3]
 80017a4:	40d8      	lsrs	r0, r3
 80017a6:	4b39      	ldr	r3, [pc, #228]	; (800188c <HAL_RCC_ClockConfig+0x150>)
 80017a8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80017aa:	4b39      	ldr	r3, [pc, #228]	; (8001890 <HAL_RCC_ClockConfig+0x154>)
 80017ac:	6818      	ldr	r0, [r3, #0]
 80017ae:	f7fe ffd1 	bl	8000754 <HAL_InitTick>
  return HAL_OK;
 80017b2:	2000      	movs	r0, #0
 80017b4:	e7c8      	b.n	8001748 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b6:	6813      	ldr	r3, [r2, #0]
 80017b8:	f023 0307 	bic.w	r3, r3, #7
 80017bc:	430b      	orrs	r3, r1
 80017be:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c0:	6813      	ldr	r3, [r2, #0]
 80017c2:	f003 0307 	and.w	r3, r3, #7
 80017c6:	428b      	cmp	r3, r1
 80017c8:	d1bd      	bne.n	8001746 <HAL_RCC_ClockConfig+0xa>
 80017ca:	e7c5      	b.n	8001758 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017cc:	492d      	ldr	r1, [pc, #180]	; (8001884 <HAL_RCC_ClockConfig+0x148>)
 80017ce:	68a0      	ldr	r0, [r4, #8]
 80017d0:	684b      	ldr	r3, [r1, #4]
 80017d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017d6:	4303      	orrs	r3, r0
 80017d8:	604b      	str	r3, [r1, #4]
 80017da:	e7c0      	b.n	800175e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017dc:	6862      	ldr	r2, [r4, #4]
 80017de:	4e29      	ldr	r6, [pc, #164]	; (8001884 <HAL_RCC_ClockConfig+0x148>)
 80017e0:	2a01      	cmp	r2, #1
 80017e2:	d126      	bne.n	8001832 <HAL_RCC_ClockConfig+0xf6>
 80017e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017e8:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ec:	6831      	ldr	r1, [r6, #0]
 80017ee:	fa93 f3a3 	rbit	r3, r3
 80017f2:	fab3 f383 	clz	r3, r3
 80017f6:	f003 031f 	and.w	r3, r3, #31
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001800:	d0a1      	beq.n	8001746 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001802:	6873      	ldr	r3, [r6, #4]
 8001804:	f023 0303 	bic.w	r3, r3, #3
 8001808:	431a      	orrs	r2, r3
 800180a:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 800180c:	f7fe ffe2 	bl	80007d4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001810:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001814:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001816:	6873      	ldr	r3, [r6, #4]
 8001818:	6862      	ldr	r2, [r4, #4]
 800181a:	f003 030c 	and.w	r3, r3, #12
 800181e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001822:	d09e      	beq.n	8001762 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001824:	f7fe ffd6 	bl	80007d4 <HAL_GetTick>
 8001828:	1bc0      	subs	r0, r0, r7
 800182a:	4540      	cmp	r0, r8
 800182c:	d9f3      	bls.n	8001816 <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 800182e:	2003      	movs	r0, #3
 8001830:	e78a      	b.n	8001748 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001832:	2a02      	cmp	r2, #2
 8001834:	bf0c      	ite	eq
 8001836:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800183a:	2302      	movne	r3, #2
 800183c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001840:	6830      	ldr	r0, [r6, #0]
 8001842:	fa93 f3a3 	rbit	r3, r3
 8001846:	fab3 f383 	clz	r3, r3
 800184a:	f003 031f 	and.w	r3, r3, #31
 800184e:	2101      	movs	r1, #1
 8001850:	fa01 f303 	lsl.w	r3, r1, r3
 8001854:	4203      	tst	r3, r0
 8001856:	e7d3      	b.n	8001800 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001858:	6813      	ldr	r3, [r2, #0]
 800185a:	f023 0307 	bic.w	r3, r3, #7
 800185e:	432b      	orrs	r3, r5
 8001860:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001862:	6813      	ldr	r3, [r2, #0]
 8001864:	f003 0307 	and.w	r3, r3, #7
 8001868:	42ab      	cmp	r3, r5
 800186a:	f47f af6c 	bne.w	8001746 <HAL_RCC_ClockConfig+0xa>
 800186e:	e77e      	b.n	800176e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001870:	686b      	ldr	r3, [r5, #4]
 8001872:	68e1      	ldr	r1, [r4, #12]
 8001874:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001878:	430b      	orrs	r3, r1
 800187a:	606b      	str	r3, [r5, #4]
 800187c:	e77c      	b.n	8001778 <HAL_RCC_ClockConfig+0x3c>
 800187e:	bf00      	nop
 8001880:	40022000 	.word	0x40022000
 8001884:	40021000 	.word	0x40021000
 8001888:	080020b8 	.word	0x080020b8
 800188c:	20000004 	.word	0x20000004
 8001890:	2000000c 	.word	0x2000000c

08001894 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001894:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001896:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	fa92 f2a2 	rbit	r2, r2
 80018a0:	fab2 f282 	clz	r2, r2
 80018a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80018a8:	40d3      	lsrs	r3, r2
 80018aa:	4a04      	ldr	r2, [pc, #16]	; (80018bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80018ac:	5cd3      	ldrb	r3, [r2, r3]
 80018ae:	4a04      	ldr	r2, [pc, #16]	; (80018c0 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80018b0:	6810      	ldr	r0, [r2, #0]
}    
 80018b2:	40d8      	lsrs	r0, r3
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40021000 	.word	0x40021000
 80018bc:	080020c8 	.word	0x080020c8
 80018c0:	20000004 	.word	0x20000004

080018c4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018c6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	fa92 f2a2 	rbit	r2, r2
 80018d0:	fab2 f282 	clz	r2, r2
 80018d4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80018d8:	40d3      	lsrs	r3, r2
 80018da:	4a04      	ldr	r2, [pc, #16]	; (80018ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80018dc:	5cd3      	ldrb	r3, [r2, r3]
 80018de:	4a04      	ldr	r2, [pc, #16]	; (80018f0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80018e0:	6810      	ldr	r0, [r2, #0]
} 
 80018e2:	40d8      	lsrs	r0, r3
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000
 80018ec:	080020c8 	.word	0x080020c8
 80018f0:	20000004 	.word	0x20000004

080018f4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80018f4:	6803      	ldr	r3, [r0, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80018fc:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80018fe:	689a      	ldr	r2, [r3, #8]
 8001900:	f022 0201 	bic.w	r2, r2, #1
 8001904:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001906:	2320      	movs	r3, #32
 8001908:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800190a:	2300      	movs	r3, #0
 800190c:	6603      	str	r3, [r0, #96]	; 0x60
}
 800190e:	4770      	bx	lr

08001910 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8001910:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8001912:	2b20      	cmp	r3, #32
{
 8001914:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8001916:	d14c      	bne.n	80019b2 <HAL_UART_Receive_IT+0xa2>
    if ((pData == NULL) || (Size == 0U))
 8001918:	2900      	cmp	r1, #0
 800191a:	d048      	beq.n	80019ae <HAL_UART_Receive_IT+0x9e>
 800191c:	2a00      	cmp	r2, #0
 800191e:	d046      	beq.n	80019ae <HAL_UART_Receive_IT+0x9e>
    __HAL_LOCK(huart);
 8001920:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001924:	2b01      	cmp	r3, #1
 8001926:	d044      	beq.n	80019b2 <HAL_UART_Receive_IT+0xa2>
 8001928:	2301      	movs	r3, #1
 800192a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    UART_MASK_COMPUTATION(huart);
 800192e:	6883      	ldr	r3, [r0, #8]
    huart->RxXferSize  = Size;
 8001930:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8001934:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8001938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxISR       = NULL;
 800193c:	f04f 0200 	mov.w	r2, #0
    huart->pRxBuffPtr  = pData;
 8001940:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxISR       = NULL;
 8001942:	6602      	str	r2, [r0, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 8001944:	d123      	bne.n	800198e <HAL_UART_Receive_IT+0x7e>
 8001946:	6902      	ldr	r2, [r0, #16]
 8001948:	b9fa      	cbnz	r2, 800198a <HAL_UART_Receive_IT+0x7a>
 800194a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800194e:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001952:	2200      	movs	r2, #0
 8001954:	67c2      	str	r2, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001956:	2222      	movs	r2, #34	; 0x22
 8001958:	6782      	str	r2, [r0, #120]	; 0x78
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800195a:	6802      	ldr	r2, [r0, #0]
 800195c:	6891      	ldr	r1, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800195e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001962:	f041 0101 	orr.w	r1, r1, #1
 8001966:	6091      	str	r1, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001968:	d11f      	bne.n	80019aa <HAL_UART_Receive_IT+0x9a>
 800196a:	6904      	ldr	r4, [r0, #16]
      huart->RxISR = UART_RxISR_16BIT;
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_UART_Receive_IT+0xa8>)
 800196e:	4913      	ldr	r1, [pc, #76]	; (80019bc <HAL_UART_Receive_IT+0xac>)
 8001970:	2c00      	cmp	r4, #0
 8001972:	bf08      	it	eq
 8001974:	460b      	moveq	r3, r1
 8001976:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_UNLOCK(huart);
 8001978:	2300      	movs	r3, #0
 800197a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800197e:	6811      	ldr	r1, [r2, #0]
 8001980:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8001984:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8001986:	4618      	mov	r0, r3
}
 8001988:	bd10      	pop	{r4, pc}
    UART_MASK_COMPUTATION(huart);
 800198a:	22ff      	movs	r2, #255	; 0xff
 800198c:	e7df      	b.n	800194e <HAL_UART_Receive_IT+0x3e>
 800198e:	b923      	cbnz	r3, 800199a <HAL_UART_Receive_IT+0x8a>
 8001990:	6902      	ldr	r2, [r0, #16]
 8001992:	2a00      	cmp	r2, #0
 8001994:	d0f9      	beq.n	800198a <HAL_UART_Receive_IT+0x7a>
 8001996:	227f      	movs	r2, #127	; 0x7f
 8001998:	e7d9      	b.n	800194e <HAL_UART_Receive_IT+0x3e>
 800199a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800199e:	d1d6      	bne.n	800194e <HAL_UART_Receive_IT+0x3e>
 80019a0:	6902      	ldr	r2, [r0, #16]
 80019a2:	2a00      	cmp	r2, #0
 80019a4:	d0f7      	beq.n	8001996 <HAL_UART_Receive_IT+0x86>
 80019a6:	223f      	movs	r2, #63	; 0x3f
 80019a8:	e7d1      	b.n	800194e <HAL_UART_Receive_IT+0x3e>
      huart->RxISR = UART_RxISR_8BIT;
 80019aa:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <HAL_UART_Receive_IT+0xa8>)
 80019ac:	e7e3      	b.n	8001976 <HAL_UART_Receive_IT+0x66>
      return HAL_ERROR;
 80019ae:	2001      	movs	r0, #1
 80019b0:	e7ea      	b.n	8001988 <HAL_UART_Receive_IT+0x78>
    return HAL_BUSY;
 80019b2:	2002      	movs	r0, #2
 80019b4:	e7e8      	b.n	8001988 <HAL_UART_Receive_IT+0x78>
 80019b6:	bf00      	nop
 80019b8:	08001a85 	.word	0x08001a85
 80019bc:	08001add 	.word	0x08001add

080019c0 <HAL_UART_Transmit_DMA>:
{
 80019c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019c2:	4604      	mov	r4, r0
 80019c4:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80019c6:	6f67      	ldr	r7, [r4, #116]	; 0x74
 80019c8:	2f20      	cmp	r7, #32
 80019ca:	d136      	bne.n	8001a3a <HAL_UART_Transmit_DMA+0x7a>
    if ((pData == NULL) || (Size == 0U))
 80019cc:	b341      	cbz	r1, 8001a20 <HAL_UART_Transmit_DMA+0x60>
 80019ce:	b33a      	cbz	r2, 8001a20 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 80019d0:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 80019d4:	2a01      	cmp	r2, #1
 80019d6:	d030      	beq.n	8001a3a <HAL_UART_Transmit_DMA+0x7a>
    if (huart->hdmatx != NULL)
 80019d8:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    huart->TxXferCount = Size;
 80019da:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    __HAL_LOCK(huart);
 80019de:	2501      	movs	r5, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019e0:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80019e2:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019e4:	67e6      	str	r6, [r4, #124]	; 0x7c
    __HAL_LOCK(huart);
 80019e6:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 80019ea:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80019ec:	f8a4 3050 	strh.w	r3, [r4, #80]	; 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80019f0:	6762      	str	r2, [r4, #116]	; 0x74
    if (huart->hdmatx != NULL)
 80019f2:	b1b8      	cbz	r0, 8001a24 <HAL_UART_Transmit_DMA+0x64>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80019f4:	f8df c048 	ldr.w	ip, [pc, #72]	; 8001a40 <HAL_UART_Transmit_DMA+0x80>
 80019f8:	6822      	ldr	r2, [r4, #0]
 80019fa:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80019fe:	f8df c044 	ldr.w	ip, [pc, #68]	; 8001a44 <HAL_UART_Transmit_DMA+0x84>
 8001a02:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8001a06:	f8df c040 	ldr.w	ip, [pc, #64]	; 8001a48 <HAL_UART_Transmit_DMA+0x88>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8001a0a:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 8001a0c:	e9c0 c60c 	strd	ip, r6, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8001a10:	f7ff fa76 	bl	8000f00 <HAL_DMA_Start_IT>
 8001a14:	b130      	cbz	r0, 8001a24 <HAL_UART_Transmit_DMA+0x64>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8001a16:	2310      	movs	r3, #16
 8001a18:	67e3      	str	r3, [r4, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8001a1a:	f884 6070 	strb.w	r6, [r4, #112]	; 0x70
        huart->gState = HAL_UART_STATE_READY;
 8001a1e:	6767      	str	r7, [r4, #116]	; 0x74
      return HAL_ERROR;
 8001a20:	2001      	movs	r0, #1
 8001a22:	e009      	b.n	8001a38 <HAL_UART_Transmit_DMA+0x78>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8001a24:	6823      	ldr	r3, [r4, #0]
 8001a26:	2240      	movs	r2, #64	; 0x40
    __HAL_UNLOCK(huart);
 8001a28:	2000      	movs	r0, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8001a2a:	621a      	str	r2, [r3, #32]
    __HAL_UNLOCK(huart);
 8001a2c:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001a30:	689a      	ldr	r2, [r3, #8]
 8001a32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a36:	609a      	str	r2, [r3, #8]
}
 8001a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8001a3a:	2002      	movs	r0, #2
 8001a3c:	e7fc      	b.n	8001a38 <HAL_UART_Transmit_DMA+0x78>
 8001a3e:	bf00      	nop
 8001a40:	08001a4d 	.word	0x08001a4d
 8001a44:	08001a7b 	.word	0x08001a7b
 8001a48:	08001b31 	.word	0x08001b31

08001a4c <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8001a4c:	6982      	ldr	r2, [r0, #24]
 8001a4e:	2a20      	cmp	r2, #32
{
 8001a50:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001a52:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8001a54:	d00c      	beq.n	8001a70 <UART_DMATransmitCplt+0x24>
  {
    huart->TxXferCount = 0U;
 8001a56:	2200      	movs	r2, #0
 8001a58:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a64:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a6c:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8001a6e:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7fe fd89 	bl	8000588 <HAL_UART_TxCpltCallback>
}
 8001a76:	e7fa      	b.n	8001a6e <UART_DMATransmitCplt+0x22>

08001a78 <HAL_UART_TxHalfCpltCallback>:
 8001a78:	4770      	bx	lr

08001a7a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001a7a:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8001a7c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001a7e:	f7ff fffb 	bl	8001a78 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001a82:	bd08      	pop	{r3, pc}

08001a84 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001a84:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8001a86:	6802      	ldr	r2, [r0, #0]
 8001a88:	2922      	cmp	r1, #34	; 0x22
{
 8001a8a:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001a8c:	d121      	bne.n	8001ad2 <UART_RxISR_8BIT+0x4e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001a8e:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8001a90:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 8001a94:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8001a96:	4022      	ands	r2, r4
 8001a98:	700a      	strb	r2, [r1, #0]
    huart->pRxBuffPtr++;
 8001a9a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8001a9c:	3201      	adds	r2, #1
 8001a9e:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8001aa0:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8001aa4:	3a01      	subs	r2, #1
 8001aa6:	b292      	uxth	r2, r2
 8001aa8:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8001aac:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8001ab0:	b292      	uxth	r2, r2
 8001ab2:	b96a      	cbnz	r2, 8001ad0 <UART_RxISR_8BIT+0x4c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ab4:	6801      	ldr	r1, [r0, #0]
 8001ab6:	680c      	ldr	r4, [r1, #0]
 8001ab8:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8001abc:	600c      	str	r4, [r1, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001abe:	688c      	ldr	r4, [r1, #8]
 8001ac0:	f024 0401 	bic.w	r4, r4, #1
 8001ac4:	608c      	str	r4, [r1, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001ac6:	2120      	movs	r1, #32
 8001ac8:	6781      	str	r1, [r0, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8001aca:	6602      	str	r2, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001acc:	f7fe fd64 	bl	8000598 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8001ad0:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001ad2:	6993      	ldr	r3, [r2, #24]
 8001ad4:	f043 0308 	orr.w	r3, r3, #8
 8001ad8:	6193      	str	r3, [r2, #24]
}
 8001ada:	e7f9      	b.n	8001ad0 <UART_RxISR_8BIT+0x4c>

08001adc <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001adc:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8001ade:	6802      	ldr	r2, [r0, #0]
 8001ae0:	2922      	cmp	r1, #34	; 0x22
{
 8001ae2:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001ae4:	d11f      	bne.n	8001b26 <UART_RxISR_16BIT+0x4a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001ae6:	8c94      	ldrh	r4, [r2, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8001ae8:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8001aec:	400c      	ands	r4, r1
 8001aee:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8001af0:	f821 4b02 	strh.w	r4, [r1], #2
    huart->pRxBuffPtr += 2U;
 8001af4:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8001af6:	f8b0 105a 	ldrh.w	r1, [r0, #90]	; 0x5a
 8001afa:	3901      	subs	r1, #1
 8001afc:	b289      	uxth	r1, r1
 8001afe:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8001b02:	f8b0 105a 	ldrh.w	r1, [r0, #90]	; 0x5a
 8001b06:	b289      	uxth	r1, r1
 8001b08:	b961      	cbnz	r1, 8001b24 <UART_RxISR_16BIT+0x48>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b0a:	6814      	ldr	r4, [r2, #0]
 8001b0c:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8001b10:	6014      	str	r4, [r2, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b12:	6894      	ldr	r4, [r2, #8]
 8001b14:	f024 0401 	bic.w	r4, r4, #1
 8001b18:	6094      	str	r4, [r2, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001b1a:	2220      	movs	r2, #32
 8001b1c:	6782      	str	r2, [r0, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8001b1e:	6601      	str	r1, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001b20:	f7fe fd3a 	bl	8000598 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8001b24:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001b26:	6993      	ldr	r3, [r2, #24]
 8001b28:	f043 0308 	orr.w	r3, r3, #8
 8001b2c:	6193      	str	r3, [r2, #24]
}
 8001b2e:	e7f9      	b.n	8001b24 <UART_RxISR_16BIT+0x48>

08001b30 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001b30:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8001b32:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8001b34:	6f42      	ldr	r2, [r0, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8001b36:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 8001b38:	b510      	push	{r4, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8001b3a:	689c      	ldr	r4, [r3, #8]
 8001b3c:	0624      	lsls	r4, r4, #24
 8001b3e:	d50a      	bpl.n	8001b56 <UART_DMAError+0x26>
 8001b40:	2a21      	cmp	r2, #33	; 0x21
 8001b42:	d108      	bne.n	8001b56 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8001b44:	2200      	movs	r2, #0
 8001b46:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001b50:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8001b52:	2220      	movs	r2, #32
 8001b54:	6742      	str	r2, [r0, #116]	; 0x74
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	065b      	lsls	r3, r3, #25
 8001b5a:	d506      	bpl.n	8001b6a <UART_DMAError+0x3a>
 8001b5c:	2922      	cmp	r1, #34	; 0x22
 8001b5e:	d104      	bne.n	8001b6a <UART_DMAError+0x3a>
    huart->RxXferCount = 0U;
 8001b60:	2300      	movs	r3, #0
 8001b62:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8001b66:	f7ff fec5 	bl	80018f4 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001b6a:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8001b6c:	f043 0310 	orr.w	r3, r3, #16
 8001b70:	67c3      	str	r3, [r0, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 8001b72:	f7fe fd5f 	bl	8000634 <HAL_UART_ErrorCallback>
}
 8001b76:	bd10      	pop	{r4, pc}

08001b78 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001b78:	6803      	ldr	r3, [r0, #0]
 8001b7a:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001b7c:	6819      	ldr	r1, [r3, #0]
{
 8001b7e:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 8001b80:	f640 060f 	movw	r6, #2063	; 0x80f
 8001b84:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001b86:	689d      	ldr	r5, [r3, #8]
{
 8001b88:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8001b8a:	d109      	bne.n	8001ba0 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001b8c:	0696      	lsls	r6, r2, #26
 8001b8e:	d570      	bpl.n	8001c72 <HAL_UART_IRQHandler+0xfa>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001b90:	068e      	lsls	r6, r1, #26
 8001b92:	d56e      	bpl.n	8001c72 <HAL_UART_IRQHandler+0xfa>
      if (huart->RxISR != NULL)
 8001b94:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d066      	beq.n	8001c68 <HAL_UART_IRQHandler+0xf0>
}
 8001b9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8001b9e:	4718      	bx	r3
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001ba0:	f005 0001 	and.w	r0, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8001ba4:	f401 7690 	and.w	r6, r1, #288	; 0x120
 8001ba8:	4306      	orrs	r6, r0
 8001baa:	d062      	beq.n	8001c72 <HAL_UART_IRQHandler+0xfa>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001bac:	07d5      	lsls	r5, r2, #31
 8001bae:	d507      	bpl.n	8001bc0 <HAL_UART_IRQHandler+0x48>
 8001bb0:	05ce      	lsls	r6, r1, #23
 8001bb2:	d505      	bpl.n	8001bc0 <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001bb4:	2501      	movs	r5, #1
 8001bb6:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001bb8:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8001bba:	f045 0501 	orr.w	r5, r5, #1
 8001bbe:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001bc0:	0795      	lsls	r5, r2, #30
 8001bc2:	d506      	bpl.n	8001bd2 <HAL_UART_IRQHandler+0x5a>
 8001bc4:	b128      	cbz	r0, 8001bd2 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001bc6:	2502      	movs	r5, #2
 8001bc8:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001bca:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8001bcc:	f045 0504 	orr.w	r5, r5, #4
 8001bd0:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001bd2:	0756      	lsls	r6, r2, #29
 8001bd4:	d506      	bpl.n	8001be4 <HAL_UART_IRQHandler+0x6c>
 8001bd6:	b128      	cbz	r0, 8001be4 <HAL_UART_IRQHandler+0x6c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001bd8:	2504      	movs	r5, #4
 8001bda:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001bdc:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8001bde:	f045 0502 	orr.w	r5, r5, #2
 8001be2:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001be4:	0715      	lsls	r5, r2, #28
 8001be6:	d509      	bpl.n	8001bfc <HAL_UART_IRQHandler+0x84>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001be8:	f001 0520 	and.w	r5, r1, #32
 8001bec:	4328      	orrs	r0, r5
 8001bee:	d005      	beq.n	8001bfc <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001bf0:	2008      	movs	r0, #8
 8001bf2:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001bf4:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001bf6:	f040 0008 	orr.w	r0, r0, #8
 8001bfa:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001bfc:	0516      	lsls	r6, r2, #20
 8001bfe:	d508      	bpl.n	8001c12 <HAL_UART_IRQHandler+0x9a>
 8001c00:	014d      	lsls	r5, r1, #5
 8001c02:	d506      	bpl.n	8001c12 <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001c04:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001c08:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001c0a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8001c0c:	f043 0320 	orr.w	r3, r3, #32
 8001c10:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001c12:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8001c14:	b343      	cbz	r3, 8001c68 <HAL_UART_IRQHandler+0xf0>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001c16:	0690      	lsls	r0, r2, #26
 8001c18:	d505      	bpl.n	8001c26 <HAL_UART_IRQHandler+0xae>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001c1a:	0689      	lsls	r1, r1, #26
 8001c1c:	d503      	bpl.n	8001c26 <HAL_UART_IRQHandler+0xae>
        if (huart->RxISR != NULL)
 8001c1e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001c20:	b10b      	cbz	r3, 8001c26 <HAL_UART_IRQHandler+0xae>
          huart->RxISR(huart);
 8001c22:	4620      	mov	r0, r4
 8001c24:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001c26:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8001c28:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001c2a:	689b      	ldr	r3, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001c2c:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c34:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 8001c36:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001c38:	d017      	beq.n	8001c6a <HAL_UART_IRQHandler+0xf2>
        UART_EndRxTransfer(huart);
 8001c3a:	f7ff fe5b 	bl	80018f4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c3e:	6823      	ldr	r3, [r4, #0]
 8001c40:	689a      	ldr	r2, [r3, #8]
 8001c42:	0652      	lsls	r2, r2, #25
 8001c44:	d50d      	bpl.n	8001c62 <HAL_UART_IRQHandler+0xea>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c46:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8001c48:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c4e:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8001c50:	b138      	cbz	r0, 8001c62 <HAL_UART_IRQHandler+0xea>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001c52:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <HAL_UART_IRQHandler+0x144>)
 8001c54:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001c56:	f7ff f98f 	bl	8000f78 <HAL_DMA_Abort_IT>
 8001c5a:	b128      	cbz	r0, 8001c68 <HAL_UART_IRQHandler+0xf0>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001c5c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001c5e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001c60:	e79b      	b.n	8001b9a <HAL_UART_IRQHandler+0x22>
            HAL_UART_ErrorCallback(huart);
 8001c62:	4620      	mov	r0, r4
 8001c64:	f7fe fce6 	bl	8000634 <HAL_UART_ErrorCallback>
}
 8001c68:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001c6a:	f7fe fce3 	bl	8000634 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c6e:	67e5      	str	r5, [r4, #124]	; 0x7c
 8001c70:	e7fa      	b.n	8001c68 <HAL_UART_IRQHandler+0xf0>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001c72:	02d6      	lsls	r6, r2, #11
 8001c74:	d509      	bpl.n	8001c8a <HAL_UART_IRQHandler+0x112>
 8001c76:	0268      	lsls	r0, r5, #9
 8001c78:	d507      	bpl.n	8001c8a <HAL_UART_IRQHandler+0x112>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001c7a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8001c7e:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001c80:	621a      	str	r2, [r3, #32]
}
 8001c82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8001c86:	f000 b9dd 	b.w	8002044 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001c8a:	0616      	lsls	r6, r2, #24
 8001c8c:	d506      	bpl.n	8001c9c <HAL_UART_IRQHandler+0x124>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8001c8e:	060d      	lsls	r5, r1, #24
 8001c90:	d504      	bpl.n	8001c9c <HAL_UART_IRQHandler+0x124>
    if (huart->TxISR != NULL)
 8001c92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0e7      	beq.n	8001c68 <HAL_UART_IRQHandler+0xf0>
      huart->TxISR(huart);
 8001c98:	4620      	mov	r0, r4
 8001c9a:	e77e      	b.n	8001b9a <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8001c9c:	0650      	lsls	r0, r2, #25
 8001c9e:	d5e3      	bpl.n	8001c68 <HAL_UART_IRQHandler+0xf0>
 8001ca0:	064a      	lsls	r2, r1, #25
 8001ca2:	d5e1      	bpl.n	8001c68 <HAL_UART_IRQHandler+0xf0>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001caa:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8001cac:	2320      	movs	r3, #32
 8001cae:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	f7fe fc67 	bl	8000588 <HAL_UART_TxCpltCallback>
}
 8001cba:	e7d5      	b.n	8001c68 <HAL_UART_IRQHandler+0xf0>
 8001cbc:	08001cc1 	.word	0x08001cc1

08001cc0 <UART_DMAAbortOnError>:
{
 8001cc0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001cc2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8001cca:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8001cce:	f7fe fcb1 	bl	8000634 <HAL_UART_ErrorCallback>
}
 8001cd2:	bd08      	pop	{r3, pc}

08001cd4 <UART_SetConfig>:
{
 8001cd4:	b538      	push	{r3, r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001cd6:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001cd8:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001cda:	6882      	ldr	r2, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001cdc:	681d      	ldr	r5, [r3, #0]
{
 8001cde:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ce0:	6900      	ldr	r0, [r0, #16]
 8001ce2:	4302      	orrs	r2, r0
 8001ce4:	6960      	ldr	r0, [r4, #20]
 8001ce6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ce8:	4855      	ldr	r0, [pc, #340]	; (8001e40 <UART_SetConfig+0x16c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001cea:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001cec:	4028      	ands	r0, r5
 8001cee:	4302      	orrs	r2, r0
 8001cf0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cf2:	685a      	ldr	r2, [r3, #4]
 8001cf4:	68e0      	ldr	r0, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8001cf6:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cf8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001cfc:	4302      	orrs	r2, r0
 8001cfe:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001d00:	6898      	ldr	r0, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001d02:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001d04:	f420 6030 	bic.w	r0, r0, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8001d08:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001d0a:	4302      	orrs	r2, r0
 8001d0c:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d0e:	4a4d      	ldr	r2, [pc, #308]	; (8001e44 <UART_SetConfig+0x170>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d114      	bne.n	8001d3e <UART_SetConfig+0x6a>
 8001d14:	4b4c      	ldr	r3, [pc, #304]	; (8001e48 <UART_SetConfig+0x174>)
 8001d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d18:	f003 0303 	and.w	r3, r3, #3
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d814      	bhi.n	8001d4c <UART_SetConfig+0x78>
 8001d22:	4a4a      	ldr	r2, [pc, #296]	; (8001e4c <UART_SetConfig+0x178>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d24:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001d28:	5cd3      	ldrb	r3, [r2, r3]
 8001d2a:	d158      	bne.n	8001dde <UART_SetConfig+0x10a>
    switch (clocksource)
 8001d2c:	2b08      	cmp	r3, #8
 8001d2e:	d84b      	bhi.n	8001dc8 <UART_SetConfig+0xf4>
 8001d30:	e8df f003 	tbb	[pc, r3]
 8001d34:	4a393621 	.word	0x4a393621
 8001d38:	4a4a4a42 	.word	0x4a4a4a42
 8001d3c:	45          	.byte	0x45
 8001d3d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d3e:	4a44      	ldr	r2, [pc, #272]	; (8001e50 <UART_SetConfig+0x17c>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d003      	beq.n	8001d4c <UART_SetConfig+0x78>
 8001d44:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d173      	bne.n	8001e34 <UART_SetConfig+0x160>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d4c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001d50:	d011      	beq.n	8001d76 <UART_SetConfig+0xa2>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d52:	f7ff fd9f 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001d56:	6863      	ldr	r3, [r4, #4]
 8001d58:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001d5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d60:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d62:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d64:	f1a3 0110 	sub.w	r1, r3, #16
 8001d68:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8001d6c:	4291      	cmp	r1, r2
 8001d6e:	d812      	bhi.n	8001d96 <UART_SetConfig+0xc2>
      huart->Instance->BRR = usartdiv;
 8001d70:	6822      	ldr	r2, [r4, #0]
 8001d72:	60d3      	str	r3, [r2, #12]
 8001d74:	e010      	b.n	8001d98 <UART_SetConfig+0xc4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d76:	f7ff fd8d 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001d7a:	6863      	ldr	r3, [r4, #4]
 8001d7c:	085a      	lsrs	r2, r3, #1
 8001d7e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8001d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d86:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d88:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d8a:	f1a3 0110 	sub.w	r1, r3, #16
 8001d8e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8001d92:	4291      	cmp	r1, r2
 8001d94:	d91b      	bls.n	8001dce <UART_SetConfig+0xfa>
      ret = HAL_ERROR;
 8001d96:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8001d98:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8001d9a:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 8001d9e:	bd38      	pop	{r3, r4, r5, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8001da0:	f7ff fd90 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001da4:	e7e9      	b.n	8001d7a <UART_SetConfig+0xa6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001da6:	6862      	ldr	r2, [r4, #4]
 8001da8:	0853      	lsrs	r3, r2, #1
 8001daa:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001dae:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001db2:	fbb3 f3f2 	udiv	r3, r3, r2
 8001db6:	e7e6      	b.n	8001d86 <UART_SetConfig+0xb2>
        pclk = HAL_RCC_GetSysClockFreq();
 8001db8:	f7ff fc90 	bl	80016dc <HAL_RCC_GetSysClockFreq>
 8001dbc:	e7dd      	b.n	8001d7a <UART_SetConfig+0xa6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001dbe:	6862      	ldr	r2, [r4, #4]
 8001dc0:	0853      	lsrs	r3, r2, #1
 8001dc2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001dc6:	e7f4      	b.n	8001db2 <UART_SetConfig+0xde>
        ret = HAL_ERROR;
 8001dc8:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	e7dd      	b.n	8001d8a <UART_SetConfig+0xb6>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001dce:	f023 020f 	bic.w	r2, r3, #15
      huart->Instance->BRR = brrtemp;
 8001dd2:	6821      	ldr	r1, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001dd4:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	60cb      	str	r3, [r1, #12]
 8001ddc:	e7dc      	b.n	8001d98 <UART_SetConfig+0xc4>
    switch (clocksource)
 8001dde:	2b08      	cmp	r3, #8
 8001de0:	d82b      	bhi.n	8001e3a <UART_SetConfig+0x166>
 8001de2:	a201      	add	r2, pc, #4	; (adr r2, 8001de8 <UART_SetConfig+0x114>)
 8001de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de8:	08001d53 	.word	0x08001d53
 8001dec:	08001e0d 	.word	0x08001e0d
 8001df0:	08001e13 	.word	0x08001e13
 8001df4:	08001e3b 	.word	0x08001e3b
 8001df8:	08001e25 	.word	0x08001e25
 8001dfc:	08001e3b 	.word	0x08001e3b
 8001e00:	08001e3b 	.word	0x08001e3b
 8001e04:	08001e3b 	.word	0x08001e3b
 8001e08:	08001e2b 	.word	0x08001e2b
        pclk = HAL_RCC_GetPCLK2Freq();
 8001e0c:	f7ff fd5a 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001e10:	e7a1      	b.n	8001d56 <UART_SetConfig+0x82>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001e12:	6862      	ldr	r2, [r4, #4]
 8001e14:	0853      	lsrs	r3, r2, #1
 8001e16:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001e1a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e22:	e79d      	b.n	8001d60 <UART_SetConfig+0x8c>
        pclk = HAL_RCC_GetSysClockFreq();
 8001e24:	f7ff fc5a 	bl	80016dc <HAL_RCC_GetSysClockFreq>
 8001e28:	e795      	b.n	8001d56 <UART_SetConfig+0x82>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e2a:	6862      	ldr	r2, [r4, #4]
 8001e2c:	0853      	lsrs	r3, r2, #1
 8001e2e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001e32:	e7f4      	b.n	8001e1e <UART_SetConfig+0x14a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e34:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001e38:	d0c6      	beq.n	8001dc8 <UART_SetConfig+0xf4>
 8001e3a:	2001      	movs	r0, #1
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	e791      	b.n	8001d64 <UART_SetConfig+0x90>
 8001e40:	efff69f3 	.word	0xefff69f3
 8001e44:	40013800 	.word	0x40013800
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	080020f0 	.word	0x080020f0
 8001e50:	40004400 	.word	0x40004400

08001e54 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e54:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e56:	07da      	lsls	r2, r3, #31
{
 8001e58:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e5a:	d506      	bpl.n	8001e6a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e5c:	6801      	ldr	r1, [r0, #0]
 8001e5e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001e60:	684a      	ldr	r2, [r1, #4]
 8001e62:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001e66:	4322      	orrs	r2, r4
 8001e68:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001e6a:	079c      	lsls	r4, r3, #30
 8001e6c:	d506      	bpl.n	8001e7c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001e6e:	6801      	ldr	r1, [r0, #0]
 8001e70:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001e72:	684a      	ldr	r2, [r1, #4]
 8001e74:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e78:	4322      	orrs	r2, r4
 8001e7a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e7c:	0759      	lsls	r1, r3, #29
 8001e7e:	d506      	bpl.n	8001e8e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e80:	6801      	ldr	r1, [r0, #0]
 8001e82:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001e84:	684a      	ldr	r2, [r1, #4]
 8001e86:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e8a:	4322      	orrs	r2, r4
 8001e8c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001e8e:	071a      	lsls	r2, r3, #28
 8001e90:	d506      	bpl.n	8001ea0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001e92:	6801      	ldr	r1, [r0, #0]
 8001e94:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001e96:	684a      	ldr	r2, [r1, #4]
 8001e98:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e9c:	4322      	orrs	r2, r4
 8001e9e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001ea0:	06dc      	lsls	r4, r3, #27
 8001ea2:	d506      	bpl.n	8001eb2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001ea4:	6801      	ldr	r1, [r0, #0]
 8001ea6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001ea8:	688a      	ldr	r2, [r1, #8]
 8001eaa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001eae:	4322      	orrs	r2, r4
 8001eb0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001eb2:	0699      	lsls	r1, r3, #26
 8001eb4:	d506      	bpl.n	8001ec4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001eb6:	6801      	ldr	r1, [r0, #0]
 8001eb8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001eba:	688a      	ldr	r2, [r1, #8]
 8001ebc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ec0:	4322      	orrs	r2, r4
 8001ec2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001ec4:	065a      	lsls	r2, r3, #25
 8001ec6:	d50f      	bpl.n	8001ee8 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001ec8:	6801      	ldr	r1, [r0, #0]
 8001eca:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001ecc:	684a      	ldr	r2, [r1, #4]
 8001ece:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001ed2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001ed4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001ed8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001eda:	d105      	bne.n	8001ee8 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001edc:	684a      	ldr	r2, [r1, #4]
 8001ede:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001ee0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001ee4:	4322      	orrs	r2, r4
 8001ee6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001ee8:	061b      	lsls	r3, r3, #24
 8001eea:	d506      	bpl.n	8001efa <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001eec:	6802      	ldr	r2, [r0, #0]
 8001eee:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001ef0:	6853      	ldr	r3, [r2, #4]
 8001ef2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001ef6:	430b      	orrs	r3, r1
 8001ef8:	6053      	str	r3, [r2, #4]
}
 8001efa:	bd10      	pop	{r4, pc}

08001efc <UART_WaitOnFlagUntilTimeout>:
{
 8001efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f00:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8001f04:	4604      	mov	r4, r0
 8001f06:	460e      	mov	r6, r1
 8001f08:	4615      	mov	r5, r2
 8001f0a:	461f      	mov	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f0c:	6822      	ldr	r2, [r4, #0]
 8001f0e:	69d3      	ldr	r3, [r2, #28]
 8001f10:	ea36 0303 	bics.w	r3, r6, r3
 8001f14:	bf0c      	ite	eq
 8001f16:	2301      	moveq	r3, #1
 8001f18:	2300      	movne	r3, #0
 8001f1a:	42ab      	cmp	r3, r5
 8001f1c:	d001      	beq.n	8001f22 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001f1e:	2000      	movs	r0, #0
 8001f20:	e01a      	b.n	8001f58 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8001f22:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001f26:	d0f2      	beq.n	8001f0e <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f28:	f7fe fc54 	bl	80007d4 <HAL_GetTick>
 8001f2c:	1bc0      	subs	r0, r0, r7
 8001f2e:	4540      	cmp	r0, r8
 8001f30:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f32:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f34:	d802      	bhi.n	8001f3c <UART_WaitOnFlagUntilTimeout+0x40>
 8001f36:	f1b8 0f00 	cmp.w	r8, #0
 8001f3a:	d10f      	bne.n	8001f5c <UART_WaitOnFlagUntilTimeout+0x60>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f40:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f42:	6883      	ldr	r3, [r0, #8]
 8001f44:	f023 0301 	bic.w	r3, r3, #1
 8001f48:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001f4a:	2320      	movs	r3, #32
 8001f4c:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001f4e:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 8001f50:	2300      	movs	r3, #0
 8001f52:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 8001f56:	2003      	movs	r0, #3
}
 8001f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001f5c:	075a      	lsls	r2, r3, #29
 8001f5e:	d5d5      	bpl.n	8001f0c <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001f60:	69c3      	ldr	r3, [r0, #28]
 8001f62:	051b      	lsls	r3, r3, #20
 8001f64:	d5d2      	bpl.n	8001f0c <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001f66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f6a:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f6c:	6803      	ldr	r3, [r0, #0]
 8001f6e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f72:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f74:	6883      	ldr	r3, [r0, #8]
 8001f76:	f023 0301 	bic.w	r3, r3, #1
 8001f7a:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 8001f7c:	2320      	movs	r3, #32
 8001f7e:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8001f80:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001f82:	67e3      	str	r3, [r4, #124]	; 0x7c
 8001f84:	e7e4      	b.n	8001f50 <UART_WaitOnFlagUntilTimeout+0x54>

08001f86 <UART_CheckIdleState>:
{
 8001f86:	b530      	push	{r4, r5, lr}
 8001f88:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f8a:	2500      	movs	r5, #0
{
 8001f8c:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f8e:	67c5      	str	r5, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001f90:	f7fe fc20 	bl	80007d4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f94:	6822      	ldr	r2, [r4, #0]
 8001f96:	6812      	ldr	r2, [r2, #0]
 8001f98:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8001f9a:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f9c:	d414      	bmi.n	8001fc8 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001f9e:	6822      	ldr	r2, [r4, #0]
 8001fa0:	6812      	ldr	r2, [r2, #0]
 8001fa2:	0752      	lsls	r2, r2, #29
 8001fa4:	d509      	bpl.n	8001fba <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001fa6:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8001faa:	9200      	str	r2, [sp, #0]
 8001fac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	4620      	mov	r0, r4
 8001fb4:	f7ff ffa2 	bl	8001efc <UART_WaitOnFlagUntilTimeout>
 8001fb8:	b998      	cbnz	r0, 8001fe2 <UART_CheckIdleState+0x5c>
  huart->gState = HAL_UART_STATE_READY;
 8001fba:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001fbc:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001fbe:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8001fc0:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8001fc4:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 8001fc6:	e00d      	b.n	8001fe4 <UART_CheckIdleState+0x5e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001fc8:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8001fcc:	9200      	str	r2, [sp, #0]
 8001fce:	9003      	str	r0, [sp, #12]
 8001fd0:	462a      	mov	r2, r5
 8001fd2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001fd6:	4620      	mov	r0, r4
 8001fd8:	f7ff ff90 	bl	8001efc <UART_WaitOnFlagUntilTimeout>
 8001fdc:	9b03      	ldr	r3, [sp, #12]
 8001fde:	2800      	cmp	r0, #0
 8001fe0:	d0dd      	beq.n	8001f9e <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8001fe2:	2003      	movs	r0, #3
}
 8001fe4:	b005      	add	sp, #20
 8001fe6:	bd30      	pop	{r4, r5, pc}

08001fe8 <HAL_UART_Init>:
{
 8001fe8:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001fea:	4604      	mov	r4, r0
 8001fec:	b340      	cbz	r0, 8002040 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001fee:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001ff0:	b91b      	cbnz	r3, 8001ffa <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8001ff2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8001ff6:	f7fe fa43 	bl	8000480 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001ffa:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ffc:	2324      	movs	r3, #36	; 0x24
 8001ffe:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002000:	6813      	ldr	r3, [r2, #0]
 8002002:	f023 0301 	bic.w	r3, r3, #1
 8002006:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002008:	4620      	mov	r0, r4
 800200a:	f7ff fe63 	bl	8001cd4 <UART_SetConfig>
 800200e:	2801      	cmp	r0, #1
 8002010:	d016      	beq.n	8002040 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002012:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002014:	b113      	cbz	r3, 800201c <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8002016:	4620      	mov	r0, r4
 8002018:	f7ff ff1c 	bl	8001e54 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800201c:	6823      	ldr	r3, [r4, #0]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002024:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800202c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002034:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002036:	601a      	str	r2, [r3, #0]
}
 8002038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800203c:	f7ff bfa3 	b.w	8001f86 <UART_CheckIdleState>
}
 8002040:	2001      	movs	r0, #1
 8002042:	bd10      	pop	{r4, pc}

08002044 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002044:	4770      	bx	lr
	...

08002048 <__libc_init_array>:
 8002048:	b570      	push	{r4, r5, r6, lr}
 800204a:	4d0d      	ldr	r5, [pc, #52]	; (8002080 <__libc_init_array+0x38>)
 800204c:	4c0d      	ldr	r4, [pc, #52]	; (8002084 <__libc_init_array+0x3c>)
 800204e:	1b64      	subs	r4, r4, r5
 8002050:	10a4      	asrs	r4, r4, #2
 8002052:	2600      	movs	r6, #0
 8002054:	42a6      	cmp	r6, r4
 8002056:	d109      	bne.n	800206c <__libc_init_array+0x24>
 8002058:	4d0b      	ldr	r5, [pc, #44]	; (8002088 <__libc_init_array+0x40>)
 800205a:	4c0c      	ldr	r4, [pc, #48]	; (800208c <__libc_init_array+0x44>)
 800205c:	f000 f820 	bl	80020a0 <_init>
 8002060:	1b64      	subs	r4, r4, r5
 8002062:	10a4      	asrs	r4, r4, #2
 8002064:	2600      	movs	r6, #0
 8002066:	42a6      	cmp	r6, r4
 8002068:	d105      	bne.n	8002076 <__libc_init_array+0x2e>
 800206a:	bd70      	pop	{r4, r5, r6, pc}
 800206c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002070:	4798      	blx	r3
 8002072:	3601      	adds	r6, #1
 8002074:	e7ee      	b.n	8002054 <__libc_init_array+0xc>
 8002076:	f855 3b04 	ldr.w	r3, [r5], #4
 800207a:	4798      	blx	r3
 800207c:	3601      	adds	r6, #1
 800207e:	e7f2      	b.n	8002066 <__libc_init_array+0x1e>
 8002080:	080020f4 	.word	0x080020f4
 8002084:	080020f4 	.word	0x080020f4
 8002088:	080020f4 	.word	0x080020f4
 800208c:	080020f8 	.word	0x080020f8

08002090 <memset>:
 8002090:	4402      	add	r2, r0
 8002092:	4603      	mov	r3, r0
 8002094:	4293      	cmp	r3, r2
 8002096:	d100      	bne.n	800209a <memset+0xa>
 8002098:	4770      	bx	lr
 800209a:	f803 1b01 	strb.w	r1, [r3], #1
 800209e:	e7f9      	b.n	8002094 <memset+0x4>

080020a0 <_init>:
 80020a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020a2:	bf00      	nop
 80020a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020a6:	bc08      	pop	{r3}
 80020a8:	469e      	mov	lr, r3
 80020aa:	4770      	bx	lr

080020ac <_fini>:
 80020ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ae:	bf00      	nop
 80020b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020b2:	bc08      	pop	{r3}
 80020b4:	469e      	mov	lr, r3
 80020b6:	4770      	bx	lr
