library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity converter is
port(

);
end entity;

architecture behavioral of converter is
signal sl_count1:std_logic_vector(32 downto 0);
begin

end behavioral