clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../../../ILA/Paralelismo/Paralelismo.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../../../../ILA/Paralelismo/Paralelismo.gen/sources_1/ip/clk_wiz_0_2"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../../../ILA/Paralelismo/Paralelismo.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../../../../ILA/Paralelismo/Paralelismo.gen/sources_1/ip/clk_wiz_0_2"
glbl.v,Verilog,xil_defaultlib,glbl.v
