0.6
2018.3
Dec  7 2018
00:33:28
F:/study/course_design2019/CDE/cpu/TinyMIPS.v,1572776850,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/wb/WB.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/debug.v,TinyMIPS,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/bus/AXIAdapter.v,1572777396,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/id/BranchGen.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/debug.v,AXIAdapter,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/Core.v,1568903528,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/ex/EX.v,F:/study/course_design2019/CDE/cpu/include/bus.v,Core,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/pipeline/PipelineController.v,1568903489,verilog,,F:/study/course_design2019/CDE/cpu/core/pipeline/PipelineDeliver.v,F:/study/course_design2019/CDE/cpu/include/bus.v,PipelineController,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/pipeline/PipelineDeliver.v,1568544341,verilog,,F:/study/course_design2019/CDE/cpu/sim/RAM.v,,PipelineDeliver,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/ex/EX.v,1572228472,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/ex/EXMEM.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/funct.v,EX,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/ex/EXMEM.v,1568472011,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/id/FunctGen.v,F:/study/course_design2019/CDE/cpu/include/bus.v,EXMEM,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/id/BranchGen.v,1568544486,verilog,,F:/study/course_design2019/CDE/cpu/core/Core.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/opcode.v;F:/study/course_design2019/CDE/cpu/include/funct.v,BranchGen,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/id/FunctGen.v,1572518542,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/id/ID.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/opcode.v;F:/study/course_design2019/CDE/cpu/include/funct.v,FunctGen,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/id/ID.v,1572518542,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/id/IDEX.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/segpos.v;F:/study/course_design2019/CDE/cpu/include/opcode.v;F:/study/course_design2019/CDE/cpu/include/funct.v,ID,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/id/IDEX.v,1568469234,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/if/IFID.v,F:/study/course_design2019/CDE/cpu/include/bus.v,IDEX,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/id/MemGen.v,1568544529,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/id/OperandGen.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/opcode.v,MemGen,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/id/OperandGen.v,1568544549,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/if/PC.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/opcode.v;F:/study/course_design2019/CDE/cpu/include/funct.v,OperandGen,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/id/RegGen.v,1568544459,verilog,,F:/study/course_design2019/CDE/cpu/core/storage/RegReadProxy.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/opcode.v,RegGen,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/if/IFID.v,1568457262,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/mem/MEM.v,F:/study/course_design2019/CDE/cpu/include/bus.v,IFID,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/if/PC.v,1572518542,verilog,,F:/study/course_design2019/CDE/cpu/core/pipeline/PipelineController.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/pcdef.v,PC,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/mem/MEM.v,1568544659,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/mem/MEMWB.v,F:/study/course_design2019/CDE/cpu/include/bus.v,MEM,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/mem/MEMWB.v,1572518542,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/id/MemGen.v,F:/study/course_design2019/CDE/cpu/include/bus.v,MEMWB,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/stage/wb/WB.v,1568544730,verilog,,F:/study/course_design2019/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sim_1/new/ID_tb.v,F:/study/course_design2019/CDE/cpu/include/bus.v,WB,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/storage/RegFile.v,1572518542,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/id/RegGen.v,F:/study/course_design2019/CDE/cpu/include/bus.v,RegFile,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/core/storage/RegReadProxy.v,1568544829,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/wb/WB.v,F:/study/course_design2019/CDE/cpu/include/bus.v,RegReadProxy,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/include/bus.v,1568454654,verilog,,F:/study/course_design2019/CDE/cpu/core/stage/id/BranchGen.v,,,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/include/debug.v,1572776706,verilog,,F:/study/course_design2019/CDE/cpu/include/bus.v,,,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/include/funct.v,1576197614,verilog,,F:/study/course_design2019/CDE/cpu/include/debug.v,,,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/include/opcode.v,1576166633,verilog,,F:/study/course_design2019/CDE/cpu/include/funct.v,,,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/include/pcdef.v,1572518542,verilog,,F:/study/course_design2019/CDE/cpu/include/opcode.v,,,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/include/segpos.v,1568469131,verilog,,F:/study/course_design2019/CDE/cpu/include/pcdef.v,,,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/include/sim.v,1568598952,verilog,,F:/study/course_design2019/CDE/cpu/include/segpos.v,,,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/ip/InternalCrossbar/sim/InternalCrossbar.v,1574238569,verilog,,F:/study/course_design2019/CDE/cpu/bus/AXIAdapter.v,,InternalCrossbar,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/mmu/StaticMMU.v,1572518542,verilog,,F:/study/course_design2019/CDE/cpu/TinyMIPS.v,F:/study/course_design2019/CDE/cpu/include/bus.v,StaticMMU,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/cpu/mycpu_top.v,1572668392,verilog,,F:/study/course_design2019/CDE/soc_axi_func/rtl/soc_axi_lite_top.v,,mycpu_top,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
,,,,F:/study/course_design2019/CDE/cpu/sim/ROM.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/sim.v,RAM,,,,,,,,
,,,,F:/study/course_design2019/CDE/cpu/core/storage/RegFile.v,F:/study/course_design2019/CDE/cpu/include/bus.v;F:/study/course_design2019/CDE/cpu/include/pcdef.v;F:/study/course_design2019/CDE/cpu/include/sim.v,ROM,,,,,,,,
F:/study/course_design2019/CDE/soc_axi_func/rtl/CONFREG/confreg.v,1557749156,verilog,,F:/study/course_design2019/CDE/cpu/mycpu_top.v,,confreg,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/soc_axi_func/rtl/axi_wrap/axi_wrap.v,1557740508,verilog,,F:/study/course_design2019/CDE/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v,,axi_wrap,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v,1557756758,verilog,,F:/study/course_design2019/CDE/soc_axi_func/rtl/CONFREG/confreg.v,,axi_wrap_ram,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/soc_axi_func/rtl/soc_axi_lite_top.v,1557817478,verilog,,F:/study/course_design2019/CDE/soc_axi_func/testbench/mycpu_tb.v,,soc_axi_lite_top,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v,1574238543,verilog,,F:/study/course_design2019/CDE/cpu/ip/InternalCrossbar/sim/InternalCrossbar.v,,axi_clock_converter,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v,1574238512,verilog,,F:/study/course_design2019/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v,,axi_crossbar_1x2,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,1574238494,verilog,,F:/study/course_design2019/CDE/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v,,axi_ram,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1574238420,verilog,,F:/study/course_design2019/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,,clk_pll,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1574238419,verilog,,F:/study/course_design2019/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
F:/study/course_design2019/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
,,,,,F:/study/course_design2019/CDE/cpu/include/bus.v,ID_tb,,,,,,,,
F:/study/course_design2019/CDE/soc_axi_func/testbench/mycpu_tb.v,1557760924,verilog,,,,tb_top,,,../../../../../../../cpu/include;../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.ip_user_files/ipstatic/hdl,,,,,
