/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/interrupt-controller/irq.h>

/ {
	aliases {
		mmc0 = &usdhc4;
		mmc1 = &usdhc2;
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
		gpio5 = &tca6424_1;
		gpio6 = &tca6424_2;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_1p5v: 1p5v {
			compatible = "regulator-fixed";
			regulator-name = "1P5V";
			regulator-min-microvolt = <1500000>;
			regulator-max-microvolt = <1500000>;
			regulator-always-on;
		};

		reg_usb_h1_vbus: usb_h1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 0 1>; /* QSM-8Q60 - low enable*/

		};
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB666";
		mode_str = "LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str = "CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB666";
		mode_str = "LDB-SVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB666";
		mode_str = "LDB-VGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};


	leds {
		compatible = "gpio-leds";
		power {
			power-led-gpio = <&gpio4 5 0>;
		};
	};
};

&gpio6 {
	status = "disable";
};

&gpio7 {
	status = "disable";
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1 &pinctrl_ecspi1_cs_1>;
	status = "okay";
	
	flash1_0: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "sst,sst25vf032b";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&ecspi3 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio4 24 0>, <&gpio4 25 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3_1 &pinctrl_ecspi3_cs_1 &pinctrl_ecspi3_cs_2>;
	status = "okay";

	cp2056@0 {
		compatible = "cp2056";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_4>;
	phy-mode = "rgmii";
	status = "okay";

	#address-cells = <0>;
	#size-cells = <1>;

	phy_int {
		reg = <0x6>;
		interrupt-parent = <&gpio1>;
		interrupts = <28 IRQ_TYPE_LEVEL_LOW>;
	};
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec_2>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_2>;
	status = "okay";

	tca6424_2: gpio@23 {
		compatible = "ti,tca6424";
		reg = <0x23>;
	};

	tca6424_1: gpio@22 {
		compatible = "ti,tca6424";
		reg = <0x22>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&i2c3 {
       clock-frequency = <100000>;
       pinctrl-names = "default";
       pinctrl-0 = <&pinctrl_i2c3_2>;
       status = "okay";
};

&pcie {
	reset-gpio = <&gpio7 12 GPIO_ACTIVE_LOW>;
	wake-up-gpio = <&gpio5 20 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&uart2 {
       pinctrl-names = "default";
       pinctrl-0 = <&pinctrl_uart2_1>;
       status = "okay";
};

/* USB */
&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	pinctrl-1 = <&pinctrl_usbh1_1>;
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_2>;
	disable-over-current;
	status = "okay";
};

/* SD card */
&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_2>;
	cd-gpios = <&gpio1 4 0>; /* SD2_CD_B */
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

/* eMMC */
&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_1>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

/* PWM */
&pwm1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm1_2>;
        status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

	hog {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18		0x80000000	/* E13: CIROUT1 */
				MX6QDL_PAD_SD3_DAT7__GPIO6_IO17		0x80000000	/* F13: CIRIN */
				MX6QDL_PAD_EIM_D25__GPIO3_IO25		0x80000000	/* G22: CIROUT2 */
				MX6QDL_PAD_SD3_DAT2__GPIO7_IO06		0x80000000	/* A15: SPI_WP */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x80000000	/*  T1: GPI_INIT1 */
				MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x80000000	/*  R6: SD2_CD_B */
				MX6QDL_PAD_GPIO_5__GPIO1_IO05		0x80000000	/*  R4: MCU_RST_SOC */
				MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x80000000	/*  R3: MCU_GPI */
				MX6QDL_PAD_GPIO_8__GPIO1_IO08		0x80000000	/*  R5: MCU_GPO */
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	0x80000000	/* C15: MCU_WDO_EN GPO */
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	0x80000000	/* F15: RECOVER-IN */
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	0x80000000	/* C16: GPI_INT2 */
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x80000000	/* D16: MCU_I2C_INIT */
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x80000000	/* E15: 1G/2G */
				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09		0x80000000	/*  U6: USB_4_OC */
				MX6QDL_PAD_EIM_DA0__GPIO3_IO00		0x80000000	/* L20: USB_0_2_3_4_EN */
				MX6QDL_PAD_EIM_D21__USB_OTG_OC		0x80000000	/* H20: USB_0_OTG_OC */
				
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10	0x80000000

				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0		/* RGMII_INT */
				MX6QDL_PAD_EIM_D22__GPIO3_IO22		0x80000000	/* USB_OTG_PWR_EN */
				MX6QDL_PAD_GPIO_19__GPIO4_IO05		0x80000000	/* PWR_LED */
				MX6QDL_PAD_GPIO_18__GPIO7_IO13		0x80000000	/* USB_HUB_RESET_B */
			>;
		};
	};

	enet {
		pinctrl_enet_4: enetgrp-4 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
			>;
		}; 
	};

	ecspi1 {
		pinctrl_ecspi1_1: ecspi1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
			>;
		};

		pinctrl_ecspi1_cs_1: ecspi1_cs_grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x80000000
			>;
		};
	};

	ecspi3 {
		pinctrl_ecspi3_1: ecspi3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
			>;
		};

		pinctrl_ecspi3_cs_1: ecspi3_cs_grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24       0x80000000
			>;
		};

		pinctrl_ecspi3_cs_2: ecspi3_cs_grp-2 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25       0x80000000
			>;
		};
	};

	usbh1 {
		pinctrl_usbh1_1: usbh1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D30__USB_H1_OC	0x80000000 /* J20: USB_2_3_OC */
			>;
		};
	};

	pwm1 {
                pinctrl_pwm1_2: pwm1grp-2 {
                        fsl,pins = <
                                MX6QDL_PAD_GPIO_9__PWM1_OUT 0x1b0b1 /* T2: PWM_OUT1 */
                        >;
                };
        };

	hdmi_cec {
		pinctrl_hdmi_cec_2: hdmicecgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};
	};

	usbotg {
		pinctrl_usbotg_2: usbotggrp-2 {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
			>;
		};
	};

	usdhc2 {
		pinctrl_usdhc2_2: usdhc2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};
	};

	usdhc4 {
		pinctrl_usdhc4_1: usdhc4grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
			>;
		};

	};
	
	i2c1 {
		pinctrl_i2c1_2: i2c1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
			>;
		};
	};

	i2c2 {
		pinctrl_i2c2_2: i2c2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3_2: i2c3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
			>;
		};
	};
	
	uart2 {
		pinctrl_uart2_1: uart2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
			>;
		};
	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};
