/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  reg [11:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [5:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = !(celloutsig_0_6z[12] ? celloutsig_0_5z : celloutsig_0_1z[1]);
  assign celloutsig_1_19z = !(celloutsig_1_8z ? celloutsig_1_16z : celloutsig_1_5z[3]);
  assign celloutsig_0_13z = !(celloutsig_0_1z[1] ? in_data[15] : celloutsig_0_9z[0]);
  assign celloutsig_0_20z = !(celloutsig_0_3z[4] ? celloutsig_0_1z[4] : celloutsig_0_19z[1]);
  assign celloutsig_0_35z = ~((celloutsig_0_11z[3] | celloutsig_0_21z[7]) & (celloutsig_0_26z[0] | celloutsig_0_2z));
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 15'h0000;
    else _00_ <= { in_data[139:126], celloutsig_1_3z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[21:18] & in_data[84:81];
  assign celloutsig_0_6z = { in_data[18:14], celloutsig_0_3z, celloutsig_0_0z } & { in_data[78:66], celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[136:129] & { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_21z = { _01_[7:0], celloutsig_0_13z } & { celloutsig_0_9z[2:0], celloutsig_0_11z[5:2], celloutsig_0_11z[5:4] };
  assign celloutsig_1_10z = celloutsig_1_6z[12:10] / { 1'h1, celloutsig_1_0z[2], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_6z[10:4], celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, celloutsig_1_6z[8:1] };
  assign celloutsig_1_4z = { in_data[171:161], celloutsig_1_1z } <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_82z = ! { celloutsig_0_32z[3:1], celloutsig_0_42z, celloutsig_0_35z, celloutsig_0_22z };
  assign celloutsig_1_3z = ! { in_data[148:143], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[153:150] % { 1'h1, celloutsig_1_0z[2:0] };
  assign celloutsig_1_6z = { in_data[129:128], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_1z = { in_data[86], celloutsig_0_0z } % { 1'h1, celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_0_18z = in_data[7:4] % { 1'h1, celloutsig_0_6z[10:8] };
  assign celloutsig_0_8z = { celloutsig_0_0z[2:1], celloutsig_0_0z } * { celloutsig_0_6z[9:6], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_81z = _01_[9:4] * { celloutsig_0_11z[5:2], celloutsig_0_11z[5:4] };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z } * { celloutsig_0_8z[5:1], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_17z = celloutsig_1_5z[7:5] * { _00_[8:7], celloutsig_1_2z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z } != in_data[24:19];
  assign celloutsig_1_2z = in_data[139:130] != { in_data[120:115], celloutsig_1_1z };
  assign celloutsig_1_8z = { _00_[5:4], celloutsig_1_3z, celloutsig_1_0z } != { celloutsig_1_6z[10:9], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z } != { celloutsig_0_6z[10:2], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_15z = ~ celloutsig_1_0z[2:0];
  assign celloutsig_0_10z = ~ { celloutsig_0_6z[9:8], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_12z = ~ { celloutsig_0_10z[3], celloutsig_0_0z };
  assign celloutsig_0_19z = ~ in_data[74:72];
  assign celloutsig_0_32z = ~ celloutsig_0_26z[4:0];
  assign celloutsig_0_42z = & { celloutsig_0_20z, celloutsig_0_12z, in_data[37:36] };
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_3z, in_data[15:14], celloutsig_0_0z };
  assign celloutsig_1_16z = & { celloutsig_1_11z[8:4], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_22z = & { celloutsig_0_18z[2:0], celloutsig_0_16z };
  assign celloutsig_0_2z = & { in_data[15:14], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_15z[0], celloutsig_1_10z } >> { celloutsig_1_10z[0], celloutsig_1_17z };
  assign celloutsig_0_3z = { celloutsig_0_1z[3:0], celloutsig_0_2z } >> in_data[90:86];
  assign celloutsig_1_0z = in_data[184:181] ~^ in_data[153:150];
  assign celloutsig_0_26z = { celloutsig_0_1z, celloutsig_0_2z } ~^ _01_[7:2];
  assign { celloutsig_0_11z[3:2], celloutsig_0_11z[5:4] } = celloutsig_0_10z & celloutsig_0_10z;
  assign celloutsig_0_11z[1:0] = celloutsig_0_11z[5:4];
  assign { out_data[131:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
