# reading modelsim.ini
# Loading project BitsPlease
project open /home/pintobean/Dropbox/AdvanceDigitalDesign/VerilogLabs/lab4/sim/Lab4_Shahid_S
# reading modelsim.ini
# Project file /home/pintobean/Dropbox/AdvanceDigitalDesign/VerilogLabs/lab4/sim/Lab4_Shahid_S.mpf was not found.
# Unable to open project.
# reading /home/pintobean/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Lab_Shahid_S
# Compile of AccessControl.v was successful.
# Compile of AccessControl_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.AccessControl_tb
# vsim work.AccessControl_tb 
# Start time: 18:29:10 on Apr 21,2018
# Loading work.AccessControl_tb
# Loading work.AccessControl
add wave -position insertpoint sim:/AccessControl_tb/*
# Can't move the Now cursor.
run 100ns
# Reset has been pressed
# time:[0], Address:[x], State:[000], Status:[xx], Flag:[x], InputReg:[xxxx], PassReg[xxxx]
# Button has been released at 20
# Reset has been pressed
# time:[20], Address:[0], State:[001], Status:[10], Flag:[0], InputReg:[0000], PassReg[0000]
# Reset has been pressed
# time:[40], Address:[0], State:[000], Status:[10], Flag:[0], InputReg:[0000], PassReg[0000]
# time:[60], Address:[0], State:[001], Status:[10], Flag:[0], InputReg:[0000], PassReg[0000]
# time:[80], Address:[0], State:[010], Status:[10], Flag:[0], InputReg:[0000], PassReg[0000]
