Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Dec 03 13:41:33 2022
| Host         : Kage running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file digitalClock_control_sets_placed.rpt
| Design       : digitalClock
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |              14 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              41 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+--------------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+--------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | PM[0]_i_2_n_0                    | PM[0]_i_1_n_0                        |                1 |              1 |
|  clk_IBUF_BUFG | clockDisplay/sevenSeg[7]_i_1_n_0 | clockDisplay/boardDisplay[6]_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG | clockDisplay/sevenSeg[7]_i_1_n_0 | clockDisplay/boardDisplay[7]_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG | PM[0]_i_2_n_0                    | hrsOnes[3]_i_1_n_0                   |                5 |              5 |
|  clk_IBUF_BUFG | min[5]_i_2_n_0                   | min[5]_i_1_n_0                       |                2 |              5 |
|  clk_IBUF_BUFG | clockDisplay/sevenSeg[7]_i_1_n_0 |                                      |                5 |              7 |
|  clk_IBUF_BUFG | PM[0]_i_2_n_0                    |                                      |                3 |              7 |
|  clk_IBUF_BUFG |                                  |                                      |                7 |             10 |
|  clk_IBUF_BUFG | hrs[5]_i_2_n_0                   | hrs[5]_i_1_n_0                       |                9 |             11 |
|  clk_IBUF_BUFG | secTens                          | secOnes[3]_i_1_n_0                   |                4 |             13 |
|  clk_IBUF_BUFG |                                  | clockDisplay/clear                   |                5 |             18 |
|  clk_IBUF_BUFG |                                  | counter[0]_i_1__0_n_0                |                7 |             27 |
+----------------+----------------------------------+--------------------------------------+------------------+----------------+


