Return-Path: <linux-clk-owner@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 5E7E34D391A
	for <lists+linux-clk@lfdr.de>; Wed,  9 Mar 2022 19:45:26 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S232046AbiCISp1 (ORCPT <rfc822;lists+linux-clk@lfdr.de>);
        Wed, 9 Mar 2022 13:45:27 -0500
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38082 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S230366AbiCISp0 (ORCPT
        <rfc822;linux-clk@vger.kernel.org>); Wed, 9 Mar 2022 13:45:26 -0500
Received: from mail-ed1-x52a.google.com (mail-ed1-x52a.google.com [IPv6:2a00:1450:4864:20::52a])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F0B401A39C1
        for <linux-clk@vger.kernel.org>; Wed,  9 Mar 2022 10:44:25 -0800 (PST)
Received: by mail-ed1-x52a.google.com with SMTP id y12so4047398edt.9
        for <linux-clk@vger.kernel.org>; Wed, 09 Mar 2022 10:44:25 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20210112;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc:content-transfer-encoding;
        bh=N6vZQIrW4BGIvetxyBNTbJ3cW+ufEKYOtb3G/l4ILWw=;
        b=UKlsiFQASNsY5+6EqCAgn2HKmR64qZANbd4tMf1jkLMFQWKDG2S5BzhebXdwY1FxHr
         6WAW5CoB2aW6QHEFHeNUMRKnQNNhiq/+7fB2EhGud0xrb6ULvyCCEBKVF/fjMbfKtWwh
         2naCThXj5FG2rb22cdEyJJtscVOQ7TGY4uH9ct7puMVg8rxT4gyVhjfbIFn+jwoCNAY0
         Rh2qmIIs+Dz329uEO2oF+qsROnqKBnoiBOPEynZv/BPyH9gJH5ONd8TKg18iJvdXKtWL
         07VS/3I8js0fdQ2dhqDeG7bigSfpUBEQbHXnFOBfUaAF3vki2GMHhyHqf5F6t89nF8Az
         Go5w==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20210112;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc:content-transfer-encoding;
        bh=N6vZQIrW4BGIvetxyBNTbJ3cW+ufEKYOtb3G/l4ILWw=;
        b=Mu+VtJP6OkyPJPZ9PKkEIZrchMdiEbGkeBsMkbiHwYqY9ouujWEmvnQH5i8wYmvCmH
         EyJ+pB2z2B6UyMIPUzIu4THSeqwwmlZWEBA7wtqZ86yijZHZYQkTcRMwxdJ4Bm58qIo/
         TU7ZQzlSWydcboCVjqDtybKArcE3qkHLThMveOXjt754xTy7YqAOuMJmuP+UeyNU5b2o
         5ZrckPxSHIWTpp7qjq0WhUSuD40O4EhuAMWhB2yU8Ll/BNjwUuLHncGFZsdGwJafThUd
         yDZDBHRAJIB9BVsJ3LFip2VP534gE8pdvNWfCGDHEYe8QQrOsaKHW8sFKczKgGTh599z
         kNkQ==
X-Gm-Message-State: AOAM531rWRKPAk/wS+1ceOuR52qKhhewwcFI0hLzOX3vdnw2zbeVzAo4
        Og4Vqo4dOaza8apHQC7sUPHOqXEcvHw9R1jlNNU=
X-Google-Smtp-Source: ABdhPJwWVJGvfVP3ROVtHfIIg+Xalp7nqIgYseYlF9jLvUmYXzEYHulGd3TywkJznSyeJcatYlzZzzormZ4yAlQSNA0=
X-Received: by 2002:a05:6402:2142:b0:413:6531:bd9e with SMTP id
 bq2-20020a056402214200b004136531bd9emr829351edb.5.1646851464078; Wed, 09 Mar
 2022 10:44:24 -0800 (PST)
MIME-Version: 1.0
References: <MN2PR03MB5008EB5F50B680C2A2E271D893019@MN2PR03MB5008.namprd03.prod.outlook.com>
 <MN2PR03MB5008F4921D8484306505F8FB93029@MN2PR03MB5008.namprd03.prod.outlook.com>
 <CAHCN7xKbE9Rv3EsvFkS4Lk8nCwy1TK-xJQLk_h70PSVdeUHJcA@mail.gmail.com>
 <MN2PR03MB5008536F789B93337AF0BA6793039@MN2PR03MB5008.namprd03.prod.outlook.com>
 <CAHCN7xJFxtA=9GYkQ1dVig=sSRQY3yhjS9dO2GRtqn=zdc9w7g@mail.gmail.com>
 <fa9aa952-6560-7123-d095-32e88ecc5fb3@lucaceresoli.net> <MN2PR03MB500847D9F5BFF44F5E98ABA893039@MN2PR03MB5008.namprd03.prod.outlook.com>
 <59a74714-ae45-897e-57b9-7346998442cb@lucaceresoli.net> <MN2PR03MB5008DB1C7B0B5A4D2ECBB88E93049@MN2PR03MB5008.namprd03.prod.outlook.com>
 <22b859cf-4388-0471-64a5-5113c133c9ef@lucaceresoli.net> <MN2PR03MB50085CFBC36FAEDCC1DCB4F493059@MN2PR03MB5008.namprd03.prod.outlook.com>
 <6f4a1657-0747-2e02-3053-3ae04c194fa5@lucaceresoli.net> <MN2PR03MB5008A1E7A9BCBCF8DCBC580293089@MN2PR03MB5008.namprd03.prod.outlook.com>
 <e76ad6db-fdee-49e1-5513-1e4d6dcc49f0@lucaceresoli.net> <MN2PR03MB5008E8256DCC2476BD689D3F930A9@MN2PR03MB5008.namprd03.prod.outlook.com>
In-Reply-To: <MN2PR03MB5008E8256DCC2476BD689D3F930A9@MN2PR03MB5008.namprd03.prod.outlook.com>
From:   Adam Ford <aford173@gmail.com>
Date:   Wed, 9 Mar 2022 12:44:12 -0600
Message-ID: <CAHCN7xKhvai5qrtBUFLaKPLa3TFHeJEXvdVsMfK_tQG0q3OgcQ@mail.gmail.com>
Subject: Re: [EXTERNAL] Re: Questions regarding regarding idt/renesas
 versaclock5 driver
To:     "Fillion, Claude" <Claude.Fillion@mksinst.com>
Cc:     Luca Ceresoli <luca@lucaceresoli.net>,
        Sean Anderson <sean.anderson@seco.com>,
        linux-clk <linux-clk@vger.kernel.org>,
        "Klein, Jesse" <Jesse.Klein@mksinst.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT,
        FREEMAIL_FROM,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,
        T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-clk.vger.kernel.org>
X-Mailing-List: linux-clk@vger.kernel.org

On Wed, Mar 9, 2022 at 12:02 PM Fillion, Claude
<Claude.Fillion@mksinst.com> wrote:
>
> Hello Luca,
>
> > -----Original Message-----
> > From: Luca Ceresoli <luca@lucaceresoli.net>
> > Sent: Wednesday, March 9, 2022 12:20 PM
> > To: Fillion, Claude <Claude.Fillion@mksinst.com>; Adam Ford
> > <aford173@gmail.com>
> > Cc: Sean Anderson <sean.anderson@seco.com>; linux-clk <linux-
> > clk@vger.kernel.org>; Klein, Jesse <Jesse.Klein@mksinst.com>
> > Subject: Re: [EXTERNAL] Re: Questions regarding regarding idt/renesas
> > versaclock5 driver
> >
> > Hi Claude,
> >
> > On 07/03/22 21:39, Fillion, Claude wrote:
> > > Hello Luca
> > >
> > >> -----Original Message-----
> > >> From: Luca Ceresoli <luca@lucaceresoli.net>
> > >> Sent: Friday, March 4, 2022 3:30 PM
> > >> To: Fillion, Claude <Claude.Fillion@mksinst.com>; Adam Ford
> > >> <aford173@gmail.com>
> > >> Cc: Sean Anderson <sean.anderson@seco.com>; linux-clk <linux-
> > >> clk@vger.kernel.org>; Klein, Jesse <Jesse.Klein@mksinst.com>
> > >> Subject: Re: [EXTERNAL] Re: Questions regarding regarding idt/renesa=
s
> > >> versaclock5 driver
> > >>
> > >> Hi Claude,
> > >>
> > >> On 04/03/22 21:07, Fillion, Claude wrote:
> > >>> Hello Luca,
> > >>>
> > >>>> -----Original Message-----
> > >>>> From: Luca Ceresoli <luca@lucaceresoli.net>
> > >>>> Sent: Thursday, March 3, 2022 5:34 PM
> > >>>> To: Fillion, Claude <Claude.Fillion@mksinst.com>; Adam Ford
> > >>>> <aford173@gmail.com>
> > >>>> Cc: Sean Anderson <sean.anderson@seco.com>; linux-clk <linux-
> > >>>> clk@vger.kernel.org>; Klein, Jesse <Jesse.Klein@mksinst.com>
> > >>>> Subject: Re: [EXTERNAL] Re: Questions regarding regarding
> > >>>> idt/renesas
> > >>>> versaclock5 driver
> > >>>>
> > >>>> Hi Claude,
> > >>>>
> > >>>> On 03/03/22 19:15, Fillion, Claude wrote:
> > >>>>> Hello Luca,
> > >>>>>
> > >>>>>> -----Original Message-----
> > >>>>>> From: Luca Ceresoli <luca@lucaceresoli.net>
> > >>>>>> Sent: Thursday, March 3, 2022 9:42 AM
> > >>>>>> To: Fillion, Claude <Claude.Fillion@mksinst.com>; Adam Ford
> > >>>>>> <aford173@gmail.com>
> > >>>>>> Cc: Sean Anderson <sean.anderson@seco.com>; linux-clk <linux-
> > >>>>>> clk@vger.kernel.org>; Klein, Jesse <Jesse.Klein@mksinst.com>
> > >>>>>> Subject: Re: [EXTERNAL] Re: Questions regarding regarding
> > >>>>>> idt/renesas
> > >>>>>> versaclock5 driver
> > >>>>>>
> > >>>>>> Hi Claude,
> > >>>>>>
> > >>>>>> On 02/03/22 21:49, Fillion, Claude wrote:
> > >>>>>>>
> > >>>>>>>
> > >>>>>>>> -----Original Message-----
> > >>>>>>>> From: Luca Ceresoli <luca@lucaceresoli.net>
> > >>>>>>>> Sent: Wednesday, March 2, 2022 12:27 PM
> > >>>>>>>> To: Adam Ford <aford173@gmail.com>; Fillion, Claude
> > >>>>>>>> <Claude.Fillion@mksinst.com>
> > >>>>>>>> Cc: Sean Anderson <sean.anderson@seco.com>; linux-clk <linux-
> > >>>>>>>> clk@vger.kernel.org>
> > >>>>>>>> Subject: Re: [EXTERNAL] Re: Questions regarding regarding
> > >>>>>>>> idt/renesas
> > >>>>>>>> versaclock5 driver
> > >>>>>>>>
> > >>>>>>>> Hi,
> > >>>>>>>>
> > >>>>>>>> On 02/03/22 16:45, Adam Ford wrote:
> > >>>>>>>> ...
> > >>>>>>>>>>>>>>     versaclock6: clock-controller@6a {
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>         /* Clock Consumer */
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>         compatible =3D "idt,5p49v6965";
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>                                 reg =3D <0x6a>;
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>                                 #clock-cells =3D <1>;
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>                                 clocks =3D <&x304_clk>;
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>                                 clock-names =3D "xin";
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>         assigned_clocks =3D <&versaclock6 1>,
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>                           <&versaclock6 2>,
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>                           <&versaclock6 3>,
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>                           <&versaclock6 4>;
> > >>>>>>>>>>>>>>
> > >>>>>>>>>>>>>>         assigned_clock_rates =3D <46800000>, <250000000>=
,
> > >>>>>>>>>>>>>> <1000000>, <13000000>;
> > >>>>>>>>>>>>>
> > >>>>>>>>>>>>>
> > >>>>>>>>>>>>> Assigned clocks and assigned clock rates should be hyphen=
s
> > >>>>>>>>>>>>> and not underscores.
> > >>>>>>>>>>>>>
> > >>>>>>>>>>>>> assigned-clocks =3D  <&versaclock6 1>,   <&versaclock6 2>=
,
> > >>>>>>>>>>>>> <&versaclock6 3>, <&versaclock6 4>;
> > >>>>>>>>>>>>>
> > >>>>>>>>>>>>> assigned-clock-rates =3D  <46800000>, <250000000>,
> > >>>>>>>>>>>>> <1000000>, <13000000>;
> > >>>>>>>>>>>>>
> > >>>>>>>>>>>>> Another thing to check is to make sure the consumers of
> > >>>>>>>>>>>>> these clocks is enabling them.  They do not necessarily
> > >>>>>>>>>>>>> get enabled by
> > >>>>>>>> default.
> > >>>>>>>>>>>>>
> > >>>>>>>>>>>>> adam
> > >>>>>>>>>>>>
> > >>>>>>>>>>>> Doh - thanks.  I looked at it a million times =F0=9F=98=8A=
 .
> > >>>>>>>>>>>>
> > >>>>>>>>>>>> Now getting desired out1 frequency but nothing on other
> > >>>> outputs.
> > >>>>>>>>>>>> From
> > >>>>>>>>>>> the code it seems vc5_clk_out_prepare() is the method that
> > >>>>>>>>>>> enables outputs but this method is not being called I am no=
t
> > >>>>>>>>>>> clear how to make the 'consumer enable them.'
> > >>>>>>>>>>>>
> > >>>>>>>>>>>> I have added this to my dtsi to no avail.
> > >>>>>>>>>>>>
> > >>>>>>>>>>>>          /* Consumer referencing 5P49V5965 pin OUT1 and
> > >>>>>>>>>>>> OUT2
> > >> */
> > >>>>>>>>>>>>         consumer {
> > >>>>>>>>>>>>             clocks =3D <&versaclock6 1>, <&versaclock6 2>;
> > >>>>>>>>>>>>             /* ... */
> > >>>>>>>>>>>>          };
> > >>>>>>>>>>>>
> > >>>>>>>>>>>> Looking through device tree documentation.
> > >>>>>>>>>>>
> > >>>>>>>>>>> It's likely going to be in the consumer's driver.  Check th=
e
> > >>>>>>>>>>> consumer device tree binding to make sure you've correctly
> > >>>>>>>>>>> associated the clock.  If the binding doesnt't show a clock
> > >>>>>>>>>>> is required, it might not know that you using a programmabl=
e
> > >> clock.
> > >>>>>>>>>>>
> > >>>>>>>>>>> Here is a patch that I needed to apply to an Ethernet drive=
r
> > >>>>>>>>>>> which wasn't expecting a programmable clock to drive a
> > >>>>>>>>>>> reference clock, so the clock wasn't being enabled.
> > >>>>>>>>>>>
> > >>>>>>>>>>>
> > >>>> https://urldefense.com/v3/__https://git.kernel.org/pub/scm/linux
> > >>>>>>>>>>> /k
> > >>>>>>>>>>> er
> > >>>>>>>>>>> nel/g
> > >>>>>>>>>>>
> > >>>>>>
> > it/torvalds/linux.git/commit/drivers/net/ethernet/renesas/ravb_main.
> > >>>>>>>>>>> c?id=3D
> > >>>>>>>>>>> 8ef7adc6beb2ef0bce83513dc9e4505e7b21e8c2__;!!KnJ4-
> > >>>> rp7!1Qb17q-
> > >>>>>>>>>>>
> > >>>>>>>>
> > >>>>>>
> > >>>>
> > >>
> > TWrV62AeQtTNNVDErVbyhbXB1sukyT2ggvFPUltIBI5nIKzNnjVOcqlw8qJyy$
> > >>>>>>>>>>>
> > >>>>>>>>>>> Look at the use of devm_clk_get_optional and
> > >>>>>>>>>>> clk_prepare_enable from that patch.  (yes, there is a
> > >>>>>>>>>>> subsequent patch that fixes something I didn't quite do
> > >>>>>>>>>>> right, but the basics are here)
> > >>>>>>>>>>>
> > >>>>>>>>>>> The consumer drivers need to 'get' the clock so it can
> > >>>>>>>>>>> associate itself to the clock in question.  Once the
> > >>>>>>>>>>> relationship is established, the consumer needs to call
> > >>>>>>>>>>> clk_prepare_enable() which
> > >>>>>>>> uses the clock system to turn the clock on.
> > >>>>>>>>>>> Without this step, it's likely the Versaclock won't generat=
e
> > >>>>>>>>>>> a signal, because it doesn't know it needs to turn it on.
> > >>>>>>>>>>>
> > >>>>>>>>>>> adam
> > >>>>>>>>>>
> > >>>>>>>>>> Not sure I fully follow.  I see that clk out1 is enabled but
> > >>>>>>>>>> the other
> > >>>>>>>> channels are not so it would seem my difficulty is with
> > >>>>>>>> individual
> > >>>> channels.
> > >>>>>>>>>
> > >>>>>>>>> Do the devices that need the clock from the versaclock
> > >>>>>>>>> reference the versaclock?  If so, to those drivers use the ge=
t and
> > enable?
> > >>>>>>>>> If not, the versaclock will stay off.  In the patch example I
> > >>>>>>>>> showed, I had to modify the Ethernet driver on a processor,
> > >>>>>>>>> because it didn't explicitly enable the reference clock.  Tha=
t
> > >>>>>>>>> Ethernet driver expected the refclk was always present which
> > >>>>>>>>> was a
> > >>>> false assumption.
> > >>>>>>>>> Once I got the consumer device (in this case, Ethernet) to
> > >>>>>>>>> request and enable the clock, the clock subsystem enabled the
> > >>>>>>>>> corresponding output on the versaclock.
> > >>>>>>>>>
> > >>>>>>>>> For the Ethernet example I cited above, the corresponding
> > >>>>>>>>> device tree looks like:
> > >>>>>>>>>
> > >>>>>>>>> &avb {
> > >>>>>>>>>      clocks =3D <&cpg CPG_MOD 812>, <&versaclock5 4>;
> > >>>>>>>>>      clock-names =3D "fck", "refclk";
> > >>>>>>>>>      status =3D "okay";
> > >>>>>>>>> };
> > >>>>>>>>>
> > >>>>>>>>> With this device tree reference, the 'refclk' gets associated
> > >>>>>>>>> to versaclock ouput 4.  When the Ethernet needs the clock, it
> > >>>>>>>>> calls clk_prepare_enable on that clock reference, and the
> > >>>>>>>>> clock system calls on the versaclock driver to enable the
> > >>>>>>>>> output.  The reason I needed to submit that patch was that th=
e
> > >>>>>>>>> consumer driver (the Ethernet in this
> > >>>>>>>>> case) wasn't calling the clk_prepare_enable, so the clock
> > >>>>>>>>> remained off.  It's likely that whatever devices that need th=
e
> > >>>>>>>>> clock from the versaclock will need both a device tree
> > >>>>>>>>> reference to it as well as a call to clk_prepare_enable.
> > >>>>>>>>>
> > >>>>>>>>>>
> > >>>>>>>>>> In my simple application I would like to enable outputs, on =
a
> > >>>>>>>>>> per channel
> > >>>>>>>> basis, from the device tree.  Would it make sense  to add  an
> > >>>> 'idt,enable'
> > >>>>>>>> property in similar fashion to the existing idt,mode,
> > >>>>>>>> idt,voltage-microvolt, and idt,slew-percent properties?  Then
> > >>>>>>>> vc5_get_output_config() could be modified to also call
> > >>>>>>>> vc5_clk_out_prepare() (or clk_prepare_enable(), which in turn
> > >>>>>>>> would call
> > >>>>>> vc5_clk_out_prepare()).
> > >>>>>>>>>
> > >>>>>>>>> I can't speak for the linux clock group, but the advantage of
> > >>>>>>>>> patching the drivers that need the clocks generated from the
> > >>>>>>>>> versaclock is the ability to stop these clocks when the
> > >>>>>>>>> drivers are halted and/or suspended.
> > >>>>>>>>
> > >>>>>>>> Having the consumer driver get, prepare and enable the clock i=
s
> > >>>>>>>> of course the best as Adam explained.
> > >>>>>>>>
> > >>>>>>>> However I think using assigned-clocks and assigned-clock-rates
> > >>>>>>>> should enable the clocks unconditionally even if the consumer
> > >>>>>>>> driver does not do any clk_*() calls. Might be worth double
> > >>>>>>>> checking
> > >>>> that.
> > >>>>>>>>
> > >>>>>>>> --
> > >>>>>>>> Luca
> > >>>>>>>
> > >>>>>>> In our application we plan to use the 6965/6901 to replace a
> > >>>>>>> part that does
> > >>>>>> not use a consumer driver.  We just set clock options in our dev=
ice
> > tree.
> > >>>>>> Ideally that is how we would like to use the Renesas part as wel=
l.
> > >>>>>>>
> > >>>>>>> In the limited testing I have done thus far behavior is a bit
> > >>>>>>> puzzling.  From
> > >>>>>> the device tree I am able to change the clock frequency for out1
> > >>>>>> (which is enabled by default) and I can disable outputs using
> > >>>>>> 'idt,shutdown', but I cannot change the logic levels for out1
> > >>>>>> using the
> > >>>> 'idt,mode' parameter.
> > >>>>>>
> > >>>>>> This is very strange.
> > >>>>>>
> > >>>>>> Did you double-check that your device tree description of the
> > >>>>>> versaclock node is correct according to [0]?
> > >>>>>>
> > >>>>>> Please send the complete  description of the versaclock node in
> > >>>>>> your device tree, so we can check it and see if any detail is
> > misplaced.
> > >>>>>>
> > >>>>>> [0]
> > >>>>>> https://urldefense.com/v3/__https://git.kernel.org/pub/scm/linux=
/
> > >>>>>> ke
> > >>>>>> rn
> > >>>>>> el/g
> > >>>>>> it/torvalds/linux.git/tree/Documentation/devicetree/bindings/clo=
c
> > >>>>>> k/
> > >>>>>> id
> > >>>>>> t,vers
> > >>>>>> aclock5.yaml*n169__;Iw!!KnJ4-
> > >>>>>> rp7!yalfgsfaZKSlo4yNfQfvlbsmNKBRltGSetoIonP--5aGebuHUJ-M-
> > >>>>>> am93tjT8aEhsSJJ$
> > >>>>>>
> > >>>>>>
> > >>>>>> --
> > >>>>>> Luca
> > >>>>>
> > >>>>> Here is the relevant portions of my device tree.  On the scope I
> > >>>>> see the
> > >>>> default 'CMOSD' voltages and a modified frequency of 46.8MHz.
> > >>>>>
> > >>>>> I have also modified my local copy of the driver to accept an
> > 'idt,enable'
> > >>>> pattern property that allows me to enable outputs from the device
> > >>>> tree. It needs some refinement but I can pass it along if there is
> > interest.
> > >>>>>
> > >>>>> -Claude
> > >>>>>
> > >>>>> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> > >>>>> Top of device tree file:
> > >>>>> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> > >>>>> /*
> > >>>>> This is a message for system-user.dtsi. If you are reading from
> > >>>>> system-user.dtsi.genxxxx, please note that this message is for
> > >>>>> explaining
> > >>>> the purpose of system-user.dist in relation to system-user.dtsi.ge=
nxxx.
> > >>>>>
> > >>>>> system-user.dtsi is merely a writable file handled by
> > >>>>> ./https://urldefense.com/v3/__http://buildPetaLinux.sh__;!!KnJ4-
> > >>>> rp7!w34odUyH6hHBct-rWC671nddpz5440f-viaETLtFnGYMlkuB7P0ye-
> > >>>> J3Uswvovc00BUt$  to copy the appropriate system-user.dtsi.genxxxx
> > >>>> to this filename for use in the build image. Do not put your devic=
e
> > >>>> tree here. They belong to the system-user.dtsi.genxxxx.
> > >>>>>
> > >>>>> If you add a new dtsi, please create an appropriate device tree
> > >>>>> file and modify the
> > >>>>> ./https://urldefense.com/v3/__http://buildPetaLinux.sh__;!!KnJ4-
> > rp7!
> > >>>>> w3
> > >>>>> 4odUyH6hHBct-rWC671nddpz5440f-viaETLtFnGYMlkuB7P0ye-
> > >>>> J3Uswvovc00BUt$
> > >>>>> to handle it */
> > >>>>>
> > >>>>> #include <dt-bindings/clk/versaclock.h>
> > >>>>>
> > >>>>> /include/ "system-conf.dtsi"
> > >>>>> / {
> > >>>>>
> > >>>>>   /* Clock Provider */
> > >>>>>   x304_clk: x304-clock {
> > >>>>>     compatible =3D "fixed-clock";
> > >>>>>     #clock-cells =3D <0>;
> > >>>>>     clock-frequency =3D <25000000>;
> > >>>>>   };
> > >>>>>
> > >>>>> ...
> > >>>>>
> > >>>>> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> > >>>>> Device Tree Node:
> > >>>>> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> > >>>>> &i2c1 {
> > >>>>>     clock-frequency =3D <100000>;
> > >>>>>
> > >>>>>     // Use patch.  Updated driver for 5p49v6965 available  at
> > >>>> https://urldefense.com/v3/__https://github.com/Xilinx/linux-
> > >>>> xlnx/blob/master/drivers/clk/clk-versaclock5.c__;!!KnJ4-
> > >>>> rp7!w34odUyH6hHBct-rWC671nddpz5440f-viaETLtFnGYMlkuB7P0ye-
> > >>>> J3UswvoiTIHWiN$
> > >>>>>     // Device Tree Setup ->
> > >>>> https://urldefense.com/v3/__https://github.com/Xilinx/linux-
> > >>>>
> > >>
> > xlnx/blob/master/Documentation/devicetree/bindings/clock/idt*2Cversac
> > >>>> lo
> > >>>> ck5.yaml__;JQ!!KnJ4-rp7!w34odUyH6hHBct-rWC671nddpz5440f-
> > >>>> viaETLtFnGYMlkuB7P0ye-J3Uswvor3hNb3f$
> > >>>>>     versaclock6: clock-controller@6a {
> > >>>>>         /* Clock Consumer */
> > >>>>>         compatible =3D "idt,5p49v6965";
> > >>>>>                 reg =3D <0x6a>;
> > >>>>>                 #clock-cells =3D <1>;
> > >>>>>                 clocks =3D <&x304_clk>;
> > >>>>>                 clock-names =3D "xin";
> > >>>>>
> > >>>>>         assigned-clocks =3D <&versaclock6 1>,
> > >>>>>                           <&versaclock6 2>,
> > >>>>>                           <&versaclock6 3>,
> > >>>>>                           <&versaclock6 4>;
> > >>>>>         // assigned-clock-rates =3D <46800000>, <250000000>,
> > >>>>> <1000000>,
> > >>>> <13000000>;
> > >>>>>         assigned-clock-rates =3D <46800000>, <250000000>, <100000=
0>,
> > >>>> <13000000>;
> > >>>>>         /* Set the SD/OE pin's settings */
> > >>>>>         idt,shutdown =3D <0>;
> > >>>>>         idt,output-enable-active =3D <0>;
> > >>>>>         OUT1 {
> > >>>>>             idt,mode =3D <VC5_CMOS>;
> > >>>>>             idt,voltage-microvolt =3D <3300000>;
> > >>>>>             c =3D <100>;
> > >>>>>         };
> > >>>>>         OUT2 {
> > >>>>>             idt,mode =3D <VC5_CMOS>;
> > >>>>>             idt,voltage-microvolt =3D <3300000>;
> > >>>>>             idt,slew-percent =3D <100>;
> > >>>>>         };
> > >>>>>         OUT3 {
> > >>>>>             idt,mode =3D <VC5_CMOSD>;
> > >>>>>             idt,voltage-microvolt =3D <3300000>;
> > >>>>>             idt,slew-percent =3D <100>;
> > >>>>>         };
> > >>>>>         OUT4 {
> > >>>>>             idt,mode =3D <VC5_CMOS>;
> > >>>>>             idt,voltage-microvolt =3D <3300000>;
> > >>>>>             idt,slew-percent =3D <100>;
> > >>>>>         };
> > >>>>>     };
> > >>>>
> > >>>> Strange. Something you may check (or double check if you already d=
id):
> > >>>>
> > >>>> 1. Read if the register has been set:
> > >>>>
> > >>>>   # not tested, check carefully
> > >>>>   i2cget -y -r 1 0x6a 0x60
> > >>>>
> > >>>> the three low bits in register 0x60 should read 0x1 for CMOS, 0x5
> > >>>> for
> > >> CMOSD.
> > >>>
> > >>> Apparently the register is not getting set properly.
> > >>>
> > >>> In response to 'i2cget -y -f 1 0x6a 0x60' (-r not supported maybe a
> > >>> typo?)
> > >>>
> > >>> I get 0xbb, which according to the spec I believe should give me
> > >>> CMOSD,
> > >> which is what I am seeing ( (D7, D6, D5) =3D 101: CMOSD ).
> > >>>
> > >>> I can set address 0x60 to 0x3b using i2cset to get single ended CMO=
S.
> > >>
> > >> I see. 0xbb is the reset default, so as you said it is not set.
> > >>
> > >>>> 2. Change idt,mode in device tree and see whether the register
> > >>>> changes or the scope show any different output mode.
> > >>>
> > >>> Changing ide,mode to VC5_LVDS does not the value of register 0x06.
> > >>> I still get a value of 0xbb
> > >>
> > >> Ok, coherent with test 1.
> > >>
> > >>>> 3. Enable debugging output (simpliy add #define DEBUG on top of
> > >>>> file and rebuild), then see whether during clk prepare you see thi=
s in
> > dmesg:
> > >>>>
> > >>>>   Update output ... mask 0x... val 0x....
> > >>>>
> > >>>> 4. Check whether the OUT1 node is actually found by adding a
> > >>>> dev_dbg() in vc5_get_output_config(), just before the
> > >>>> of_get_child_by_name() call and
> > >>>> ~5 lines below, between 'return 0' and vc5_update_mode().
> > >>>>
> > >>>> Let us know your findings.
> > >>>>
> > >>>
> > >>> Seems to be finding the nodes ok. Here is the relevant code section=
:
> > >>>
> > >>>   // temp for driver debug
> > >>>   dev_dbg(&client->dev,
> > >>>                   "get_output_config(before of_get_child_by_name)
> > >> OUT%d\n",
> > >>>                   clk_out->num + 1);
> > >>>
> > >>>   np_output =3D of_get_child_by_name(client->dev.of_node,
> > >> child_name);
> > >>>   kfree(child_name);
> > >>>   if (!np_output)
> > >>>           return 0;
> > >>>
> > >>>   // temp for driver debug
> > >>>   dev_dbg(&client->dev,
> > >>>                   "get_output_config(before update_mode)
> > >> OUT%d\n",
> > >>>                   clk_out->num + 1);
> > >>>
> > >>>   ret =3D vc5_update_mode(np_output, clk_out);
> > >>>   if (ret)
> > >>>           goto output_error;
> > >>>
> > >>> And dmesg output:
> > >>>
> > >>>   [    7.498005] vc5 1-006a: get_output_config(before
> > >> of_get_child_by_name)  OUT1
> > >>>   [    7.498017] vc5 1-006a: get_output_config(before update_mode)
> > >> OUT1
> > >>>   [    7.511631] vc5 1-006a: get_output_config(before
> > >> of_get_child_by_name)  OUT2
> > >>>   [    7.511643] vc5 1-006a: get_output_config(before update_mode)
> > >> OUT2
> > >>>   [    7.525257] vc5 1-006a: get_output_config(before
> > >> of_get_child_by_name)  OUT3
> > >>>   [    7.525270] vc5 1-006a: get_output_config(before update_mode)
> > >> OUT3
> > >>>   [    7.538905] vc5 1-006a: get_output_config(before
> > >> of_get_child_by_name)  OUT4
> > >>>   [    7.538919] vc5 1-006a: get_output_config(before update_mode)
> > >> OUT4
> > >>
> > >> So the values are picked up from DT and if you print the content of
> > >> clk_out-
> > >>> clk_output_cfg0[_mask] you should see the correct register values.
> > >>
> > >> Now the relevant question is question 3: do you enter the 'if
> > >> (hwdata-
> > >>> clk_output_cfg0_mask)' in vc5_clk_out_prepare()? Do you even enter
> > >> vc5_clk_out_prepare()?
> > >>
> > >> You can add dev_dbg()s there and track the problem on your own. If
> > >> regmap_update_bits(...hwdata->clk_output_cfg0) is not called then th=
e
> > >> code is not doing the right thing. If it is called and returns no
> > >> error, then it looks like there is a problem in the i2c controller
> > >> which thinks it has done the transaction but it really hasn't. Or so=
me other
> > mystery.
> > >>
> > >> --
> > >> Luca
> > >
> > > I added a few debug statements and I see that vc5_clk_out_prepare() i=
s
> > not being called.
> >
> > My bad, I was quite sure assigned-clocks also enables the clock. :-/ Ap=
ologies
> > for having led you to a dead end.
>
> No problem.  You have been a tremendous help!
>
> >
> > > So perhaps this ties back to the point Adam made earlier about their
> > needing to be a consumer driver that enables the reference clock becaus=
e it
> > is not enabled by default.  For my application there is no consumer dri=
ver, I
> > only have the device tree.
> >
> > Well, this is clearly the "correct" thing to do. However it's uncommon =
that
> > you have no consumer driver. What is the device that uses that clock an=
d
> > why does it have no driver? Is it a device that "just works"
> > in the expected way without any configuration? Is it even avvessible by=
 the
> > CPU?
> >
> > You might consider writing a "dummy" driver, with just a simple probe()
> > function that does devm_clk_get and clk_prepare_enable(). You'll find m=
any
> > examples in the kernel. is it doable?
> >
> > > In my local copy of the driver that adds an 'idt,enable' pattern prop=
erty I call
> > vc5_clk_out_prepare() if idt,enable is set for an output.  There may be=
 a
> > cleaner way, but this seems to allow enabling of outputs from the devic=
e
> > tree.
> > >
> > > I did the following:
> > >
> > >         // idt,enable mod: add struct clk_hw *hw  arg
> > >         static int vc5_get_output_config(struct i2c_client *client,
> > >                                       struct vc5_out_data *clk_out, s=
truct clk_hw *hw)
> > >         {
> > >             ...
> > >             ret =3D vc5_update_slew(np_output, clk_out);
> > >
> > >             // idt,enable mod: call to vc5_update_enable()
> > >             ret =3D vc5_update_enable(np_output, hw);
> > >             if (ret)
> > >                 goto output_error;
> > >
> > > And:
> > >
> > >         // begin idt,enable mod
> > >         static int vc5_update_enable(struct device_node *np_output,
> > >                                   struct clk_hw *hw)
> > >         {
> > >             u32 value;
> > >
> > >             if (!of_property_read_u32(np_output, "idt,enable", &value=
)) {
> > >                 if (value) {
> > >                     vc5_clk_out_prepare(hw);
> > >                 } else {
> > >                     vc5_clk_out_unprepare(hw);
> > >                 }
> > >             }
> > >             return 0;
> > >         }
> > >         // end idt,enable mod
> >
> > This is not the "expected" way to do it in the kernel, I would call it =
a shortcut
> > for not writing a consumer driver. However if it is enough for you and =
you
> > don't mind maintaining this modification in your own kernel fork, it wi=
ll do.
> > Only, if were me, I would write a simple, dummy driver for the consumer
> > device to have things clean, learn something and, well, have fun.
> >
> > --
> > Luca
>
> In our application the requirement only that we set the clock frequencies=
 at boot time so device tree is sufficient.  That being said, I hope to wor=
k on a simple consumer driver next.  Thought is to allow user to make chang=
es via config file or something similar.  As you say should be fun!
>
> Thanks again for all the help you and others have provided.

Good luck.  I am hoping to find time tomorrow to test the clock
multiplier bit on my versaclock implementations.  If I find they work
without issue, I'll submit a formal patch with you in CC as
'suggested-by" so you get some credit for it.

adam
>
> -Claude
>
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> This message and any attachments are intended only for the designated rec=
ipient(s) and may contain confidential or proprietary information and be su=
bject to the attorney-client privilege or other confidentiality protections=
.  If you are not a designated recipient, you may not review, use, copy or =
distribute this message or any attachments.  If you received this email in =
error, please notify the sender by reply e-mail and permanently delete the =
original and any copies of this message and any attachments thereto.  Thank=
 you.
