Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto ebae1fb47d514e0882e68ef289259d16 --debug typical --relax --mt 8 -L work -L xil_defaultlib -L secureip --snapshot neural_network_top_tb_behav xil_defaultlib.neural_network_top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee_proposed.fixed_float_types
Compiling package work.fixed_pkg
Compiling package ieee.math_real
Compiling package work.heap_arr_pkg
Compiling architecture arch of entity work.MAC [\MAC(3)\]
Compiling architecture param of entity work.parameters [\parameters(4,4,3)\]
Compiling architecture arch of entity work.MAC [\MAC(4)\]
Compiling architecture ab of entity work.absfixed [absfixed_default]
Compiling architecture sig of entity work.sigmablock [sigmablock_default]
Compiling architecture arch of entity work.neuron [\neuron(4)\]
Compiling architecture hid of entity work.hidden_layer [\hidden_layer(4,4)\]
Compiling architecture lay of entity work.neural_layer [\neural_layer(4,3)\]
Compiling architecture net of entity work.neural_network [\neural_network(4,4,3)\]
Compiling architecture top of entity work.neural_network_top [neural_network_top_default]
Compiling architecture tb of entity xil_defaultlib.neural_network_top_tb
Built simulation snapshot neural_network_top_tb_behav
