<profile>

<section name = "Vitis HLS Report for 'dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'" level="0">
<item name = "Date">Thu Apr  6 15:00:08 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.590 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">70, 70, 0.700 us, 0.700 us, 70, 70, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_DCT_Loop_DCT_Outer_Loop">68, 68, 6, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 8, -, -, -</column>
<column name="Expression">-, -, 0, 175, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 159, 32, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_14ns_29s_29_4_1_U15">mac_muladd_16s_14ns_29s_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_15s_13ns_29_4_1_U14">mac_muladd_16s_15s_13ns_29_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_15s_29ns_29_4_1_U18">mac_muladd_16s_15s_29ns_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_15s_29s_29_4_1_U16">mac_muladd_16s_15s_29s_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_15s_29s_29_4_1_U17">mac_muladd_16s_15s_29s_29_4_1, i0 + i1 * i2</column>
<column name="mul_mul_16s_15s_29_4_1_U11">mul_mul_16s_15s_29_4_1, i0 * i1</column>
<column name="mul_mul_16s_15s_29_4_1_U12">mul_mul_16s_15s_29_4_1, i0 * i1</column>
<column name="mul_mul_16s_15s_29_4_1_U13">mul_mul_16s_15s_29_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln28_fu_419_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln34_1_fu_413_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln34_4_fu_504_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln34_8_fu_508_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln34_fu_512_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln47_1_fu_337_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln47_fu_349_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln28_fu_355_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln47_fu_331_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="select_ln47_1_fu_369_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln47_fu_361_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_k_load">9, 2, 4, 8</column>
<column name="i_fu_84">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_88">9, 2, 7, 14</column>
<column name="k_fu_80">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln34_1_reg_644">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="dct_coeff_table_0_load_reg_729">14, 0, 14, 0</column>
<column name="dct_coeff_table_3_load_reg_744">15, 0, 15, 0</column>
<column name="dct_coeff_table_5_load_reg_754">15, 0, 15, 0</column>
<column name="dct_coeff_table_6_load_reg_759">15, 0, 15, 0</column>
<column name="i_fu_84">4, 0, 4, 0</column>
<column name="indvar_flatten_fu_88">7, 0, 7, 0</column>
<column name="k_fu_80">4, 0, 4, 0</column>
<column name="zext_ln47_reg_616">4, 0, 64, 60</column>
<column name="add_ln34_1_reg_644">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop, return value</column>
<column name="buf_2d_in_0_address0">out, 3, ap_memory, buf_2d_in_0, array</column>
<column name="buf_2d_in_0_ce0">out, 1, ap_memory, buf_2d_in_0, array</column>
<column name="buf_2d_in_0_q0">in, 16, ap_memory, buf_2d_in_0, array</column>
<column name="buf_2d_in_1_address0">out, 3, ap_memory, buf_2d_in_1, array</column>
<column name="buf_2d_in_1_ce0">out, 1, ap_memory, buf_2d_in_1, array</column>
<column name="buf_2d_in_1_q0">in, 16, ap_memory, buf_2d_in_1, array</column>
<column name="buf_2d_in_2_address0">out, 3, ap_memory, buf_2d_in_2, array</column>
<column name="buf_2d_in_2_ce0">out, 1, ap_memory, buf_2d_in_2, array</column>
<column name="buf_2d_in_2_q0">in, 16, ap_memory, buf_2d_in_2, array</column>
<column name="buf_2d_in_3_address0">out, 3, ap_memory, buf_2d_in_3, array</column>
<column name="buf_2d_in_3_ce0">out, 1, ap_memory, buf_2d_in_3, array</column>
<column name="buf_2d_in_3_q0">in, 16, ap_memory, buf_2d_in_3, array</column>
<column name="buf_2d_in_4_address0">out, 3, ap_memory, buf_2d_in_4, array</column>
<column name="buf_2d_in_4_ce0">out, 1, ap_memory, buf_2d_in_4, array</column>
<column name="buf_2d_in_4_q0">in, 16, ap_memory, buf_2d_in_4, array</column>
<column name="buf_2d_in_5_address0">out, 3, ap_memory, buf_2d_in_5, array</column>
<column name="buf_2d_in_5_ce0">out, 1, ap_memory, buf_2d_in_5, array</column>
<column name="buf_2d_in_5_q0">in, 16, ap_memory, buf_2d_in_5, array</column>
<column name="buf_2d_in_6_address0">out, 3, ap_memory, buf_2d_in_6, array</column>
<column name="buf_2d_in_6_ce0">out, 1, ap_memory, buf_2d_in_6, array</column>
<column name="buf_2d_in_6_q0">in, 16, ap_memory, buf_2d_in_6, array</column>
<column name="buf_2d_in_7_address0">out, 3, ap_memory, buf_2d_in_7, array</column>
<column name="buf_2d_in_7_ce0">out, 1, ap_memory, buf_2d_in_7, array</column>
<column name="buf_2d_in_7_q0">in, 16, ap_memory, buf_2d_in_7, array</column>
<column name="row_outbuf_address0">out, 6, ap_memory, row_outbuf, array</column>
<column name="row_outbuf_ce0">out, 1, ap_memory, row_outbuf, array</column>
<column name="row_outbuf_we0">out, 1, ap_memory, row_outbuf, array</column>
<column name="row_outbuf_d0">out, 16, ap_memory, row_outbuf, array</column>
<column name="dct_coeff_table_0_address0">out, 3, ap_memory, dct_coeff_table_0, array</column>
<column name="dct_coeff_table_0_ce0">out, 1, ap_memory, dct_coeff_table_0, array</column>
<column name="dct_coeff_table_0_q0">in, 14, ap_memory, dct_coeff_table_0, array</column>
<column name="dct_coeff_table_1_address0">out, 3, ap_memory, dct_coeff_table_1, array</column>
<column name="dct_coeff_table_1_ce0">out, 1, ap_memory, dct_coeff_table_1, array</column>
<column name="dct_coeff_table_1_q0">in, 15, ap_memory, dct_coeff_table_1, array</column>
<column name="dct_coeff_table_2_address0">out, 3, ap_memory, dct_coeff_table_2, array</column>
<column name="dct_coeff_table_2_ce0">out, 1, ap_memory, dct_coeff_table_2, array</column>
<column name="dct_coeff_table_2_q0">in, 15, ap_memory, dct_coeff_table_2, array</column>
<column name="dct_coeff_table_3_address0">out, 3, ap_memory, dct_coeff_table_3, array</column>
<column name="dct_coeff_table_3_ce0">out, 1, ap_memory, dct_coeff_table_3, array</column>
<column name="dct_coeff_table_3_q0">in, 15, ap_memory, dct_coeff_table_3, array</column>
<column name="dct_coeff_table_4_address0">out, 3, ap_memory, dct_coeff_table_4, array</column>
<column name="dct_coeff_table_4_ce0">out, 1, ap_memory, dct_coeff_table_4, array</column>
<column name="dct_coeff_table_4_q0">in, 15, ap_memory, dct_coeff_table_4, array</column>
<column name="dct_coeff_table_5_address0">out, 3, ap_memory, dct_coeff_table_5, array</column>
<column name="dct_coeff_table_5_ce0">out, 1, ap_memory, dct_coeff_table_5, array</column>
<column name="dct_coeff_table_5_q0">in, 15, ap_memory, dct_coeff_table_5, array</column>
<column name="dct_coeff_table_6_address0">out, 3, ap_memory, dct_coeff_table_6, array</column>
<column name="dct_coeff_table_6_ce0">out, 1, ap_memory, dct_coeff_table_6, array</column>
<column name="dct_coeff_table_6_q0">in, 15, ap_memory, dct_coeff_table_6, array</column>
<column name="dct_coeff_table_7_address0">out, 3, ap_memory, dct_coeff_table_7, array</column>
<column name="dct_coeff_table_7_ce0">out, 1, ap_memory, dct_coeff_table_7, array</column>
<column name="dct_coeff_table_7_q0">in, 15, ap_memory, dct_coeff_table_7, array</column>
</table>
</item>
</section>
</profile>
