
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035210                       # Number of seconds simulated
sim_ticks                                 35210444172                       # Number of ticks simulated
final_tick                               564774824109                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149011                       # Simulator instruction rate (inst/s)
host_op_rate                                   188211                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2381459                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916032                       # Number of bytes of host memory used
host_seconds                                 14785.24                       # Real time elapsed on the host
sim_insts                                  2203157565                       # Number of instructions simulated
sim_ops                                    2782739797                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       445056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1239808                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1687808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1080576                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1080576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3477                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9686                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13186                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8442                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8442                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12639886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35211371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47934868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              83612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30689076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30689076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30689076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12639886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35211371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               78623944                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84437517                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30998055                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25431005                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012299                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12943549                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12092114                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162962                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87103                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31986634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169989799                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30998055                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15255076                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36560124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10780417                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6220217                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15651998                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807114                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83503676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.502862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46943552     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649259      4.37%     60.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197355      3.83%     64.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3431724      4.11%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3033416      3.63%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1572529      1.88%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1023106      1.23%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2697824      3.23%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17954911     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83503676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367112                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013202                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33660088                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5793405                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34768184                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       551742                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8730248                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075006                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6500                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201701287                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8730248                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35315611                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2350736                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       729781                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33629313                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2747979                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194896608                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         8593                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1732566                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       744318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270605967                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908775511                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908775511                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102346703                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33573                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17547                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7246298                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19261608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10020302                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240861                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3158408                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183824893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147678011                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279963                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60983721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186426248                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1512                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83503676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.768521                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910620                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29348313     35.15%     35.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17839594     21.36%     56.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11928758     14.29%     70.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7621808      9.13%     79.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7550167      9.04%     88.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435910      5.31%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3375056      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747637      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656433      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83503676                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085131     69.92%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        206933     13.33%     83.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259881     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121506161     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2010925      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15708857     10.64%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8436046      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147678011                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.748962                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551984                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010509                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380691641                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244843221                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143532522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149229995                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261799                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7049479                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1060                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2278629                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8730248                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1630129                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       155661                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183858449                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       305936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19261608                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10020302                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17534                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        111704                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6610                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1060                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1225592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358081                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145097235                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14773290                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580772                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22966827                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20574445                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8193537                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718398                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143677906                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143532522                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93650813                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261663233                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.699867                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357906                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61440007                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036520                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74773428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.637238                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29473555     39.42%     39.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20446514     27.34%     66.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8376275     11.20%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4286723      5.73%     83.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685325      4.93%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806171      2.42%     91.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1995358      2.67%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009672      1.35%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3693835      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74773428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3693835                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254941520                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376462281                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36721                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 933841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844375                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844375                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.184308                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.184308                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655054033                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196874094                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189090214                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84437517                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30482483                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24774557                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2076959                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12891935                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11913863                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3219376                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88216                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30590499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168990883                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30482483                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15133239                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37182161                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11158904                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6241832                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14984198                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       894097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83050197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.514275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45868036     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3260224      3.93%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2647366      3.19%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6419193      7.73%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1749718      2.11%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2238829      2.70%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1612285      1.94%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          904618      1.09%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18349928     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83050197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361006                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.001372                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32000452                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6056424                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35756634                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       241428                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8995250                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5207325                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        40776                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202082770                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        76372                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8995250                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34343102                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1289416                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1315338                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33600055                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3507028                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194948960                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28200                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1451766                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1092326                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          965                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272893001                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    910113975                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    910113975                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167426350                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105466651                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40053                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22537                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9628589                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18177183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9254924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145592                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2996957                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184386261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146496978                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       284543                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63645612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194462427                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6081                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83050197                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763957                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887202                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28773223     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17897915     21.55%     56.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11714284     14.11%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8678217     10.45%     80.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7472483      9.00%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3878876      4.67%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3303853      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       622354      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       708992      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83050197                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         857292     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174135     14.45%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173482     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122053560     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2084919      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16217      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14547576      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7794706      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146496978                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.734975                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1204913                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008225                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    377533609                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248071006                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142772503                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147701891                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       548875                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7158377                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2903                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          617                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2363756                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8995250                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         537495                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        79636                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184424780                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       402571                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18177183                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9254924                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22299                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          617                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2409890                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144174409                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13650775                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2322569                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21240354                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20340002                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7589579                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.707469                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142867720                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142772503                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93044618                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262682798                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690866                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354209                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98084425                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120457099                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63968484                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2082391                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74054947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626591                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139796                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28696429     38.75%     38.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20567010     27.77%     66.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8372954     11.31%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4702730      6.35%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3841232      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1562007      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1853958      2.50%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       931736      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3526891      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74054947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98084425                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120457099                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17909974                       # Number of memory references committed
system.switch_cpus1.commit.loads             11018806                       # Number of loads committed
system.switch_cpus1.commit.membars              16218                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17307414                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108536156                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2452304                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3526891                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254953639                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          377852092                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1387320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98084425                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120457099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98084425                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860866                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860866                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161621                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161621                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648606103                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197309032                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186447877                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32436                       # number of misc regfile writes
system.l20.replacements                          3487                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1178930                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69023                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.080249                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43902.637730                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.997521                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1812.870458                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           159.344488                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19651.149803                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.669901                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000153                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027662                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002431                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.299853                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        91867                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  91867                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           42670                       # number of Writeback hits
system.l20.Writeback_hits::total                42670                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        91867                       # number of demand (read+write) hits
system.l20.demand_hits::total                   91867                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        91867                       # number of overall hits
system.l20.overall_hits::total                  91867                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3477                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3487                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3477                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3487                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3477                       # number of overall misses
system.l20.overall_misses::total                 3487                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    326181509                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      326947474                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    326181509                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       326947474                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    326181509                       # number of overall miss cycles
system.l20.overall_miss_latency::total      326947474                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95344                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95354                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        42670                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            42670                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95344                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95354                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95344                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95354                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.036468                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.036569                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.036468                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.036569                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.036468                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.036569                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93811.190394                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93761.822197                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93811.190394                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93761.822197                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93811.190394                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93761.822197                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3466                       # number of writebacks
system.l20.writebacks::total                     3466                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3477                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3487                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3477                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3487                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3477                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3487                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    300176339                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    300868097                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    300176339                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    300868097                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    300176339                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    300868097                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036468                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.036569                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.036468                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.036569                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.036468                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.036569                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86331.992810                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86282.792372                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 86331.992810                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86282.792372                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 86331.992810                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86282.792372                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9699                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          989985                       # Total number of references to valid blocks.
system.l21.sampled_refs                         75235                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.158570                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        36753.290558                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.844225                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4989.589560                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  111                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         23669.275658                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.560811                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000196                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.076135                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001694                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.361164                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        61703                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  61703                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25925                       # number of Writeback hits
system.l21.Writeback_hits::total                25925                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        61703                       # number of demand (read+write) hits
system.l21.demand_hits::total                   61703                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        61703                       # number of overall hits
system.l21.overall_hits::total                  61703                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9686                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9699                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9686                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9699                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9686                       # number of overall misses
system.l21.overall_misses::total                 9699                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1188631                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    930705419                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      931894050                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1188631                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    930705419                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       931894050                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1188631                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    930705419                       # number of overall miss cycles
system.l21.overall_miss_latency::total      931894050                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71389                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71402                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25925                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25925                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71389                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71402                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71389                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71402                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.135679                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.135837                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.135679                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.135837                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.135679                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.135837                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 91433.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 96087.695540                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 96081.456851                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 91433.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 96087.695540                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 96081.456851                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 91433.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 96087.695540                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 96081.456851                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4976                       # number of writebacks
system.l21.writebacks::total                     4976                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9686                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9699                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9686                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9699                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9686                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9699                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1086021                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    855693716                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    856779737                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1086021                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    855693716                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    856779737                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1086021                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    855693716                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    856779737                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.135679                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.135837                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.135679                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.135837                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.135679                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.135837                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 83540.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88343.352880                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88336.914837                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 83540.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 88343.352880                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88336.914837                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 83540.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 88343.352880                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88336.914837                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997519                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015659648                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846653.905455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997519                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15651987                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15651987                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15651987                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15651987                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15651987                       # number of overall hits
system.cpu0.icache.overall_hits::total       15651987                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15651998                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15651998                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15651998                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15651998                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15651998                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15651998                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95344                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191881160                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95600                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2007.125105                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490763                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509237                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11617104                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11617104                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16807                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16807                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19326509                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19326509                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19326509                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19326509                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       350335                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       350335                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       350455                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        350455                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       350455                       # number of overall misses
system.cpu0.dcache.overall_misses::total       350455                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8836622124                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8836622124                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8016480                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8016480                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8844638604                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8844638604                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8844638604                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8844638604                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11967439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11967439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19676964                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19676964                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19676964                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19676964                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029274                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029274                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017810                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017810                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017810                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017810                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25223.349434                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25223.349434                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        66804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        66804                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25237.587148                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25237.587148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25237.587148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25237.587148                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        42670                       # number of writebacks
system.cpu0.dcache.writebacks::total            42670                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       254991                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       254991                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       255111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       255111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       255111                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       255111                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95344                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95344                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95344                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95344                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1232251993                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1232251993                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1232251993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1232251993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1232251993                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1232251993                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004845                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004845                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004845                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004845                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12924.274134                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12924.274134                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12924.274134                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12924.274134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12924.274134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12924.274134                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996686                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020064936                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056582.532258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996686                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14984181                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14984181                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14984181                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14984181                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14984181                       # number of overall hits
system.cpu1.icache.overall_hits::total       14984181                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1700008                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1700008                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1700008                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1700008                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1700008                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1700008                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14984198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14984198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14984198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14984198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14984198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14984198                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 100000.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100000.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 100000.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100000.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 100000.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100000.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1201631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1201631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1201631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1201631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1201631                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1201631                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92433.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92433.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 92433.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92433.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 92433.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92433.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71389                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181000745                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71645                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2526.355573                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.700231                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.299769                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901173                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098827                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10370255                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10370255                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6858733                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6858733                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21979                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21979                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16218                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16218                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17228988                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17228988                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17228988                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17228988                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152401                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152401                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152401                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152401                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152401                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5199079249                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5199079249                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5199079249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5199079249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5199079249                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5199079249                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10522656                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10522656                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6858733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6858733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16218                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16218                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17381389                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17381389                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17381389                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17381389                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014483                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014483                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008768                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008768                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008768                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008768                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34114.469387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34114.469387                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34114.469387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34114.469387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34114.469387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34114.469387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25925                       # number of writebacks
system.cpu1.dcache.writebacks::total            25925                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81012                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81012                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81012                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81012                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71389                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71389                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71389                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71389                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71389                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1421305914                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1421305914                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1421305914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1421305914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1421305914                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1421305914                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19909.312555                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19909.312555                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19909.312555                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19909.312555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19909.312555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19909.312555                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
