// Seed: 1571919339
module module_0 (
    input tri  id_0,
    input wire id_1,
    input tri0 id_2,
    input tri  id_3
);
  uwire id_5 = id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  tri0 id_11 = id_6;
  assign id_11 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output tri   id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  wor   id_6,
    output wor   id_7,
    input  tri   id_8,
    input  logic id_9,
    input  uwire id_10,
    input  tri0  id_11,
    input  wor   id_12,
    output logic id_13
);
  initial forever #1;
  assign id_2 = 1;
  module_0(
      id_8, id_10, id_6, id_12
  );
  always @(1'b0)
    if (1'h0) begin
      if (1 == id_9 + "")
        for (id_0 = (1); 1 == 1'd0; id_2 = id_4) begin
          id_13 = 1 + id_5 == 1 - id_3;
          id_13 <= id_9;
        end
    end
endmodule
