// Seed: 1512442533
module module_0 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output wor   id_4,
    output tri   id_5,
    output tri   id_6,
    input  uwire id_7,
    output wire  id_8,
    output wor   id_9
);
  wor  id_11  =  id_11  ,  id_12  =  1  ,  id_13  =  -1  ,  id_14  =  1  ,  id_15  =  id_3  ,  id_16  =  id_7  ,  id_17  =  id_13  -  -1  ;
  logic id_18;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd18
) (
    input supply1 id_0,
    output wand id_1,
    inout uwire id_2,
    input supply1 _id_3,
    output wire id_4,
    output supply0 id_5,
    output supply0 id_6,
    output wire id_7,
    output tri1 id_8,
    output uwire id_9
);
  wire id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_5,
      id_6,
      id_7,
      id_0,
      id_1,
      id_1
  );
  logic [1 : 1] id_12[1 : id_3];
  ;
endmodule
