arrLoopSEQ8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.062225                       # Number of seconds simulated
sim_ticks                                 62225178000                       # Number of ticks simulated
final_tick                                62225178000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1077190                       # Simulator instruction rate (inst/s)
host_op_rate                                  1077188                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1523054773                       # Simulator tick rate (ticks/s)
host_mem_usage                                8494588                       # Number of bytes of host memory used
host_seconds                                    40.86                       # Real time elapsed on the host
sim_insts                                    44008983                       # Number of instructions simulated
sim_ops                                      44008983                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED  62225178000                       # Cumulative time (in ticks) in various power states
system.cache.hits                            57950189                       # Number of hits
system.cache.misses                             63000                       # Number of misses
system.cache.missLatency::samples               63000                       # Ticks for misses to the cache
system.cache.missLatency::mean           66856.968254                       # Ticks for misses to the cache
system.cache.missLatency::gmean          60064.244874                       # Ticks for misses to the cache
system.cache.missLatency::stdev          53346.329960                       # Ticks for misses to the cache
system.cache.missLatency::0-65535               56236     89.26%     89.26% # Ticks for misses to the cache
system.cache.missLatency::65536-131071           4189      6.65%     95.91% # Ticks for misses to the cache
system.cache.missLatency::131072-196607             0      0.00%     95.91% # Ticks for misses to the cache
system.cache.missLatency::196608-262143            62      0.10%     96.01% # Ticks for misses to the cache
system.cache.missLatency::262144-327679          2123      3.37%     99.38% # Ticks for misses to the cache
system.cache.missLatency::327680-393215           326      0.52%     99.90% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             0      0.00%     99.90% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             0      0.00%     99.90% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.90% # Ticks for misses to the cache
system.cache.missLatency::589824-655359            64      0.10%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                 63000                       # Ticks for misses to the cache
system.cache.hitRatio                        0.998914                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port       126000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port      4032000                       # Cumulative packet size per connected master and slave (bytes)
