--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf hw_top.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx25,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_12MHZ
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rxf_n       |    2.351(R)|      SLOW  |   -0.922(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
txe_n       |    2.292(R)|      SLOW  |   -0.894(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_12MHZ to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TEST_LED<0> |        12.956(R)|      SLOW  |         6.041(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
TEST_LED<1> |        13.003(R)|      SLOW  |         6.022(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
TEST_LED<2> |        12.160(R)|      SLOW  |         5.512(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
TEST_LED<3> |        12.131(R)|      SLOW  |         5.215(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
TEST_LED<4> |        12.172(R)|      SLOW  |         5.232(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
TEST_LED<5> |        13.145(R)|      SLOW  |         6.095(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
TEST_LED<6> |        13.213(R)|      SLOW  |         6.215(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
TEST_LED<7> |        13.306(R)|      SLOW  |         6.230(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
rd_n        |        16.418(R)|      SLOW  |         4.811(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
usb_data<0> |        10.698(R)|      SLOW  |         4.613(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
usb_data<1> |        10.698(R)|      SLOW  |         4.519(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
usb_data<2> |        10.500(R)|      SLOW  |         4.503(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
usb_data<3> |        10.479(R)|      SLOW  |         4.457(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
usb_data<4> |         9.676(R)|      SLOW  |         3.889(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
usb_data<5> |         9.441(R)|      SLOW  |         3.889(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
usb_data<6> |         9.213(R)|      SLOW  |         3.665(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
usb_data<7> |         9.213(R)|      SLOW  |         3.665(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
wr_n        |        10.323(R)|      SLOW  |         4.438(R)|      FAST  |CLOCK_12MHZ_BUFGP |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_12MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_12MHZ    |    9.820|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jul 21 23:33:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 190 MB



