Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb  2 12:05:38 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file testbench_control_sets_placed.rpt
| Design       : testbench
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           11 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |              63 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |             Enable Signal             |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  instance_name/inst/vclk |                                       | dut/mem_map/adc/clear                        |                1 |              4 |         4.00 |
|  instance_name/inst/vclk | dut/mips/dp/pcreg/E[0]                | btnC_IBUF                                    |                6 |             13 |         2.17 |
|  instance_name/inst/vclk | dut/mem_map/therm/ssd/dig3[3]_i_2_n_0 | dut/mem_map/therm/ssd/dig0                   |               10 |             16 |         1.60 |
|  instance_name/inst/vclk |                                       | dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0 |                5 |             18 |         3.60 |
|  instance_name/inst/vclk | dut/mips/dp/pcreg/q_reg[3]_0          |                                              |                8 |             32 |         4.00 |
|  instance_name/inst/vclk | dut/mips/dp/pcreg/q_reg[3]_8          |                                              |                8 |             32 |         4.00 |
|  instance_name/inst/vclk | dut/mips/dp/pcreg/q_reg[3]_9          |                                              |                8 |             32 |         4.00 |
|  instance_name/inst/vclk |                                       |                                              |               11 |             36 |         3.27 |
|  instance_name/inst/vclk |                                       | btnC_IBUF                                    |               14 |             50 |         3.57 |
|  instance_name/inst/vclk | dut/mips/dp/pcreg/we3                 |                                              |               11 |             88 |         8.00 |
+--------------------------+---------------------------------------+----------------------------------------------+------------------+----------------+--------------+


