# [doc = "Register `INT_EVENT0_MIS` reader"] pub type R = crate :: R < INT_EVENT0_MIS_SPEC > ; # [doc = "Field `INT_EVENT0_MIS_RXFIFO_OVF` reader - Masked RXFIFO overflow event. This interrupt is set if an RX FIFO overflow has been detected."] pub type INT_EVENT0_MIS_RXFIFO_OVF_R = crate :: BitReader < INT_EVENT0_MIS_RXFIFO_OVF_A > ; # [doc = "Masked RXFIFO overflow event. This interrupt is set if an RX FIFO overflow has been detected.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_RXFIFO_OVF_A { # [doc = "0: CLR"] INT_EVENT0_MIS_RXFIFO_OVF_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_RXFIFO_OVF_SET = 1 , } impl From < INT_EVENT0_MIS_RXFIFO_OVF_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_RXFIFO_OVF_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_RXFIFO_OVF_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_RXFIFO_OVF_A { match self . bits { false => INT_EVENT0_MIS_RXFIFO_OVF_A :: INT_EVENT0_MIS_RXFIFO_OVF_CLR , true => INT_EVENT0_MIS_RXFIFO_OVF_A :: INT_EVENT0_MIS_RXFIFO_OVF_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_rxfifo_ovf_clr (& self) -> bool { * self == INT_EVENT0_MIS_RXFIFO_OVF_A :: INT_EVENT0_MIS_RXFIFO_OVF_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_rxfifo_ovf_set (& self) -> bool { * self == INT_EVENT0_MIS_RXFIFO_OVF_A :: INT_EVENT0_MIS_RXFIFO_OVF_SET } } # [doc = "Field `INT_EVENT0_MIS_PER` reader - Masked Parity error event: this bit if a Parity error has been detected"] pub type INT_EVENT0_MIS_PER_R = crate :: BitReader < INT_EVENT0_MIS_PER_A > ; # [doc = "Masked Parity error event: this bit if a Parity error has been detected\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_PER_A { # [doc = "0: CLR"] INT_EVENT0_MIS_PER_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_PER_SET = 1 , } impl From < INT_EVENT0_MIS_PER_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_PER_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_PER_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_PER_A { match self . bits { false => INT_EVENT0_MIS_PER_A :: INT_EVENT0_MIS_PER_CLR , true => INT_EVENT0_MIS_PER_A :: INT_EVENT0_MIS_PER_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_per_clr (& self) -> bool { * self == INT_EVENT0_MIS_PER_A :: INT_EVENT0_MIS_PER_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_per_set (& self) -> bool { * self == INT_EVENT0_MIS_PER_A :: INT_EVENT0_MIS_PER_SET } } # [doc = "Field `INT_EVENT0_MIS_RTOUT` reader - Masked SPI Receive Time-Out Interrupt."] pub type INT_EVENT0_MIS_RTOUT_R = crate :: BitReader < INT_EVENT0_MIS_RTOUT_A > ; # [doc = "Masked SPI Receive Time-Out Interrupt.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_RTOUT_A { # [doc = "0: CLR"] INT_EVENT0_MIS_RTOUT_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_RTOUT_SET = 1 , } impl From < INT_EVENT0_MIS_RTOUT_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_RTOUT_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_RTOUT_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_RTOUT_A { match self . bits { false => INT_EVENT0_MIS_RTOUT_A :: INT_EVENT0_MIS_RTOUT_CLR , true => INT_EVENT0_MIS_RTOUT_A :: INT_EVENT0_MIS_RTOUT_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_rtout_clr (& self) -> bool { * self == INT_EVENT0_MIS_RTOUT_A :: INT_EVENT0_MIS_RTOUT_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_rtout_set (& self) -> bool { * self == INT_EVENT0_MIS_RTOUT_A :: INT_EVENT0_MIS_RTOUT_SET } } # [doc = "Field `INT_EVENT0_MIS_RX` reader - Masked receive FIFO event.This interrupt is set if the selected Receive FIFO level has been reached"] pub type INT_EVENT0_MIS_RX_R = crate :: BitReader < INT_EVENT0_MIS_RX_A > ; # [doc = "Masked receive FIFO event.This interrupt is set if the selected Receive FIFO level has been reached\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_RX_A { # [doc = "0: CLR"] INT_EVENT0_MIS_RX_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_RX_SET = 1 , } impl From < INT_EVENT0_MIS_RX_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_RX_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_RX_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_RX_A { match self . bits { false => INT_EVENT0_MIS_RX_A :: INT_EVENT0_MIS_RX_CLR , true => INT_EVENT0_MIS_RX_A :: INT_EVENT0_MIS_RX_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_rx_clr (& self) -> bool { * self == INT_EVENT0_MIS_RX_A :: INT_EVENT0_MIS_RX_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_rx_set (& self) -> bool { * self == INT_EVENT0_MIS_RX_A :: INT_EVENT0_MIS_RX_SET } } # [doc = "Field `INT_EVENT0_MIS_TX` reader - Masked Transmit FIFO event. This interrupt is set if the selected Transmit FIFO level has been reached."] pub type INT_EVENT0_MIS_TX_R = crate :: BitReader < INT_EVENT0_MIS_TX_A > ; # [doc = "Masked Transmit FIFO event. This interrupt is set if the selected Transmit FIFO level has been reached.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_TX_A { # [doc = "0: CLR"] INT_EVENT0_MIS_TX_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_TX_SET = 1 , } impl From < INT_EVENT0_MIS_TX_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_TX_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_TX_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_TX_A { match self . bits { false => INT_EVENT0_MIS_TX_A :: INT_EVENT0_MIS_TX_CLR , true => INT_EVENT0_MIS_TX_A :: INT_EVENT0_MIS_TX_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_tx_clr (& self) -> bool { * self == INT_EVENT0_MIS_TX_A :: INT_EVENT0_MIS_TX_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_tx_set (& self) -> bool { * self == INT_EVENT0_MIS_TX_A :: INT_EVENT0_MIS_TX_SET } } # [doc = "Field `INT_EVENT0_MIS_TXEMPTY` reader - Masked Transmit FIFO Empty event."] pub type INT_EVENT0_MIS_TXEMPTY_R = crate :: BitReader < INT_EVENT0_MIS_TXEMPTY_A > ; # [doc = "Masked Transmit FIFO Empty event.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_TXEMPTY_A { # [doc = "0: CLR"] INT_EVENT0_MIS_TXEMPTY_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_TXEMPTY_SET = 1 , } impl From < INT_EVENT0_MIS_TXEMPTY_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_TXEMPTY_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_TXEMPTY_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_TXEMPTY_A { match self . bits { false => INT_EVENT0_MIS_TXEMPTY_A :: INT_EVENT0_MIS_TXEMPTY_CLR , true => INT_EVENT0_MIS_TXEMPTY_A :: INT_EVENT0_MIS_TXEMPTY_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_txempty_clr (& self) -> bool { * self == INT_EVENT0_MIS_TXEMPTY_A :: INT_EVENT0_MIS_TXEMPTY_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_txempty_set (& self) -> bool { * self == INT_EVENT0_MIS_TXEMPTY_A :: INT_EVENT0_MIS_TXEMPTY_SET } } # [doc = "Field `INT_EVENT0_MIS_IDLE` reader - Masked SPI IDLE mode event."] pub type INT_EVENT0_MIS_IDLE_R = crate :: BitReader < INT_EVENT0_MIS_IDLE_A > ; # [doc = "Masked SPI IDLE mode event.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_IDLE_A { # [doc = "0: CLR"] INT_EVENT0_MIS_IDLE_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_IDLE_SET = 1 , } impl From < INT_EVENT0_MIS_IDLE_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_IDLE_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_IDLE_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_IDLE_A { match self . bits { false => INT_EVENT0_MIS_IDLE_A :: INT_EVENT0_MIS_IDLE_CLR , true => INT_EVENT0_MIS_IDLE_A :: INT_EVENT0_MIS_IDLE_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_idle_clr (& self) -> bool { * self == INT_EVENT0_MIS_IDLE_A :: INT_EVENT0_MIS_IDLE_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_idle_set (& self) -> bool { * self == INT_EVENT0_MIS_IDLE_A :: INT_EVENT0_MIS_IDLE_SET } } # [doc = "Field `INT_EVENT0_MIS_DMA_DONE_RX` reader - Masked DMA Done 1 event for RX."] pub type INT_EVENT0_MIS_DMA_DONE_RX_R = crate :: BitReader < INT_EVENT0_MIS_DMA_DONE_RX_A > ; # [doc = "Masked DMA Done 1 event for RX.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_DMA_DONE_RX_A { # [doc = "0: CLR"] INT_EVENT0_MIS_DMA_DONE_RX_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_DMA_DONE_RX_SET = 1 , } impl From < INT_EVENT0_MIS_DMA_DONE_RX_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_DMA_DONE_RX_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_DMA_DONE_RX_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_DMA_DONE_RX_A { match self . bits { false => INT_EVENT0_MIS_DMA_DONE_RX_A :: INT_EVENT0_MIS_DMA_DONE_RX_CLR , true => INT_EVENT0_MIS_DMA_DONE_RX_A :: INT_EVENT0_MIS_DMA_DONE_RX_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_dma_done_rx_clr (& self) -> bool { * self == INT_EVENT0_MIS_DMA_DONE_RX_A :: INT_EVENT0_MIS_DMA_DONE_RX_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_dma_done_rx_set (& self) -> bool { * self == INT_EVENT0_MIS_DMA_DONE_RX_A :: INT_EVENT0_MIS_DMA_DONE_RX_SET } } # [doc = "Field `INT_EVENT0_MIS_DMA_DONE_TX` reader - Masked DMA Done 1 event for TX."] pub type INT_EVENT0_MIS_DMA_DONE_TX_R = crate :: BitReader < INT_EVENT0_MIS_DMA_DONE_TX_A > ; # [doc = "Masked DMA Done 1 event for TX.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_DMA_DONE_TX_A { # [doc = "0: CLR"] INT_EVENT0_MIS_DMA_DONE_TX_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_DMA_DONE_TX_SET = 1 , } impl From < INT_EVENT0_MIS_DMA_DONE_TX_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_DMA_DONE_TX_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_DMA_DONE_TX_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_DMA_DONE_TX_A { match self . bits { false => INT_EVENT0_MIS_DMA_DONE_TX_A :: INT_EVENT0_MIS_DMA_DONE_TX_CLR , true => INT_EVENT0_MIS_DMA_DONE_TX_A :: INT_EVENT0_MIS_DMA_DONE_TX_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_dma_done_tx_clr (& self) -> bool { * self == INT_EVENT0_MIS_DMA_DONE_TX_A :: INT_EVENT0_MIS_DMA_DONE_TX_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_dma_done_tx_set (& self) -> bool { * self == INT_EVENT0_MIS_DMA_DONE_TX_A :: INT_EVENT0_MIS_DMA_DONE_TX_SET } } # [doc = "Field `INT_EVENT0_MIS_TXFIFO_UNF` reader - TX FIFO underflow interrupt"] pub type INT_EVENT0_MIS_TXFIFO_UNF_R = crate :: BitReader < INT_EVENT0_MIS_TXFIFO_UNF_A > ; # [doc = "TX FIFO underflow interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_TXFIFO_UNF_A { # [doc = "0: CLR"] INT_EVENT0_MIS_TXFIFO_UNF_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_TXFIFO_UNF_SET = 1 , } impl From < INT_EVENT0_MIS_TXFIFO_UNF_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_TXFIFO_UNF_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_TXFIFO_UNF_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_TXFIFO_UNF_A { match self . bits { false => INT_EVENT0_MIS_TXFIFO_UNF_A :: INT_EVENT0_MIS_TXFIFO_UNF_CLR , true => INT_EVENT0_MIS_TXFIFO_UNF_A :: INT_EVENT0_MIS_TXFIFO_UNF_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_txfifo_unf_clr (& self) -> bool { * self == INT_EVENT0_MIS_TXFIFO_UNF_A :: INT_EVENT0_MIS_TXFIFO_UNF_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_txfifo_unf_set (& self) -> bool { * self == INT_EVENT0_MIS_TXFIFO_UNF_A :: INT_EVENT0_MIS_TXFIFO_UNF_SET } } # [doc = "Field `INT_EVENT0_MIS_RXFULL` reader - RX FIFO Full Interrupt"] pub type INT_EVENT0_MIS_RXFULL_R = crate :: BitReader < INT_EVENT0_MIS_RXFULL_A > ; # [doc = "RX FIFO Full Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_MIS_RXFULL_A { # [doc = "0: CLR"] INT_EVENT0_MIS_RXFULL_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_MIS_RXFULL_SET = 1 , } impl From < INT_EVENT0_MIS_RXFULL_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_MIS_RXFULL_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_MIS_RXFULL_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_MIS_RXFULL_A { match self . bits { false => INT_EVENT0_MIS_RXFULL_A :: INT_EVENT0_MIS_RXFULL_CLR , true => INT_EVENT0_MIS_RXFULL_A :: INT_EVENT0_MIS_RXFULL_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_mis_rxfull_clr (& self) -> bool { * self == INT_EVENT0_MIS_RXFULL_A :: INT_EVENT0_MIS_RXFULL_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_mis_rxfull_set (& self) -> bool { * self == INT_EVENT0_MIS_RXFULL_A :: INT_EVENT0_MIS_RXFULL_SET } } impl R { # [doc = "Bit 0 - Masked RXFIFO overflow event. This interrupt is set if an RX FIFO overflow has been detected."] # [inline (always)] pub fn int_event0_mis_rxfifo_ovf (& self) -> INT_EVENT0_MIS_RXFIFO_OVF_R { INT_EVENT0_MIS_RXFIFO_OVF_R :: new ((self . bits & 1) != 0) } # [doc = "Bit 1 - Masked Parity error event: this bit if a Parity error has been detected"] # [inline (always)] pub fn int_event0_mis_per (& self) -> INT_EVENT0_MIS_PER_R { INT_EVENT0_MIS_PER_R :: new (((self . bits >> 1) & 1) != 0) } # [doc = "Bit 2 - Masked SPI Receive Time-Out Interrupt."] # [inline (always)] pub fn int_event0_mis_rtout (& self) -> INT_EVENT0_MIS_RTOUT_R { INT_EVENT0_MIS_RTOUT_R :: new (((self . bits >> 2) & 1) != 0) } # [doc = "Bit 3 - Masked receive FIFO event.This interrupt is set if the selected Receive FIFO level has been reached"] # [inline (always)] pub fn int_event0_mis_rx (& self) -> INT_EVENT0_MIS_RX_R { INT_EVENT0_MIS_RX_R :: new (((self . bits >> 3) & 1) != 0) } # [doc = "Bit 4 - Masked Transmit FIFO event. This interrupt is set if the selected Transmit FIFO level has been reached."] # [inline (always)] pub fn int_event0_mis_tx (& self) -> INT_EVENT0_MIS_TX_R { INT_EVENT0_MIS_TX_R :: new (((self . bits >> 4) & 1) != 0) } # [doc = "Bit 5 - Masked Transmit FIFO Empty event."] # [inline (always)] pub fn int_event0_mis_txempty (& self) -> INT_EVENT0_MIS_TXEMPTY_R { INT_EVENT0_MIS_TXEMPTY_R :: new (((self . bits >> 5) & 1) != 0) } # [doc = "Bit 6 - Masked SPI IDLE mode event."] # [inline (always)] pub fn int_event0_mis_idle (& self) -> INT_EVENT0_MIS_IDLE_R { INT_EVENT0_MIS_IDLE_R :: new (((self . bits >> 6) & 1) != 0) } # [doc = "Bit 7 - Masked DMA Done 1 event for RX."] # [inline (always)] pub fn int_event0_mis_dma_done_rx (& self) -> INT_EVENT0_MIS_DMA_DONE_RX_R { INT_EVENT0_MIS_DMA_DONE_RX_R :: new (((self . bits >> 7) & 1) != 0) } # [doc = "Bit 8 - Masked DMA Done 1 event for TX."] # [inline (always)] pub fn int_event0_mis_dma_done_tx (& self) -> INT_EVENT0_MIS_DMA_DONE_TX_R { INT_EVENT0_MIS_DMA_DONE_TX_R :: new (((self . bits >> 8) & 1) != 0) } # [doc = "Bit 9 - TX FIFO underflow interrupt"] # [inline (always)] pub fn int_event0_mis_txfifo_unf (& self) -> INT_EVENT0_MIS_TXFIFO_UNF_R { INT_EVENT0_MIS_TXFIFO_UNF_R :: new (((self . bits >> 9) & 1) != 0) } # [doc = "Bit 10 - RX FIFO Full Interrupt"] # [inline (always)] pub fn int_event0_mis_rxfull (& self) -> INT_EVENT0_MIS_RXFULL_R { INT_EVENT0_MIS_RXFULL_R :: new (((self . bits >> 10) & 1) != 0) } } # [doc = "Masked interrupt status\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`int_event0_mis::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct INT_EVENT0_MIS_SPEC ; impl crate :: RegisterSpec for INT_EVENT0_MIS_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [`int_event0_mis::R`](R) reader structure"] impl crate :: Readable for INT_EVENT0_MIS_SPEC { } # [doc = "`reset()` method sets INT_EVENT0_MIS to value 0"] impl crate :: Resettable for INT_EVENT0_MIS_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }