# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
vsim work.processor -voptargs=+acc
# vsim work.processor -voptargs="+acc" 
# Start time: 16:56:10 on Jan 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
add wave -position end  sim:/processor/rst
add wave -position end  sim:/processor/clk
add wave -position end  sim:/processor/decode_stage_dut/reg_file_dut/reg_file
add wave -position end  sim:/processor/decode_stage_dut/reg_file_dut/RegWrite
add wave -position end  sim:/processor/interrupt_signal
do do processor.do
# Cannot open macro file: do
do do processor.do
# Cannot open macro file: do
do do processor.do 
# Cannot open macro file: do
do processor.do
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
add wave -position end  sim:/processor/execute_stage_dut/flag_register_out

do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 1  sim:/processor/fetch_stage_dut/instruction
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./processor.do line 2
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i D:/arch_project/RISC-pipelined-processor/assembler/output.mem /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory"
do processor.do
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./processor.do line 2
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i D:/arch_project/RISC-pipelined-processor/assembler/output.mem /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory"
do processor.do
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./processor.do line 2
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i D:/arch_project/RISC-pipelined-processor/assembler/output.mem /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory"
do processor.do
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./processor.do line 2
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i D:/arch_project/RISC-pipelined-processor/assembler/output.mem /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory"
do processor.do
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./processor.do line 2
# ** UI-Msg: (vsim-7) Failed to open mem file "D:/arch_project/RISC-pipelined-processor/assembler/output.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i D:/arch_project/RISC-pipelined-processor/assembler/output.mem /processor/fetch_stage_dut/mem_fetch_dut/instruction_memory"
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
add wave -position 1  sim:/processor/fetch_stage_dut/mem_fetch_dut/pc
# Causality operation skipped due to absence of debug database file
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
add wave -position 1  sim:/processor/decode_stage_dut/control_unit/current_state
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
add wave -position 4  sim:/processor/fetch_stage_dut/instruction_r
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
add wave -position 6  sim:/processor/execute_stage_dut/alu_dut/ALU_Op
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
add wave -position 5  sim:/processor/execute_stage_dut/branch_result
add wave -position 3  sim:/processor/fetch_stage_dut/pc_plus_one_r
run
run
run
run
run
run
run
run
run
run
# Compile of decode_stage.sv failed with 3 errors.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv failed with 2 errors.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 2 failed with 5 errors.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
add wave -position 2  sim:/processor/pc_plus_one_s_dec
add wave -position 2  sim:/processor/decode_stage_dut/control_unit/pc_choose_PC
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
add wave -position 4  sim:/processor/decode_stage_dut/control_unit/pc_choose_interrupt
run
run
run
add wave -position 4  sim:/processor/execute_stage_dut/pc_choose_interrupt_out
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 11  sim:/processor/out_port
run
run
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
add wave -position 4  sim:/processor/stall_fetch
add wave -position 3  sim:/processor/fetch_stall_from_cu
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_2/processor.sv(150): (vopt-2912) Port 'flag_register_out' not found in module 'execute_stage' (34th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
restart
# No Design Loaded!
vsim -voptargs=+acc work.processor
# vsim -voptargs="+acc" work.processor 
# Start time: 16:56:10 on Jan 01,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_2/processor.sv(150): (vopt-2912) Port 'flag_register_out' not found in module 'execute_stage' (34th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 22:44:17 on Jan 01,2023, Elapsed time: 5:48:07
# Errors: 2, Warnings: 1
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.processor
# vsim -voptargs="+acc" work.processor 
# Start time: 22:45:01 on Jan 01,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
# Warning in wave window restart: ** UI-Msg: (vish-4014) No objects found matching '/processor/execute_stage_dut/flag_register_out'. 
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_2/processor.sv(153): (vopt-2685) [TFMPC] - Too few port connections for 'execute_stage_dut'.  Expected 62, found 61.
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_2/processor.sv(153): (vopt-2718) [TFMPC] - Missing connection for port 'pc_plus_1_or_pc_minus_1'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
add wave -position 13  sim:/processor/pc_plus_1_or_pc_minus_1_ex
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 6  sim:/processor/memory_stage_dut/memory_push
add wave -position end  sim:/processor/memory_stage_dut/pc_plus_1_or_pc_minus_1
add wave -position end  sim:/processor/memory_stage_dut/pc_after_add
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_2/processor.sv(103): (vopt-2912) Port 'pc_plus_1_or_pc_minus_1' not found in module 'decode_stage' (44th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.processor
# vsim -voptargs="+acc" work.processor 
# Start time: 22:45:01 on Jan 01,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'D'. The port definition is at: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_2/var_reg_with_mux.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /processor/decode_stage_dut/var_reg_instance File: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'Q'. The port definition is at: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_2/var_reg_with_mux.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /processor/decode_stage_dut/var_reg_instance File: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv Line: 97
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_with_enable(fast__2)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
add wave -position end  sim:/processor/memory_stage_dut/memory_pop
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
add wave -position 6  sim:/processor/flag_register_ex
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "sm(fast)".
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of write_back_stage.v was successful.
# Compile of hazard_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# Compile of var_reg_with_mux.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
do processor.do
run
run
run
run
run
run
run
run
run
run
