
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: ZAL1

Implementation : rev_1

# Written on Mon Jan 27 22:20:54 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                Requested     Requested     Clock        Clock                     Clock
Level     Clock                                Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------------------
0 -       Gowin_PLL|clkoutd_inferred_clock     160.2 MHz     6.242         inferred     Autoconstr_clkgroup_0     98   
                                                                                                                       
0 -       Gowin_PLL|clkout_inferred_clock      224.5 MHz     4.454         inferred     Autoconstr_clkgroup_1     29   
=======================================================================================================================


Clock Load Summary
******************

                                     Clock     Source                                   Clock Pin                                  Non-clock Pin     Non-clock Pin
Clock                                Load      Pin                                      Seq Example                                Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Gowin_PLL|clkoutd_inferred_clock     98        Gowin_PLL_isnt.pll_inst.CLKOUTD(PLL)     LCD_Controller_inst.r_vInVisibleArea.C     -                 -            
                                                                                                                                                                  
Gowin_PLL|clkout_inferred_clock      29        Gowin_PLL_isnt.pll_inst.CLKOUT(PLL)      DeltaSigma_DAC_inst.sigma[6:0].C           -                 -            
==================================================================================================================================================================
