{"metadata":{"role":"symbol","roleHeading":"Initializer","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"stateRunnerFor"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines5StateV","kind":"typeIdentifier","text":"State"},{"kind":"text","text":", "},{"kind":"externalParam","text":"in"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":", "},{"kind":"externalParam","text":"maxExecutionSize"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","text":"Int","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"extendedModule":"VHDLParsing","externalID":"s:11VHDLParsing8VHDLFileV13VHDLGeneratorE14stateRunnerFor2in16maxExecutionSizeACSg12VHDLMachines5StateV_xSiSgtcAI24MachineVHDLRepresentableRzlufc","symbolKind":"init","title":"init(stateRunnerFor:in:maxExecutionSize:)","modules":[{"name":"VHDLGenerator","relatedModules":["VHDLParsing"]}]},"hierarchy":{"paths":[["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile"]]},"schemaVersion":{"major":0,"minor":3,"patch":0},"identifier":{"url":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(stateRunnerFor:in:maxExecutionSize:)","interfaceLanguage":"swift"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"stateRunnerFor"},{"kind":"text","text":" "},{"kind":"internalParam","text":"state"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV","text":"State"},{"kind":"text","text":", "},{"kind":"externalParam","text":"in"},{"kind":"text","text":" "},{"kind":"internalParam","text":"representation"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":", "},{"kind":"externalParam","text":"maxExecutionSize"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":"? = nil) "},{"kind":"keyword","text":"where"},{"kind":"text","text":" "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":" : "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","text":"MachineVHDLRepresentable"}]}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(staterunnerfor:in:maxexecutionsize:)"]}],"kind":"symbol","sections":[],"references":{"doc://VHDLGenerator/documentation/VHDLGenerator":{"title":"VHDLGenerator","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(stateRunnerFor:in:maxExecutionSize:)":{"role":"symbol","title":"init(stateRunnerFor:in:maxExecutionSize:)","abstract":[],"kind":"symbol","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(stateRunnerFor:in:maxExecutionSize:)","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(staterunnerfor:in:maxexecutionsize:)","fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"stateRunnerFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"State","preciseIdentifier":"s:12VHDLMachines5StateV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"maxExecutionSize","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Int","preciseIdentifier":"s:Si","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"type":"topic"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing":{"title":"VHDLParsing","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator\/vhdlparsing"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile":{"title":"VHDLFile","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"identifier"}],"navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"role":"symbol","abstract":[{"text":"Add verifiable initialisers.","type":"text"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile"}}}