{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590855563687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590855563703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 30 19:19:21 2020 " "Processing started: Sat May 30 19:19:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590855563703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855563703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hummingbird -c Hummingbird " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hummingbird -c Hummingbird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855563703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590855564500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590855564500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key DE1_SOC_golden_top.v(65) " "Verilog HDL Declaration information at DE1_SOC_golden_top.v(65): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590855590261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/s_box.v 8 8 " "Found 8 design units, including 8 entities, in source file output_files/s_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1_box_enc " "Found entity 1: S1_box_enc" {  } { { "output_files/S_box.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/S_box.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""} { "Info" "ISGN_ENTITY_NAME" "2 S2_box_enc " "Found entity 2: S2_box_enc" {  } { { "output_files/S_box.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/S_box.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""} { "Info" "ISGN_ENTITY_NAME" "3 S3_box_enc " "Found entity 3: S3_box_enc" {  } { { "output_files/S_box.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/S_box.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""} { "Info" "ISGN_ENTITY_NAME" "4 S4_box_enc " "Found entity 4: S4_box_enc" {  } { { "output_files/S_box.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/S_box.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""} { "Info" "ISGN_ENTITY_NAME" "5 S1_box_dec " "Found entity 5: S1_box_dec" {  } { { "output_files/S_box.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/S_box.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""} { "Info" "ISGN_ENTITY_NAME" "6 S2_box_dec " "Found entity 6: S2_box_dec" {  } { { "output_files/S_box.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/S_box.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""} { "Info" "ISGN_ENTITY_NAME" "7 S3_box_dec " "Found entity 7: S3_box_dec" {  } { { "output_files/S_box.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/S_box.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""} { "Info" "ISGN_ENTITY_NAME" "8 S4_box_dec " "Found entity 8: S4_box_dec" {  } { { "output_files/S_box.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/S_box.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/encryption.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/encryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 encryption " "Found entity 1: encryption" {  } { { "output_files/encryption.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/encryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/final_humming.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/final_humming.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_humming " "Found entity 1: final_humming" {  } { { "output_files/final_humming.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/final_humming.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/linear_transform.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/linear_transform.v" { { "Info" "ISGN_ENTITY_NAME" "1 linear_transform_enc " "Found entity 1: linear_transform_enc" {  } { { "output_files/linear_transform.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/linear_transform.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""} { "Info" "ISGN_ENTITY_NAME" "2 linear_transform_dec " "Found entity 2: linear_transform_dec" {  } { { "output_files/linear_transform.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/linear_transform.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "output_files/hex_display.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/encryption_function.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/encryption_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 encryption_function " "Found entity 1: encryption_function" {  } { { "output_files/encryption_function.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/encryption_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decryption_function.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decryption_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 decryption_function " "Found entity 1: decryption_function" {  } { { "output_files/decryption_function.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/decryption_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decryption.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 decryption " "Found entity 1: decryption" {  } { { "output_files/decryption.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/decryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "initial_process.v(37) " "Verilog HDL information at initial_process.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/initial_process.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/initial_process.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1590855590292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/initial_process.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/initial_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 initial_process " "Found entity 1: initial_process" {  } { { "output_files/initial_process.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/initial_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590855590292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855590292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590855590355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SOC_golden_top.v(59) " "Output port \"HEX4\" at DE1_SOC_golden_top.v(59) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590855590355 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SOC_golden_top.v(60) " "Output port \"HEX5\" at DE1_SOC_golden_top.v(60) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590855590355 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] DE1_SOC_golden_top.v(70) " "Output port \"LEDR\[9..2\]\" at DE1_SOC_golden_top.v(70) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590855590355 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_humming final_humming:humming_inst " "Elaborating entity \"final_humming\" for hierarchy \"final_humming:humming_inst\"" {  } { { "DE1_SOC_golden_top.v" "humming_inst" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encryption final_humming:humming_inst\|encryption:inst_enc " "Elaborating entity \"encryption\" for hierarchy \"final_humming:humming_inst\|encryption:inst_enc\"" {  } { { "output_files/final_humming.v" "inst_enc" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/final_humming.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encryption_function final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1 " "Elaborating entity \"encryption_function\" for hierarchy \"final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\"" {  } { { "output_files/encryption.v" "inst1" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/encryption.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1_box_enc final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|S1_box_enc:s11 " "Elaborating entity \"S1_box_enc\" for hierarchy \"final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|S1_box_enc:s11\"" {  } { { "output_files/encryption_function.v" "s11" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/encryption_function.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2_box_enc final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|S2_box_enc:s12 " "Elaborating entity \"S2_box_enc\" for hierarchy \"final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|S2_box_enc:s12\"" {  } { { "output_files/encryption_function.v" "s12" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/encryption_function.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3_box_enc final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|S3_box_enc:s13 " "Elaborating entity \"S3_box_enc\" for hierarchy \"final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|S3_box_enc:s13\"" {  } { { "output_files/encryption_function.v" "s13" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/encryption_function.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4_box_enc final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|S4_box_enc:s14 " "Elaborating entity \"S4_box_enc\" for hierarchy \"final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|S4_box_enc:s14\"" {  } { { "output_files/encryption_function.v" "s14" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/encryption_function.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linear_transform_enc final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|linear_transform_enc:lt1 " "Elaborating entity \"linear_transform_enc\" for hierarchy \"final_humming:humming_inst\|encryption:inst_enc\|encryption_function:inst1\|linear_transform_enc:lt1\"" {  } { { "output_files/encryption_function.v" "lt1" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/encryption_function.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryption final_humming:humming_inst\|decryption:inst_dec " "Elaborating entity \"decryption\" for hierarchy \"final_humming:humming_inst\|decryption:inst_dec\"" {  } { { "output_files/final_humming.v" "inst_dec" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/final_humming.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryption_function final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4 " "Elaborating entity \"decryption_function\" for hierarchy \"final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\"" {  } { { "output_files/decryption.v" "inst4" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/decryption.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1_box_dec final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|S1_box_dec:s51 " "Elaborating entity \"S1_box_dec\" for hierarchy \"final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|S1_box_dec:s51\"" {  } { { "output_files/decryption_function.v" "s51" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/decryption_function.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2_box_dec final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|S2_box_dec:s52 " "Elaborating entity \"S2_box_dec\" for hierarchy \"final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|S2_box_dec:s52\"" {  } { { "output_files/decryption_function.v" "s52" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/decryption_function.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3_box_dec final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|S3_box_dec:s53 " "Elaborating entity \"S3_box_dec\" for hierarchy \"final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|S3_box_dec:s53\"" {  } { { "output_files/decryption_function.v" "s53" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/decryption_function.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4_box_dec final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|S4_box_dec:s54 " "Elaborating entity \"S4_box_dec\" for hierarchy \"final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|S4_box_dec:s54\"" {  } { { "output_files/decryption_function.v" "s54" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/decryption_function.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linear_transform_dec final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|linear_transform_dec:lt1 " "Elaborating entity \"linear_transform_dec\" for hierarchy \"final_humming:humming_inst\|decryption:inst_dec\|decryption_function:inst4\|linear_transform_dec:lt1\"" {  } { { "output_files/decryption_function.v" "lt1" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/decryption_function.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initial_process final_humming:humming_inst\|initial_process:inst_init " "Elaborating entity \"initial_process\" for hierarchy \"final_humming:humming_inst\|initial_process:inst_init\"" {  } { { "output_files/final_humming.v" "inst_init" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/final_humming.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 initial_process.v(53) " "Verilog HDL assignment warning at initial_process.v(53): truncated value with size 32 to match size of target (3)" {  } { { "output_files/initial_process.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/initial_process.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590855590558 "|final_humming|initial_process:inst_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 initial_process.v(60) " "Verilog HDL assignment warning at initial_process.v(60): truncated value with size 32 to match size of target (3)" {  } { { "output_files/initial_process.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/initial_process.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590855590558 "|final_humming|initial_process:inst_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 initial_process.v(67) " "Verilog HDL assignment warning at initial_process.v(67): truncated value with size 32 to match size of target (3)" {  } { { "output_files/initial_process.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/initial_process.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590855590558 "|final_humming|initial_process:inst_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 initial_process.v(74) " "Verilog HDL assignment warning at initial_process.v(74): truncated value with size 32 to match size of target (3)" {  } { { "output_files/initial_process.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/initial_process.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590855590558 "|final_humming|initial_process:inst_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 initial_process.v(81) " "Verilog HDL assignment warning at initial_process.v(81): truncated value with size 32 to match size of target (3)" {  } { { "output_files/initial_process.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/initial_process.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590855590558 "|final_humming|initial_process:inst_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 initial_process.v(115) " "Verilog HDL assignment warning at initial_process.v(115): truncated value with size 4 to match size of target (3)" {  } { { "output_files/initial_process.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/initial_process.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590855590558 "|final_humming|initial_process:inst_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:hx1 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:hx1\"" {  } { { "DE1_SOC_golden_top.v" "hx1" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855590558 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1590855593589 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590855595121 "|DE1_SOC_golden_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590855595121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590855595402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/Hummingbird.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/output_files/Hummingbird.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855597152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590855597558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590855597558 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/DE1_SOC_golden_top.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590855597793 "|DE1_SOC_golden_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590855597793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1601 " "Implemented 1601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590855597808 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590855597808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1534 " "Implemented 1534 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590855597808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590855597808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590855597858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 30 19:19:57 2020 " "Processing ended: Sat May 30 19:19:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590855597858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590855597858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590855597858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590855597858 ""}
