// Seed: 2476599951
module module_0 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4
    , id_11,
    output wand id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri1 id_9
);
  assign id_5 = id_2;
  wire id_12, id_13;
endmodule
module module_0 (
    output supply0 id_0,
    output wire id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input wand id_6,
    output tri1 id_7,
    output supply0 id_8,
    input wire id_9,
    output wor id_10,
    input wire id_11,
    output tri id_12,
    input supply1 id_13,
    output wand id_14,
    input supply0 id_15
    , id_26,
    output tri0 id_16,
    input tri1 id_17,
    output uwire id_18,
    output wire id_19,
    output uwire id_20,
    input wand id_21,
    output logic id_22,
    input wor id_23,
    output uwire id_24
);
  always @(posedge (id_4 !== id_2) - 1)
    id_22#(
        .id_5(1),
        .id_2(1 * id_6),
        .id_6("")
    ) <= 1'b0;
  wire id_27;
  wire module_1 = id_27;
  wire id_28;
  module_0 modCall_1 (
      id_3,
      id_20,
      id_4,
      id_4,
      id_6,
      id_18,
      id_3,
      id_23,
      id_18,
      id_9
  );
  assign modCall_1.type_16 = 0;
endmodule
