;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB @0, @2
	SUB @0, @2
	SUB @-127, <100
	SUB @-127, <100
	DJN <221, 106
	CMP -120, -600
	CMP -120, -600
	ADD @121, 100
	SUB @121, <106
	MOV -11, <-20
	ADD #270, <1
	ADD #270, <1
	SUB -1, @0
	SUB @121, <106
	SUB @121, 106
	SUB @121, 106
	MOV -21, <-47
	SLT 20, @12
	SLT 30, 409
	JMP -21, @-20
	MOV -1, <53
	SUB @121, @106
	ADD #270, <1
	SUB -18, @10
	MOV -21, <-20
	SUB -18, @10
	MOV -1, <-20
	SUB -18, @10
	SUB #18, @500
	SPL -120, -600
	ADD @121, 100
	MOV -11, <-20
	SUB -1, <-22
	MOV -11, <-20
	CMP -120, -600
	ADD 210, 30
	SPL 0, <402
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL -100, -600
	ADD @121, 100
	SUB @-127, <100
