VERILOG_SOURCES     = $(PWD)/../../rtl/cond_sub_q.v
TOPLEVEL            = cond_sub_q
COCOTB_TEST_MODULES = test_cond_sub_q

include ../common.mk
