<h2 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-NcoreFlow"><span class="legacy-color-text-default"><u>Ncore Flow</u></span></h2><p><br/></p><p>The runsim script has an updated switch now which is <strong>‘-exe &lt;bits in hexadecimal&gt;</strong>’ (which used to be there for the Symphony flow) which helps to select which processes to run out of the 10 available ones. <strong>‘runsim -exe -h’</strong> will give more information regarding the process available and how to configure them.</p><div class="table-wrap"><table data-table-width="665.8524" data-layout="default" data-local-id="27d1f44e-e861-4496-a80c-87d7747f0f47" class="confluenceTable"><colgroup><col style="width: 261.48px;"/><col style="width: 215.98px;"/></colgroup><tbody><tr><td class="confluenceTd"><p>1. Maestro run with  RTL Tachl Gen</p></td><td class="confluenceTd"><p>6. Verilog Compile</p></td></tr><tr><td class="confluenceTd"><p>2. CSR Compile</p></td><td class="confluenceTd"><p>7. Verilog Simulate</p></td></tr><tr><td class="confluenceTd"><p>3. TB Gen</p></td><td class="confluenceTd"><p>8. Tachl Code Coverage</p></td></tr><tr><td class="confluenceTd"><p>4. Verible Formatter</p></td><td class="confluenceTd"><p>9. SV Code Coverage </p></td></tr><tr><td class="confluenceTd"><p>5. RalGen</p></td><td class="confluenceTd"><p>10. SV Functional Coverage </p></td></tr></tbody></table></div><p><br/></p><p /><p><br/></p><p>For example- <strong>runsim -e dmi -c config1 -t csr_hw_reset -i 1 -exe 7F </strong>will configure all the bits until simulation. This works for both the grid and non-grid flow. Combining this with the switch <strong>‘-d &lt;dumppath</strong>&gt;’ will help to custom select the previously generated files and to run with it. For example- if the user do not want to run maestro and generate dv files again, they could use <strong>runsim -e dmi -c config1 -t csr_hw_reset -i 1 -exe 7A -d &lt;path_to_the_regression_folder&gt; </strong>which will then pick up the previously generated dv files and maestro files from the path mentioned in the -d switch for this particular run.</p><p><br/></p><p><strong>Some useful -exe hex values</strong>–</p><ul><li><p>To run until simulation- <strong>-exe 7F</strong></p></li><li><p>To run until compilation<strong> </strong>-<strong> -exe 3F</strong></p></li><li><p>To get code and functional coverage- <strong>-exe 37F</strong></p></li></ul><p><br/></p><p><strong>Note</strong> :</p><ul><li><p>This switch <strong>DOES NOT</strong> support Questa for now. We will be adding it later as enhancement.</p></li><li><p>The default way of running remains active. This new flow is activated <strong>ONLY</strong> if the switch  <strong>‘-exe &lt;bits in hexadecimal&gt;</strong> is used in the runsim command.</p></li></ul><h2 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-SymphonyFlow"><u>Symphony Flow</u></h2><p>runsim allows you to select which processes you want to run. The order of the processes is:</p><div class="table-wrap"><table data-table-width="1800" data-layout="wide" data-local-id="b393e94b-8296-4108-94f7-ab3407663d66" class="confluenceTable"><colgroup><col style="width: 521.0px;"/><col style="width: 216.0px;"/><col style="width: 222.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p>1. JSON generation<br/>(run_maestro) &amp; other create_* scripts</p></td><td class="confluenceTd"><p>6. tbTop tachl Compile</p></td><td class="confluenceTd"><p>11. Tachl Code Coverage</p></td></tr><tr><td class="confluenceTd"><p>2. RTL Tachl compile</p></td><td class="confluenceTd"><p>7. tbTop Verilog compile</p></td><td class="confluenceTd"><p>12. SV Code Coverage </p></td></tr><tr><td class="confluenceTd"><p>3. Verilator</p></td><td class="confluenceTd"><p>8. tbTop Optimize</p></td><td class="confluenceTd"><p>13. Parameter Coverage</p></td></tr><tr><td class="confluenceTd"><p>4. RTL Verilog compile</p></td><td class="confluenceTd"><p>9. tbEnv Simulate</p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>5. run_aria</p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><h2 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-Command-lineoptions:">Command-line options:</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b15e7f92-569c-4149-b0a4-a22084eadd22" class="confluenceTable"><colgroup><col style="width: 223.0px;"/><col style="width: 159.0px;"/><col style="width: 1416.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Execute</strong></p></th><td class="confluenceTd"><p>-exe &lt;hex&gt;</p></td><td class="confluenceTd"><p>Optional. Specify the hex of the processes you want to run.</p></td></tr><tr><th class="confluenceTh"><p><strong>Proceed on Fail</strong></p></th><td class="confluenceTd"><p>-pof &lt;hex&gt;</p></td><td class="confluenceTd"><p>Optional. Specify the hex of any process you want runsim to not stop the execution even if the process failed.</p></td></tr></tbody></table></div><p>To display help page: “runsim -exe -h” OR &quot;runsim -pof -h&quot;. </p><h2 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-HEXNumberMappingTable:">HEX Number Mapping Table:</h2><div class="table-wrap"><table data-table-width="861.2262000000001" data-layout="wide" data-local-id="9971ea34-198b-4045-8c04-7efec8b4239c" class="confluenceTable"><colgroup><col style="width: 53.01px;"/><col style="width: 81.42px;"/><col style="width: 75.41px;"/><col style="width: 83.61px;"/><col style="width: 41.53px;"/><col style="width: 65.03px;"/><col style="width: 87.43px;"/><col style="width: 83.06px;"/><col style="width: 41.53px;"/><col style="width: 77.05px;"/><col style="width: 40.98px;"/><col style="width: 69.4px;"/><col style="width: 61.75px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Bit Position</strong></p></th><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>11</p><p>(MSB)</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>10</p><p><br/></p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>9</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>8</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>7</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>6</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>5</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>4</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>3</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>2</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>1</p></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><p>0</p><p>(LSB)</p></td></tr><tr><th class="confluenceTh"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-Process"><strong>Process</strong></h4></th><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-ParameterCoverage">Parameter Coverage</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-SVCodeCoverage">SV Code Coverage</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-TachlCodeCoverage">Tachl Code Coverage</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-Simulate">Simulate</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-tbTopOptimize">tbTop Optimize</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-tbTopVerilogcompile">tbTop Verilog compile</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-tbToptachlcompile">tbTop tachl compile</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-runAria"><strong>runAria</strong></h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-RtlVerilogcompile">Rtl Verilog compile</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-Verilator">Verilator</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-Rtltachlcompile">Rtl tachl compile</h4></td><td class="confluenceTd"><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-GenJson">GenJson</h4><h4 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-(run_maestro)"><strong>(run_maestro)</strong></h4></td></tr><tr><th class="confluenceTh"><p><strong>Example</strong><br/><strong>Values</strong></p></th><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td></tr></tbody></table></div><p>The value 00111111111 results in 0x1FF.</p><p>So the command “<code>runsim -e top_ctl -l all -exe 1FF</code>” will run all processes up to the simulation.</p><p><strong>POF example</strong>: If you want to proceed even if verilator failed, you could do “<code>runsim -e top_atp -t atp_4x4_s_t1 -pof 4</code>”.</p><h2 id="Runsim--Helpfor-exe&amp;-pof(ExecutingprocessesforNcore)-ConfigurationLeveloptions:">Configuration Level options:</h2><p>You can also set a default -exe or -pof value for a certain configuration. Inside the runsim_testlist, add the &quot;exe&quot; or &quot;pof&quot; key with the hex value and runsim will always run that configuration with those options.</p><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="299" src="https://arterisip.atlassian.net/wiki/download/attachments/475267089/image2019-10-28%2011:45:57.png?api=v2"></span><p><br/></p>