Design Name: fpga_sobel_top
Run Directory: /openlane/designs/image_proc/runs/first_run
----------------------------------------

Magic DRC Summary:
Source: /openlane/designs/image_proc/runs/first_run/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /openlane/designs/image_proc/runs/first_run/logs/signoff/39-fpga_sobel_top.lef.lvs.log
Number of nets: 1078                       |Number of nets: 1078                       
Design is LVS clean.
----------------------------------------

Antenna Summary:
Source: /openlane/designs/image_proc/runs/first_run/logs/signoff/41-arc.log
Pin violations: 21
Net violations: 20
