--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml romb.twx romb.ncd -o romb.twr romb.pcf -ucf ucfromb.ucf

Design file:              romb.ncd
Physical constraint file: romb.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
addr<0>        |led<0>         |    7.748|
addr<0>        |led<1>         |    7.303|
addr<0>        |led<2>         |    8.712|
addr<0>        |led<3>         |    8.706|
addr<0>        |led<4>         |    7.281|
addr<0>        |led<5>         |    7.620|
addr<0>        |led<6>         |    8.290|
addr<0>        |led<7>         |    8.249|
addr<1>        |led<0>         |    7.746|
addr<1>        |led<1>         |    7.337|
addr<1>        |led<2>         |    7.752|
addr<1>        |led<3>         |    7.724|
addr<1>        |led<4>         |    7.265|
addr<1>        |led<5>         |    7.640|
addr<1>        |led<6>         |    7.330|
addr<1>        |led<7>         |    7.267|
addr<2>        |led<0>         |    7.684|
addr<2>        |led<1>         |    7.258|
addr<2>        |led<2>         |    7.699|
addr<2>        |led<3>         |    7.690|
addr<2>        |led<4>         |    7.042|
addr<2>        |led<5>         |    7.403|
addr<2>        |led<6>         |    7.277|
addr<2>        |led<7>         |    7.233|
---------------+---------------+---------+


Analysis completed Mon Feb 11 17:02:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4502 MB



