#include <pch.h>
#include <cassert>
#include <cstring>
#include <exception>
#include "bus.hpp"
#include "cdrom_core.hpp"
#include "cpu.h"
#include "dma_core.hpp"
#include "gpu_core.hpp"
#include "input.hpp"
#include "spu_core.hpp"
#include "timer_core.hpp"
#include "utility.hpp"

utility::memory_t<19> bios;
utility::memory_t<21> wram;
utility::memory_t<10> dmem;

void bus::initialize(const std::string &bios_file_name, const std::string &game_file_name) {
  memset(bios.b, 0, size_t(bios.size));
  memset(wram.b, 0, size_t(wram.size));
  memset(dmem.b, 0, size_t(dmem.size));

  utility::read_all_bytes(bios_file_name.c_str(), bios);
}

void bus::irq(int interrupt) {
  cpu::state.i_stat |= (1 << interrupt);
}

uint32_t bus::read(int width, uint32_t address) {
  if (utility::between<0x00000000, 0x007fffff>(address)) {
    switch (width) {
      case BUS_WIDTH_BYTE: return utility::read_byte(wram, address);
      case BUS_WIDTH_HALF: return utility::read_half(wram, address);
      case BUS_WIDTH_WORD: return utility::read_word(wram, address);
    }
  }

  if (utility::between<0x1fc00000, 0x1fc7ffff>(address)) {
    switch (width) {
      case BUS_WIDTH_BYTE: return utility::read_byte(bios, address);
      case BUS_WIDTH_HALF: return utility::read_half(bios, address);
      case BUS_WIDTH_WORD: return utility::read_word(bios, address);
    }
  }

  if (utility::between<0x1f800000, 0x1f8003ff>(address)) {
    switch (width) {
      case BUS_WIDTH_BYTE: return utility::read_byte(dmem, address);
      case BUS_WIDTH_HALF: return utility::read_half(dmem, address);
      case BUS_WIDTH_WORD: return utility::read_word(dmem, address);
    }
  }

  if (utility::between<0x1f801040, 0x1f80104f>(address)) {
    return input::bus_read(width, address);
  }

  if (utility::between<0x1f801070, 0x1f801077>(address)) {
    return cpu::bus_read(width, address);
  }

  if (utility::between<0x1f801080, 0x1f8010ff>(address)) {
    return dma::bus_read(width, address);
  }

  if (utility::between<0x1f801100, 0x1f80110f>(address) ||
      utility::between<0x1f801110, 0x1f80111f>(address) ||
      utility::between<0x1f801120, 0x1f80112f>(address)) {
    return timer::bus_read(width, address);
  }

  if (utility::between<0x1f801800, 0x1f801803>(address)) {
    return cdrom::bus_read(width, address);
  }

  if (utility::between<0x1f801810, 0x1f801817>(address)) {
    return gpu::bus_read(width, address);
  }

  if (utility::between<0x1f801c00, 0x1f801fff>(address)) {
    return spu::bus_read(width, address);
  }

  if (utility::between<0x1f000000, 0x1f7fffff>(address) || // expansion region 1
      utility::between<0x1f802000, 0x1f802fff>(address) || // expansion region 2
      utility::between<0x1fa00000, 0x1fbfffff>(address)) { // expansion region 3
    return 0;
  }

  if (address == 0xfffe0130) {
    return 0;
  }

  printf("bus::read(%d, 0x%08x)\n", width, address);
  throw std::exception();
}

void bus::write(int width, uint32_t address, uint32_t data) {
  if (utility::between<0x00000000, 0x007fffff>(address)) {
    switch (width) {
      case BUS_WIDTH_BYTE: return utility::write_byte(wram, address, data);
      case BUS_WIDTH_HALF: return utility::write_half(wram, address, data);
      case BUS_WIDTH_WORD: return utility::write_word(wram, address, data);
    }
  }

  if (utility::between<0x1fc00000, 0x1fc7ffff>(address)) {
    printf("bios write: $%08x <- $%08x\n", address, data);
    return;
  }

  if (utility::between<0x1f800000, 0x1f8003ff>(address)) {
    switch (width) {
      case BUS_WIDTH_BYTE: return utility::write_byte(dmem, address, data);
      case BUS_WIDTH_HALF: return utility::write_half(dmem, address, data);
      case BUS_WIDTH_WORD: return utility::write_word(dmem, address, data);
    }
  }

  if (utility::between<0x1f801040, 0x1f80104f>(address)) {
    return input::bus_write(width, address, data);
  }

  if (utility::between<0x1f801070, 0x1f801077>(address)) {
    return cpu::bus_write(width, address, data);
  }

  if (utility::between<0x1f801080, 0x1f8010ff>(address)) {
    return dma::bus_write(width, address, data);
  }

  if (utility::between<0x1f801100, 0x1f80110f>(address) ||
      utility::between<0x1f801110, 0x1f80111f>(address) ||
      utility::between<0x1f801120, 0x1f80112f>(address)) {
    return timer::bus_write(width, address, data);
  }

  if (utility::between<0x1f801800, 0x1f801803>(address)) {
    return cdrom::bus_write(width, address, data);
  }

  if (utility::between<0x1f801810, 0x1f801817>(address)) {
    return gpu::bus_write(width, address, data);
  }

  if (utility::between<0x1f801c00, 0x1f801fff>(address)) {
    return spu::bus_write(width, address, data);
  }

  if (utility::between<0x1f000000, 0x1f7fffff>(address) || // expansion region 1 bus_write
      utility::between<0x1f802000, 0x1f802fff>(address) || // expansion region 2 bus_write
      utility::between<0x1fa00000, 0x1fbfffff>(address)) { // expansion region 3 bus_write
    return;
  }

  switch (address) {
    case 0x1f801000: assert(data == 0x1f000000); return;
    case 0x1f801004: assert(data == 0x1f802000); return;
    case 0x1f801008: assert(data == 0x0013243f); return;
    case 0x1f80100c: assert(data == 0x00003022); return;
    case 0x1f801010: assert(data == 0x0013243f); return;
    case 0x1f801014: assert(data == 0x200931e1); return;
    case 0x1f801018: assert(data == 0x00020843); return;
    case 0x1f80101c: assert(data == 0x00070777); return;
    case 0x1f801020: assert(data == 0x00031125); return;

    case 0x1f801060: assert(data == 0x00000b88); return;
  }

  if (address == 0xfffe0130) {
    return;
  }

  printf("bus::write(%d, 0x%08x, 0x%08x)\n", width, address, data);
  throw std::exception();
}
