#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 25 22:26:33 2025
# Process ID: 25240
# Current directory: C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/design_1_mux_video_0_0_1_synth_1
# Command line: vivado.exe -log design_1_mux_video_0_0_1.vds -tempDir C:/V_temp -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mux_video_0_0_1.tcl
# Log file: C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/design_1_mux_video_0_0_1_synth_1/design_1_mux_video_0_0_1.vds
# Journal file: C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/design_1_mux_video_0_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mux_video_0_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_mux_axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_axis_mux_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myjd_invert_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:axi_inverter:1.0'. The one found in IP location 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/export_2' will take precedence over the same IP in locations: 
   c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/export
   c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/export_1
   c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/xilinx_com_hls_axi_inverter_1_0
   c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/xilinx_com_hls_axi_inverter_1_0_1
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.cache/ip 
Command: synth_design -top design_1_mux_video_0_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_mux_video_0_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 988.465 ; gain = 236.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mux_video_0_0_1' [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_mux_video_0_0_1/synth/design_1_mux_video_0_0_1.vhd:64]
INFO: [Synth 8-3491] module 'mux_video_0' declared at 'C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/new/mux_video_0.vhd:34' bound to instance 'U0' of component 'mux_video_0' [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_mux_video_0_0_1/synth/design_1_mux_video_0_0_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'mux_video_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/new/mux_video_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux_video_0' (1#1) [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/new/mux_video_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_mux_video_0_0_1' (2#1) [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_mux_video_0_0_1/synth/design_1_mux_video_0_0_1.vhd:64]
WARNING: [Synth 8-3331] design mux_video_0 has unconnected port DIN[3]
WARNING: [Synth 8-3331] design mux_video_0 has unconnected port DIN[2]
WARNING: [Synth 8-3331] design mux_video_0 has unconnected port DIN[1]
WARNING: [Synth 8-3331] design mux_video_0 has unconnected port DIN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1064.566 ; gain = 312.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1064.566 ; gain = 312.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1064.566 ; gain = 312.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1064.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1067.586 ; gain = 1.051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1067.586 ; gain = 315.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1067.586 ; gain = 315.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1067.586 ; gain = 315.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1067.586 ; gain = 315.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_video_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_mux_video_0_0_1 has unconnected port DIN[3]
WARNING: [Synth 8-3331] design design_1_mux_video_0_0_1 has unconnected port DIN[2]
WARNING: [Synth 8-3331] design design_1_mux_video_0_0_1 has unconnected port DIN[1]
WARNING: [Synth 8-3331] design design_1_mux_video_0_0_1 has unconnected port DIN[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1067.586 ; gain = 315.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading C:/V_temp/.Xil_abonn/Vivado-25240-LAPTOP-HJ430IGT/realtime/design_1_mux_video_0_0_1_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1140.770 ; gain = 388.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1140.770 ; gain = 388.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1150.309 ; gain = 398.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1166.145 ; gain = 414.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1166.145 ; gain = 414.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1166.145 ; gain = 414.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1166.145 ; gain = 414.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1166.145 ; gain = 414.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1166.145 ; gain = 414.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |     4|
|2     |  U0     |mux_video_0 |     4|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1166.145 ; gain = 414.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 1166.145 ; gain = 411.148
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 1166.145 ; gain = 414.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1174.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:34 . Memory (MB): peak = 1183.867 ; gain = 733.738
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.867 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/design_1_mux_video_0_0_1_synth_1/design_1_mux_video_0_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.867 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/design_1_mux_video_0_0_1_synth_1/design_1_mux_video_0_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mux_video_0_0_1_utilization_synth.rpt -pb design_1_mux_video_0_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 22:28:26 2025...
