<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: C:/Users/alixh/STM32CubeIDE/workspace_1.10.1/TP_Automatique/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bc84256498dc5614be2bf6f96d0ea448.html">STM32CubeIDE</a></li><li class="navelem"><a class="el" href="dir_dfb55194c2c68444493bdef932c181da.html">workspace_1.10.1</a></li><li class="navelem"><a class="el" href="dir_e453fc251c165cd57d57d4c5aa782d8d.html">TP_Automatique</a></li><li class="navelem"><a class="el" href="dir_6038fdb97950583bb209d690d2021192.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_2538948bb8e0f1d15e51c2721c3fc542.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_f152b5370408eb53d8f259ef0b5d792f.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32g4xx_hal_rcc_ex.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL Extended module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32g4xx__hal__def_8h_source.html">stm32g4xx_hal_def.h</a>&quot;</code><br />
</div>
<p><a href="stm32g4xx__hal__rcc__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC extended clocks structure definition.  <a href="struct_r_c_c___periph_c_l_k_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___c_r_s_init_type_def.html">RCC_CRSInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CRS Init structure definition.  <a href="struct_r_c_c___c_r_s_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___c_r_s_synchro_info_type_def.html">RCC_CRSSynchroInfoTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC_CRS Synchronization structure definition.  <a href="struct_r_c_c___c_r_s_synchro_info_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga50b7a89596fc4a355b8b895a96956998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_s_c_o___clock___source.html#ga50b7a89596fc4a355b8b895a96956998">RCC_LSCOSOURCE_LSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga50b7a89596fc4a355b8b895a96956998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2c71c02c7b79c1f12d2952e7cdba53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_s_c_o___clock___source.html#gaab2c71c02c7b79c1f12d2952e7cdba53">RCC_LSCOSOURCE_LSE</a>&#160;&#160;&#160;RCC_BDCR_LSCOSEL</td></tr>
<tr class="separator:gaab2c71c02c7b79c1f12d2952e7cdba53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45390869c206531ea6d98baefb2315ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_USART1</b>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga45390869c206531ea6d98baefb2315ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d259e3e1607db6e547d525043246387"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_USART2</b>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga5d259e3e1607db6e547d525043246387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8640cec93bf5d59d0f1beddd3bd7ec21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_USART3</b>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga8640cec93bf5d59d0f1beddd3bd7ec21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26dd46ff44eb9a532070bb3790ce0086"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_LPUART1</b>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:ga26dd46ff44eb9a532070bb3790ce0086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe21bb1cd8d7004373b236a8dd90fd92"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_I2C1</b>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="separator:gafe21bb1cd8d7004373b236a8dd90fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ca02c3ca6c548484cd1302c8adbb53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_I2C2</b>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="separator:gad3ca02c3ca6c548484cd1302c8adbb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa8ac7959aeb5b76fdd780fbc1754f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_I2C3</b>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="separator:ga9fa8ac7959aeb5b76fdd780fbc1754f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ca7e8b3726ee68934795277eb0cbce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_LPTIM1</b>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="separator:ga56ca7e8b3726ee68934795277eb0cbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5a57e48c326c3b477b8361f6f246b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_SAI1</b>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:ga9b5a57e48c326c3b477b8361f6f246b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9434a99ec49907a6d2ce7ee7e29deb75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_I2S</b>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:ga9434a99ec49907a6d2ce7ee7e29deb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb42dbf21f29d046443b8158f95fb81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_USB</b>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:gadcb42dbf21f29d046443b8158f95fb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0390b2c914194fb8ed71ec93c7b3bef1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_RNG</b>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga0390b2c914194fb8ed71ec93c7b3bef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822b9baf4154628d20cbe72a63537512"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_ADC12</b>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:ga822b9baf4154628d20cbe72a63537512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede03aaafb5319bb39767bf50182406f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_RTC</b>&#160;&#160;&#160;0x00080000U</td></tr>
<tr class="separator:gaede03aaafb5319bb39767bf50182406f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b28509687786167271f0eb84b80b124"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART1CLKSOURCE_PCLK2</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0b28509687786167271f0eb84b80b124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50441be9ccc8a7abbdba23cfd7f7286c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART1CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">RCC_CCIPR_USART1SEL_0</a></td></tr>
<tr class="separator:ga50441be9ccc8a7abbdba23cfd7f7286c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15818f4637d9721117cf6751ad79af28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART1CLKSOURCE_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">RCC_CCIPR_USART1SEL_1</a></td></tr>
<tr class="separator:ga15818f4637d9721117cf6751ad79af28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e82299a4295d0e5bf42950f99ddb39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART1CLKSOURCE_LSE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">RCC_CCIPR_USART1SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">RCC_CCIPR_USART1SEL_1</a>)</td></tr>
<tr class="separator:gac2e82299a4295d0e5bf42950f99ddb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab289cffbef2f41c7df1866d7da23e8ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART2CLKSOURCE_PCLK1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab289cffbef2f41c7df1866d7da23e8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06c008b4b6015e3a13fbbdbfe8d0121"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART2CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">RCC_CCIPR_USART2SEL_0</a></td></tr>
<tr class="separator:gab06c008b4b6015e3a13fbbdbfe8d0121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ca7c150d24aa19b3cdfff9859872fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART2CLKSOURCE_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">RCC_CCIPR_USART2SEL_1</a></td></tr>
<tr class="separator:gae2ca7c150d24aa19b3cdfff9859872fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95fa6fc4e888e6ea48d8f83ea4c0f4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART2CLKSOURCE_LSE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">RCC_CCIPR_USART2SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">RCC_CCIPR_USART2SEL_1</a>)</td></tr>
<tr class="separator:gae95fa6fc4e888e6ea48d8f83ea4c0f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62af493f9ff89147905aa00531380a91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART3CLKSOURCE_PCLK1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga62af493f9ff89147905aa00531380a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1275a7c4534a87c8892c5fc795316393"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART3CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f40ee5384baedc9f14ee2f1558286a">RCC_CCIPR_USART3SEL_0</a></td></tr>
<tr class="separator:ga1275a7c4534a87c8892c5fc795316393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b33821af3544a53ec417077be17d5a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART3CLKSOURCE_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d10091587b8184d315def88623e9b6">RCC_CCIPR_USART3SEL_1</a></td></tr>
<tr class="separator:ga30b33821af3544a53ec417077be17d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423ec12947162063f7f460798274793a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USART3CLKSOURCE_LSE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f40ee5384baedc9f14ee2f1558286a">RCC_CCIPR_USART3SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d10091587b8184d315def88623e9b6">RCC_CCIPR_USART3SEL_1</a>)</td></tr>
<tr class="separator:ga423ec12947162063f7f460798274793a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8158f86dafbb5879aed91b766f64f360"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LPUART1CLKSOURCE_PCLK1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga8158f86dafbb5879aed91b766f64f360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4723bf0172e21fcd0a1f85404c370d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LPUART1CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15">RCC_CCIPR_LPUART1SEL_0</a></td></tr>
<tr class="separator:gaec4723bf0172e21fcd0a1f85404c370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe5b8226a6804b33af9409d3de4986d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LPUART1CLKSOURCE_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de">RCC_CCIPR_LPUART1SEL_1</a></td></tr>
<tr class="separator:gacbe5b8226a6804b33af9409d3de4986d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12ce77cb8bf9ec5b4053c7c3df8d8a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LPUART1CLKSOURCE_LSE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15">RCC_CCIPR_LPUART1SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de">RCC_CCIPR_LPUART1SEL_1</a>)</td></tr>
<tr class="separator:gaf12ce77cb8bf9ec5b4053c7c3df8d8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc90800e3059c5e65977746386f651c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2C1CLKSOURCE_PCLK1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2fc90800e3059c5e65977746386f651c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a04c52a4f4665188e40cd7f4018ea3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2C1CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">RCC_CCIPR_I2C1SEL_0</a></td></tr>
<tr class="separator:ga1a04c52a4f4665188e40cd7f4018ea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5645524b292048cfe127da02ba9b3df7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2C1CLKSOURCE_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">RCC_CCIPR_I2C1SEL_1</a></td></tr>
<tr class="separator:ga5645524b292048cfe127da02ba9b3df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aad93752b3933f771ef44ad53afd6b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2C2CLKSOURCE_PCLK1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga8aad93752b3933f771ef44ad53afd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c973611f0026e17e06e140f708168d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2C2CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de86cec5bfb22251fc71089f81042a4">RCC_CCIPR_I2C2SEL_0</a></td></tr>
<tr class="separator:ga6c973611f0026e17e06e140f708168d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d1849bb1ec2df29cab79843441e3cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2C2CLKSOURCE_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5a9a7eca644074f5340a85bf1ea3645">RCC_CCIPR_I2C2SEL_1</a></td></tr>
<tr class="separator:gab2d1849bb1ec2df29cab79843441e3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32cf2e3b0c2d7988833577547ba5ad76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2C3CLKSOURCE_PCLK1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga32cf2e3b0c2d7988833577547ba5ad76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4bde7e23e661154eee079f3ef57c09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2C3CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004">RCC_CCIPR_I2C3SEL_0</a></td></tr>
<tr class="separator:ga3d4bde7e23e661154eee079f3ef57c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d4072c90a04b2393e49f05dc3c8fd2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2C3CLKSOURCE_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2">RCC_CCIPR_I2C3SEL_1</a></td></tr>
<tr class="separator:ga15d4072c90a04b2393e49f05dc3c8fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cdb170aad26d4c4d0860ad5b35b455"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LPTIM1CLKSOURCE_PCLK1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga40cdb170aad26d4c4d0860ad5b35b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6dc141d42b90f46a14f6dc653856055"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LPTIM1CLKSOURCE_LSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b">RCC_CCIPR_LPTIM1SEL_0</a></td></tr>
<tr class="separator:gac6dc141d42b90f46a14f6dc653856055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3194a321e6699246642dd78dcdefa7b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LPTIM1CLKSOURCE_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2">RCC_CCIPR_LPTIM1SEL_1</a></td></tr>
<tr class="separator:ga3194a321e6699246642dd78dcdefa7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f268c170b61a50711db963c02356874"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LPTIM1CLKSOURCE_LSE</b>&#160;&#160;&#160;RCC_CCIPR_LPTIM1SEL</td></tr>
<tr class="separator:ga6f268c170b61a50711db963c02356874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412c49fa6dc51ff4da071f02c5b69bd6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI1CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga412c49fa6dc51ff4da071f02c5b69bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8340f1b05a35966d08c1e547663b3ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI1CLKSOURCE_PLL</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5839e9de9112d61cae5e716a4878e7">RCC_CCIPR_SAI1SEL_0</a></td></tr>
<tr class="separator:gae8340f1b05a35966d08c1e547663b3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3850712bf0fad312964eb2a52dda5ee1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI1CLKSOURCE_EXT</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae00534cd8347338399de234e04279d">RCC_CCIPR_SAI1SEL_1</a></td></tr>
<tr class="separator:ga3850712bf0fad312964eb2a52dda5ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51eacd9e58396148246f8f45bc45190"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI1CLKSOURCE_HSI</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadae00534cd8347338399de234e04279d">RCC_CCIPR_SAI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5839e9de9112d61cae5e716a4878e7">RCC_CCIPR_SAI1SEL_0</a>)</td></tr>
<tr class="separator:gaa51eacd9e58396148246f8f45bc45190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85bc46bec28f0f8db5b86aa995b3a8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SCLKSOURCE_SYSCLK</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac85bc46bec28f0f8db5b86aa995b3a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166abe0c32c576af8c719c0b521642fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SCLKSOURCE_PLL</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedfeaeeb72229c03562f0c1a145963c5">RCC_CCIPR_I2S23SEL_0</a></td></tr>
<tr class="separator:ga166abe0c32c576af8c719c0b521642fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36ed164172cd329651775784798a3ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SCLKSOURCE_EXT</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4175acccc7833dd79b7a2e90dbc354f1">RCC_CCIPR_I2S23SEL_1</a></td></tr>
<tr class="separator:gaf36ed164172cd329651775784798a3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21a0874dd1a6b4c80897f2ab5f3e6cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SCLKSOURCE_HSI</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4175acccc7833dd79b7a2e90dbc354f1">RCC_CCIPR_I2S23SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaedfeaeeb72229c03562f0c1a145963c5">RCC_CCIPR_I2S23SEL_0</a>)</td></tr>
<tr class="separator:gaa21a0874dd1a6b4c80897f2ab5f3e6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0703612cc8c099955c74adcbf8ec0aa6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_RNGCLKSOURCE_HSI48</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0703612cc8c099955c74adcbf8ec0aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600007fdf65479d864fe0144cfbc260f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_RNGCLKSOURCE_PLL</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1af2495dfbb2dda93bc3b8f8a88ea1a">RCC_CCIPR_CLK48SEL_1</a></td></tr>
<tr class="separator:ga600007fdf65479d864fe0144cfbc260f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07d0cd905b63a05c953bc6e0daa9982"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USBCLKSOURCE_HSI48</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab07d0cd905b63a05c953bc6e0daa9982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8ae5c57a3a902a17308812ea888cf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_USBCLKSOURCE_PLL</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1af2495dfbb2dda93bc3b8f8a88ea1a">RCC_CCIPR_CLK48SEL_1</a></td></tr>
<tr class="separator:ga7c8ae5c57a3a902a17308812ea888cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ce09e6ffc28c58b4df8080c8ece958"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ADC12CLKSOURCE_NONE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga61ce09e6ffc28c58b4df8080c8ece958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5078ea7579aabaa750b00f36f381f77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ADC12CLKSOURCE_PLL</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20ddb3cd4d1fd5d96332afe3ae38d8f4">RCC_CCIPR_ADC12SEL_0</a></td></tr>
<tr class="separator:gaf5078ea7579aabaa750b00f36f381f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01636f75c20c23ddac3f8f36ca695421"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ADC12CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad9ad01be4f7e68ef4109afec3df8f">RCC_CCIPR_ADC12SEL_1</a></td></tr>
<tr class="separator:ga01636f75c20c23ddac3f8f36ca695421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b28da23df63fe2a235536edd669d8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1f64187c69e561662e99b8d1cac3ac4">EXTI_IMR1_IM19</a></td></tr>
<tr class="separator:ga9b28da23df63fe2a235536edd669d8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccbdb370beb2773f46e0b06c9ab648d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CRS_NONE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2ccbdb370beb2773f46e0b06c9ab648d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d32f733245dcf68f24b0f5eea7d0fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CRS_TIMEOUT</b>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga75d32f733245dcf68f24b0f5eea7d0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504077e15ea9710a0ae89b4fe45492e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CRS_SYNCOK</b>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga504077e15ea9710a0ae89b4fe45492e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efe7a0a04d56b56f3f5231b8f554258"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CRS_SYNCWARN</b>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga1efe7a0a04d56b56f3f5231b8f554258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2768c937149c68dc19d03adcef1afb99"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CRS_SYNCERR</b>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga2768c937149c68dc19d03adcef1afb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76117c3ea462c88bf6cd3a0ff37a8c31"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CRS_SYNCMISS</b>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="separator:ga76117c3ea462c88bf6cd3a0ff37a8c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8442b9afa0823a03695ad813c3277c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CRS_TRIMOVF</b>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:ga3b8442b9afa0823a03695ad813c3277c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f877a20415f2d7d41458b32ed41b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_source.html#ga79f877a20415f2d7d41458b32ed41b4a">RCC_CRS_SYNC_SOURCE_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga79f877a20415f2d7d41458b32ed41b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd7c7d911ef1228fbc7ac4533527026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_source.html#gaacd7c7d911ef1228fbc7ac4533527026">RCC_CRS_SYNC_SOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85cd0182bf6bbb7088991ff04c612e20">CRS_CFGR_SYNCSRC_0</a></td></tr>
<tr class="separator:gaacd7c7d911ef1228fbc7ac4533527026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808a62e210e4af53b1b6c6d8279d83ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_source.html#ga808a62e210e4af53b1b6c6d8279d83ad">RCC_CRS_SYNC_SOURCE_USB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2d2f4200ea8754386aab5947b40721d">CRS_CFGR_SYNCSRC_1</a></td></tr>
<tr class="separator:ga808a62e210e4af53b1b6c6d8279d83ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60aae5d8cd38a3ace894df002aa14a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_divider.html#ga60aae5d8cd38a3ace894df002aa14a14">RCC_CRS_SYNC_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga60aae5d8cd38a3ace894df002aa14a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f75c52f4ac93c112c8bb76943ed7ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_divider.html#ga2f75c52f4ac93c112c8bb76943ed7ccc">RCC_CRS_SYNC_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga386136633d2d7330e0ac5ca183c292de">CRS_CFGR_SYNCDIV_0</a></td></tr>
<tr class="separator:ga2f75c52f4ac93c112c8bb76943ed7ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd65fae74865d415912220f0db616f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_divider.html#gacd65fae74865d415912220f0db616f56">RCC_CRS_SYNC_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae595c852cabc78e8bc9055625d68ca54">CRS_CFGR_SYNCDIV_1</a></td></tr>
<tr class="separator:gacd65fae74865d415912220f0db616f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bd5dac3b5d22a86bc3c8d9a355768a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_divider.html#gad2bd5dac3b5d22a86bc3c8d9a355768a">RCC_CRS_SYNC_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae595c852cabc78e8bc9055625d68ca54">CRS_CFGR_SYNCDIV_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga386136633d2d7330e0ac5ca183c292de">CRS_CFGR_SYNCDIV_0</a>)</td></tr>
<tr class="separator:gad2bd5dac3b5d22a86bc3c8d9a355768a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f30090710f3722cc59e7b7d4c079781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_divider.html#ga6f30090710f3722cc59e7b7d4c079781">RCC_CRS_SYNC_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42">CRS_CFGR_SYNCDIV_2</a></td></tr>
<tr class="separator:ga6f30090710f3722cc59e7b7d4c079781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c41b5ff0a49c91a3bdf281273d22618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_divider.html#ga1c41b5ff0a49c91a3bdf281273d22618">RCC_CRS_SYNC_DIV32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42">CRS_CFGR_SYNCDIV_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga386136633d2d7330e0ac5ca183c292de">CRS_CFGR_SYNCDIV_0</a>)</td></tr>
<tr class="separator:ga1c41b5ff0a49c91a3bdf281273d22618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d81304197848a0f790cf52ad3280d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_divider.html#gad5d81304197848a0f790cf52ad3280d8">RCC_CRS_SYNC_DIV64</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42">CRS_CFGR_SYNCDIV_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae595c852cabc78e8bc9055625d68ca54">CRS_CFGR_SYNCDIV_1</a>)</td></tr>
<tr class="separator:gad5d81304197848a0f790cf52ad3280d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c555a684def76ffe90d24070a3216b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_divider.html#ga10c555a684def76ffe90d24070a3216b">RCC_CRS_SYNC_DIV128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0b3ee2ab042802997e57d788c640647">CRS_CFGR_SYNCDIV</a></td></tr>
<tr class="separator:ga10c555a684def76ffe90d24070a3216b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b110dba008269ae6d62c2804d7ccc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_polarity.html#ga06b110dba008269ae6d62c2804d7ccc2">RCC_CRS_SYNC_POLARITY_RISING</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga06b110dba008269ae6d62c2804d7ccc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83df3c5d82e29fccb0a3b2bb6541972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___synchro_polarity.html#ga83df3c5d82e29fccb0a3b2bb6541972b">RCC_CRS_SYNC_POLARITY_FALLING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab28395cefb0927f2118a9a840a2e2d71">CRS_CFGR_SYNCPOL</a></td></tr>
<tr class="separator:ga83df3c5d82e29fccb0a3b2bb6541972b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fb36e52e566983f29bd38a4c828475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___reload_value_default.html#ga72fb36e52e566983f29bd38a4c828475">RCC_CRS_RELOADVALUE_DEFAULT</a>&#160;&#160;&#160;0x0000BB7FU</td></tr>
<tr class="separator:ga72fb36e52e566983f29bd38a4c828475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a53a407ed3b83f549a6b164092406db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___error_limit_default.html#ga7a53a407ed3b83f549a6b164092406db">RCC_CRS_ERRORLIMIT_DEFAULT</a>&#160;&#160;&#160;0x00000022U</td></tr>
<tr class="separator:ga7a53a407ed3b83f549a6b164092406db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04131515a55d3cc641bcec970f84e1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___h_s_i48_calibration_default.html#ga04131515a55d3cc641bcec970f84e1a8">RCC_CRS_HSI48CALIBRATION_DEFAULT</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:ga04131515a55d3cc641bcec970f84e1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7eefdcd81e04c21e86f21e01d38f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___freq_error_direction.html#ga7e7eefdcd81e04c21e86f21e01d38f1d">RCC_CRS_FREQERRORDIR_UP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga7e7eefdcd81e04c21e86f21e01d38f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb5696af29dd680a7250f31c20ab8d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___freq_error_direction.html#gacb5696af29dd680a7250f31c20ab8d64">RCC_CRS_FREQERRORDIR_DOWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91196b059d8ff52c4f28bc964c8a446a">CRS_ISR_FEDIR</a></td></tr>
<tr class="separator:gacb5696af29dd680a7250f31c20ab8d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772a7eb77eaea0622fb3e3b20275a37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga772a7eb77eaea0622fb3e3b20275a37f">RCC_CRS_IT_SYNCOK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga246a4b3d840b5b9a18f6ea414fc48297">CRS_CR_SYNCOKIE</a></td></tr>
<tr class="separator:ga772a7eb77eaea0622fb3e3b20275a37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9e2cbfa3fd8d7c18f81685c24a394f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga8b9e2cbfa3fd8d7c18f81685c24a394f">RCC_CRS_IT_SYNCWARN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac27fb8e1741d3b5c19a527955eb00bad">CRS_CR_SYNCWARNIE</a></td></tr>
<tr class="separator:ga8b9e2cbfa3fd8d7c18f81685c24a394f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a198f277ff33e6fd5a9c2a6ad908b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga01a198f277ff33e6fd5a9c2a6ad908b9">RCC_CRS_IT_ERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac616bbfe903ec7cc2be289db5fba0fe5">CRS_CR_ERRIE</a></td></tr>
<tr class="separator:ga01a198f277ff33e6fd5a9c2a6ad908b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2de3907d21dfaea6b2444d66adfe13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gadf2de3907d21dfaea6b2444d66adfe13">RCC_CRS_IT_ESYNC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3831818c762e279f698faf27f4e7db4a">CRS_CR_ESYNCIE</a></td></tr>
<tr class="separator:gadf2de3907d21dfaea6b2444d66adfe13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf464654bbdfda5b86982fc4aa5b5a031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gaf464654bbdfda5b86982fc4aa5b5a031">RCC_CRS_IT_SYNCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac616bbfe903ec7cc2be289db5fba0fe5">CRS_CR_ERRIE</a></td></tr>
<tr class="separator:gaf464654bbdfda5b86982fc4aa5b5a031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b25a96e779b2f7ee3223101109ee33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gac6b25a96e779b2f7ee3223101109ee33">RCC_CRS_IT_SYNCMISS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac616bbfe903ec7cc2be289db5fba0fe5">CRS_CR_ERRIE</a></td></tr>
<tr class="separator:gac6b25a96e779b2f7ee3223101109ee33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031f913312b8af1f38dc7c5adcd716f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga031f913312b8af1f38dc7c5adcd716f1">RCC_CRS_IT_TRIMOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac616bbfe903ec7cc2be289db5fba0fe5">CRS_CR_ERRIE</a></td></tr>
<tr class="separator:ga031f913312b8af1f38dc7c5adcd716f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e1ae14c7854ca42faf5379bea5ac39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga27e1ae14c7854ca42faf5379bea5ac39">RCC_CRS_FLAG_SYNCOK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0a9b5f8992ead0ad76fbb08a5e32419">CRS_ISR_SYNCOKF</a></td></tr>
<tr class="separator:ga27e1ae14c7854ca42faf5379bea5ac39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga244c3ca47b8099a79212ab10d8e823c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga244c3ca47b8099a79212ab10d8e823c9">RCC_CRS_FLAG_SYNCWARN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33a79fec47400ab363bbf5b4b9f2b5">CRS_ISR_SYNCWARNF</a></td></tr>
<tr class="separator:ga244c3ca47b8099a79212ab10d8e823c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92be7705ece62c427a262355305527fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga92be7705ece62c427a262355305527fa">RCC_CRS_FLAG_ERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963b451a4ca8890ee3d323304f0b9298">CRS_ISR_ERRF</a></td></tr>
<tr class="separator:ga92be7705ece62c427a262355305527fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10697d7c12b710c52c26db522c11986b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga10697d7c12b710c52c26db522c11986b">RCC_CRS_FLAG_ESYNC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4d424be7915f9660ecb19c234a8f">CRS_ISR_ESYNCF</a></td></tr>
<tr class="separator:ga10697d7c12b710c52c26db522c11986b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49f59e34225920835b69a34f1b4c02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80d05ae1142788a65444c0463a26bcfb">CRS_ISR_SYNCERR</a></td></tr>
<tr class="separator:gad49f59e34225920835b69a34f1b4c02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78549e9f343ad843d6e5d45b4e08433c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2241bd51b436f7b381ad410124aec5">CRS_ISR_SYNCMISS</a></td></tr>
<tr class="separator:ga78549e9f343ad843d6e5d45b4e08433c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4c324494f9c6469e53d225242c73d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3852f10eb46159b7888c71e6d9cec3b">CRS_ISR_TRIMOVF</a></td></tr>
<tr class="separator:ga4c4c324494f9c6469e53d225242c73d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a>(__USART1_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_USART1SEL, (__USART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">More...</a><br /></td></tr>
<tr class="separator:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_USART1SEL))</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">More...</a><br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_USART2SEL, (__USART2_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <a href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">More...</a><br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_USART2SEL))</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">More...</a><br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732383844537c59f16d5882a8fa1670d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d">__HAL_RCC_USART3_CONFIG</a>(__USART3_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_USART3SEL, (__USART3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga732383844537c59f16d5882a8fa1670d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART3 clock (USART3CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d">More...</a><br /></td></tr>
<tr class="separator:ga732383844537c59f16d5882a8fa1670d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378">__HAL_RCC_GET_USART3_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_USART3SEL))</td></tr>
<tr class="memdesc:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART3 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378">More...</a><br /></td></tr>
<tr class="separator:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85728cc36ce921048d46f6f9be3bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">__HAL_RCC_LPUART1_CONFIG</a>(__LPUART1_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_LPUART1SEL, (__LPUART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:gac85728cc36ce921048d46f6f9be3bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPUART1 clock (LPUART1CLK).  <a href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">More...</a><br /></td></tr>
<tr class="separator:gac85728cc36ce921048d46f6f9be3bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_LPUART1SEL))</td></tr>
<tr class="memdesc:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPUART1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">More...</a><br /></td></tr>
<tr class="separator:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_I2C1SEL, (__I2C1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">More...</a><br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_I2C1SEL))</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">More...</a><br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49280a374f55802d8063a083350572ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab">__HAL_RCC_I2C2_CONFIG</a>(__I2C2_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_I2C2SEL, (__I2C2_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga49280a374f55802d8063a083350572ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C2 clock (I2C2CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab">More...</a><br /></td></tr>
<tr class="separator:ga49280a374f55802d8063a083350572ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374d6807df83720c548fdea1d86d3852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852">__HAL_RCC_GET_I2C2_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_I2C2SEL))</td></tr>
<tr class="memdesc:ga374d6807df83720c548fdea1d86d3852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C2 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852">More...</a><br /></td></tr>
<tr class="separator:ga374d6807df83720c548fdea1d86d3852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">__HAL_RCC_I2C3_CONFIG</a>(__I2C3_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_I2C3SEL, (__I2C3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C3 clock (I2C3CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">More...</a><br /></td></tr>
<tr class="separator:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a897c77611227b305f8dde521c0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">__HAL_RCC_GET_I2C3_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_I2C3SEL))</td></tr>
<tr class="memdesc:gac1a897c77611227b305f8dde521c0d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C3 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">More...</a><br /></td></tr>
<tr class="separator:gac1a897c77611227b305f8dde521c0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_LPTIM1SEL, (__LPTIM1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <a href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">More...</a><br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_LPTIM1SEL))</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">More...</a><br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07478b1f46ceb538cf11afe64e3319f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad07478b1f46ceb538cf11afe64e3319f">__HAL_RCC_SAI1_CONFIG</a>(__SAI1_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_SAI1SEL, (__SAI1_CLKSOURCE__))</td></tr>
<tr class="memdesc:gad07478b1f46ceb538cf11afe64e3319f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SAI1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#gad07478b1f46ceb538cf11afe64e3319f">More...</a><br /></td></tr>
<tr class="separator:gad07478b1f46ceb538cf11afe64e3319f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">__HAL_RCC_GET_SAI1_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_SAI1SEL))</td></tr>
<tr class="memdesc:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the SAI1 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">More...</a><br /></td></tr>
<tr class="separator:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209481fd3ab814db3aaa99174e414704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga209481fd3ab814db3aaa99174e414704">__HAL_RCC_I2S_CONFIG</a>(__I2S_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_I2S23SEL, (__I2S_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga209481fd3ab814db3aaa99174e414704"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2S clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga209481fd3ab814db3aaa99174e414704">More...</a><br /></td></tr>
<tr class="separator:ga209481fd3ab814db3aaa99174e414704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a15f6428cdb7c430d2171e7c317cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6a15f6428cdb7c430d2171e7c317cc7">__HAL_RCC_GET_I2S_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_I2S23SEL)))</td></tr>
<tr class="memdesc:gad6a15f6428cdb7c430d2171e7c317cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2S clock source.  <a href="group___r_c_c_ex___exported___macros.html#gad6a15f6428cdb7c430d2171e7c317cc7">More...</a><br /></td></tr>
<tr class="separator:gad6a15f6428cdb7c430d2171e7c317cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">__HAL_RCC_RNG_CONFIG</a>(__RNG_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_CLK48SEL, (__RNG_CLKSOURCE__))</td></tr>
<tr class="memdesc:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">More...</a><br /></td></tr>
<tr class="separator:gae4028fc77f79b25d655d43c5e0cd9b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f27c485f7252991877f8e423b73d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_CLK48SEL))</td></tr>
<tr class="memdesc:gad8f27c485f7252991877f8e423b73d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RNG clock.  <a href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">More...</a><br /></td></tr>
<tr class="separator:gad8f27c485f7252991877f8e423b73d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95d285bfa53cbad467c15724c31b36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad95d285bfa53cbad467c15724c31b36b">__HAL_RCC_ADC12_CONFIG</a>(__ADC12_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_ADC12SEL, (__ADC12_CLKSOURCE__))</td></tr>
<tr class="memdesc:gad95d285bfa53cbad467c15724c31b36b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the ADC12 interface clock.  <a href="group___r_c_c_ex___exported___macros.html#gad95d285bfa53cbad467c15724c31b36b">More...</a><br /></td></tr>
<tr class="separator:gad95d285bfa53cbad467c15724c31b36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9121a3d4947df923549edb5c123d3265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9121a3d4947df923549edb5c123d3265">__HAL_RCC_GET_ADC12_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CCIPR, RCC_CCIPR_ADC12SEL))</td></tr>
<tr class="memdesc:ga9121a3d4947df923549edb5c123d3265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ADC12 clock source.  <a href="group___r_c_c_ex___exported___macros.html#ga9121a3d4947df923549edb5c123d3265">More...</a><br /></td></tr>
<tr class="separator:ga9121a3d4947df923549edb5c123d3265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca78bb6fbfed8a31ef7ee030d424b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gafca78bb6fbfed8a31ef7ee030d424b50">__HAL_RCC_LSECSS_EXTI_ENABLE_IT</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;IMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:gafca78bb6fbfed8a31ef7ee030d424b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the RCC LSE CSS Extended Interrupt Line.  <a href="group___r_c_c_ex___flags___interrupts___management.html#gafca78bb6fbfed8a31ef7ee030d424b50">More...</a><br /></td></tr>
<tr class="separator:gafca78bb6fbfed8a31ef7ee030d424b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c2a31f367b8085be517e315b8c0196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gaa5c2a31f367b8085be517e315b8c0196">__HAL_RCC_LSECSS_EXTI_DISABLE_IT</a>()&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;IMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:gaa5c2a31f367b8085be517e315b8c0196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RCC LSE CSS Extended Interrupt Line.  <a href="group___r_c_c_ex___flags___interrupts___management.html#gaa5c2a31f367b8085be517e315b8c0196">More...</a><br /></td></tr>
<tr class="separator:gaa5c2a31f367b8085be517e315b8c0196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f8173d2752512c30375c9ca7890fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gad5f8173d2752512c30375c9ca7890fbc">__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;EMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:gad5f8173d2752512c30375c9ca7890fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the RCC LSE CSS Event Line.  <a href="group___r_c_c_ex___flags___interrupts___management.html#gad5f8173d2752512c30375c9ca7890fbc">More...</a><br /></td></tr>
<tr class="separator:gad5f8173d2752512c30375c9ca7890fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20711e52b237c9c598c87d5329a9700f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga20711e52b237c9c598c87d5329a9700f">__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT</a>()&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;EMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga20711e52b237c9c598c87d5329a9700f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RCC LSE CSS Event Line.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga20711e52b237c9c598c87d5329a9700f">More...</a><br /></td></tr>
<tr class="separator:ga20711e52b237c9c598c87d5329a9700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a0bf105427b24b377125346b2e597d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga45a0bf105427b24b377125346b2e597d">__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;FTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga45a0bf105427b24b377125346b2e597d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the RCC LSE CSS Extended Interrupt Falling Trigger.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga45a0bf105427b24b377125346b2e597d">More...</a><br /></td></tr>
<tr class="separator:ga45a0bf105427b24b377125346b2e597d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8a28d3896b67495b996d001084885e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga5b8a28d3896b67495b996d001084885e">__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE</a>()&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;FTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga5b8a28d3896b67495b996d001084885e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RCC LSE CSS Extended Interrupt Falling Trigger.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga5b8a28d3896b67495b996d001084885e">More...</a><br /></td></tr>
<tr class="separator:ga5b8a28d3896b67495b996d001084885e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14487ed9c109cb494cae4a9762b7c294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga14487ed9c109cb494cae4a9762b7c294">__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;RTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga14487ed9c109cb494cae4a9762b7c294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the RCC LSE CSS Extended Interrupt Rising Trigger.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga14487ed9c109cb494cae4a9762b7c294">More...</a><br /></td></tr>
<tr class="separator:ga14487ed9c109cb494cae4a9762b7c294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2746b06cbf0f080a600f3f895c95f3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga2746b06cbf0f080a600f3f895c95f3fb">__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE</a>()&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;RTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga2746b06cbf0f080a600f3f895c95f3fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RCC LSE CSS Extended Interrupt Rising Trigger.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga2746b06cbf0f080a600f3f895c95f3fb">More...</a><br /></td></tr>
<tr class="separator:ga2746b06cbf0f080a600f3f895c95f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075e9194bfc08b5da32af130a74e7cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga075e9194bfc08b5da32af130a74e7cb4">__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE</a>()</td></tr>
<tr class="memdesc:ga075e9194bfc08b5da32af130a74e7cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the RCC LSE CSS Extended Interrupt Rising &amp; Falling Trigger.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga075e9194bfc08b5da32af130a74e7cb4">More...</a><br /></td></tr>
<tr class="separator:ga075e9194bfc08b5da32af130a74e7cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea34070069d535080039e3067aba82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gacea34070069d535080039e3067aba82d">__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE</a>()</td></tr>
<tr class="memdesc:gacea34070069d535080039e3067aba82d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RCC LSE CSS Extended Interrupt Rising &amp; Falling Trigger.  <a href="group___r_c_c_ex___flags___interrupts___management.html#gacea34070069d535080039e3067aba82d">More...</a><br /></td></tr>
<tr class="separator:gacea34070069d535080039e3067aba82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fa248e1dd8c7258a50ba03c4e2ff85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga65fa248e1dd8c7258a50ba03c4e2ff85">__HAL_RCC_LSECSS_EXTI_GET_FLAG</a>()&#160;&#160;&#160;(READ_BIT(EXTI-&gt;PR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>) == <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga65fa248e1dd8c7258a50ba03c4e2ff85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified RCC LSE CSS EXTI interrupt flag is set or not.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga65fa248e1dd8c7258a50ba03c4e2ff85">More...</a><br /></td></tr>
<tr class="separator:ga65fa248e1dd8c7258a50ba03c4e2ff85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6171e2da4b75a993142330025862864f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga6171e2da4b75a993142330025862864f">__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG</a>()&#160;&#160;&#160;WRITE_REG(EXTI-&gt;PR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga6171e2da4b75a993142330025862864f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC LSE CSS EXTI flag.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga6171e2da4b75a993142330025862864f">More...</a><br /></td></tr>
<tr class="separator:ga6171e2da4b75a993142330025862864f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a7ed26daae142eb6cce551728ee88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gac5a7ed26daae142eb6cce551728ee88c">__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;SWIER1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:gac5a7ed26daae142eb6cce551728ee88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a Software interrupt on the RCC LSE CSS EXTI line.  <a href="group___r_c_c_ex___flags___interrupts___management.html#gac5a7ed26daae142eb6cce551728ee88c">More...</a><br /></td></tr>
<tr class="separator:gac5a7ed26daae142eb6cce551728ee88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a58e5b7b665d6fdd5af5f444d8ca8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gae7a58e5b7b665d6fdd5af5f444d8ca8a">__HAL_RCC_CRS_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;SET_BIT(CRS-&gt;CR, (__INTERRUPT__))</td></tr>
<tr class="memdesc:gae7a58e5b7b665d6fdd5af5f444d8ca8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified CRS interrupts.  <a href="group___r_c_c_ex___flags___interrupts___management.html#gae7a58e5b7b665d6fdd5af5f444d8ca8a">More...</a><br /></td></tr>
<tr class="separator:gae7a58e5b7b665d6fdd5af5f444d8ca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83218d96e4d75af9508a18cb81ad1254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga83218d96e4d75af9508a18cb81ad1254">__HAL_RCC_CRS_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;CLEAR_BIT(CRS-&gt;CR, (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga83218d96e4d75af9508a18cb81ad1254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified CRS interrupts.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga83218d96e4d75af9508a18cb81ad1254">More...</a><br /></td></tr>
<tr class="separator:ga83218d96e4d75af9508a18cb81ad1254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86642491c37c596d1c07699030d40d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga86642491c37c596d1c07699030d40d48">__HAL_RCC_CRS_GET_IT_SOURCE</a>(__INTERRUPT__)&#160;&#160;&#160;((READ_BIT(CRS-&gt;CR, (__INTERRUPT__)) != 0U) ? SET : RESET)</td></tr>
<tr class="memdesc:ga86642491c37c596d1c07699030d40d48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the CRS interrupt has occurred or not.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga86642491c37c596d1c07699030d40d48">More...</a><br /></td></tr>
<tr class="separator:ga86642491c37c596d1c07699030d40d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5b57880a8c7e917998d0c6a73351fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga4c5b57880a8c7e917998d0c6a73351fb">RCC_CRS_IT_ERROR_MASK</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga031f913312b8af1f38dc7c5adcd716f1">RCC_CRS_IT_TRIMOVF</a> | <a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gaf464654bbdfda5b86982fc4aa5b5a031">RCC_CRS_IT_SYNCERR</a> | <a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gac6b25a96e779b2f7ee3223101109ee33">RCC_CRS_IT_SYNCMISS</a>)</td></tr>
<tr class="memdesc:ga4c5b57880a8c7e917998d0c6a73351fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the CRS interrupt pending bits.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga4c5b57880a8c7e917998d0c6a73351fb">More...</a><br /></td></tr>
<tr class="separator:ga4c5b57880a8c7e917998d0c6a73351fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7ada1acec652afe441dfc4515e18be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga8f7ada1acec652afe441dfc4515e18be">__HAL_RCC_CRS_CLEAR_IT</a>(__INTERRUPT__)</td></tr>
<tr class="separator:ga8f7ada1acec652afe441dfc4515e18be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40507a114061cddd85528ecc7555e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gad40507a114061cddd85528ecc7555e1b">__HAL_RCC_CRS_GET_FLAG</a>(__FLAG__)&#160;&#160;&#160;(READ_BIT(CRS-&gt;ISR, (__FLAG__)) == (__FLAG__))</td></tr>
<tr class="memdesc:gad40507a114061cddd85528ecc7555e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified CRS flag is set or not.  <a href="group___r_c_c_ex___flags___interrupts___management.html#gad40507a114061cddd85528ecc7555e1b">More...</a><br /></td></tr>
<tr class="separator:gad40507a114061cddd85528ecc7555e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39626ad9573958c96dccc66d13b1b6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga39626ad9573958c96dccc66d13b1b6fe">RCC_CRS_FLAG_ERROR_MASK</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a> | <a class="el" href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a> | <a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a>)</td></tr>
<tr class="memdesc:ga39626ad9573958c96dccc66d13b1b6fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the CRS specified FLAG.  <a href="group___r_c_c_ex___flags___interrupts___management.html#ga39626ad9573958c96dccc66d13b1b6fe">More...</a><br /></td></tr>
<tr class="separator:ga39626ad9573958c96dccc66d13b1b6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b5160a2401847e5b9410c9a01e5922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gaf8b5160a2401847e5b9410c9a01e5922">__HAL_RCC_CRS_CLEAR_FLAG</a>(__FLAG__)</td></tr>
<tr class="separator:gaf8b5160a2401847e5b9410c9a01e5922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59fe9365920d435138c487b85068cab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#ga59fe9365920d435138c487b85068cab0">__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE</a>()&#160;&#160;&#160;SET_BIT(CRS-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gace21476d647129c935f84daf84d91699">CRS_CR_CEN</a>)</td></tr>
<tr class="memdesc:ga59fe9365920d435138c487b85068cab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the oscillator clock for frequency error counter.  <a href="group___r_c_c_ex___c_r_s___extended___features.html#ga59fe9365920d435138c487b85068cab0">More...</a><br /></td></tr>
<tr class="separator:ga59fe9365920d435138c487b85068cab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d96e3857c138d9a313f74de163e833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#ga92d96e3857c138d9a313f74de163e833">__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE</a>()&#160;&#160;&#160;CLEAR_BIT(CRS-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gace21476d647129c935f84daf84d91699">CRS_CR_CEN</a>)</td></tr>
<tr class="memdesc:ga92d96e3857c138d9a313f74de163e833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the oscillator clock for frequency error counter.  <a href="group___r_c_c_ex___c_r_s___extended___features.html#ga92d96e3857c138d9a313f74de163e833">More...</a><br /></td></tr>
<tr class="separator:ga92d96e3857c138d9a313f74de163e833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed68fe74d544b1c602aa5a22a7af786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#gabed68fe74d544b1c602aa5a22a7af786">__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE</a>()&#160;&#160;&#160;SET_BIT(CRS-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gafa48432b942f1896e05a2eff91178edd">CRS_CR_AUTOTRIMEN</a>)</td></tr>
<tr class="memdesc:gabed68fe74d544b1c602aa5a22a7af786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic hardware adjustment of TRIM bits.  <a href="group___r_c_c_ex___c_r_s___extended___features.html#gabed68fe74d544b1c602aa5a22a7af786">More...</a><br /></td></tr>
<tr class="separator:gabed68fe74d544b1c602aa5a22a7af786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3b49219a5d79ba0688074b56d33122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#ga1a3b49219a5d79ba0688074b56d33122">__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE</a>()&#160;&#160;&#160;CLEAR_BIT(CRS-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gafa48432b942f1896e05a2eff91178edd">CRS_CR_AUTOTRIMEN</a>)</td></tr>
<tr class="memdesc:ga1a3b49219a5d79ba0688074b56d33122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the automatic hardware adjustment of TRIM bits.  <a href="group___r_c_c_ex___c_r_s___extended___features.html#ga1a3b49219a5d79ba0688074b56d33122">More...</a><br /></td></tr>
<tr class="separator:ga1a3b49219a5d79ba0688074b56d33122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c48aa81c5416362a3cbb499754754a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#ga5c48aa81c5416362a3cbb499754754a1">__HAL_RCC_CRS_RELOADVALUE_CALCULATE</a>(__FTARGET__,  __FSYNC__)&#160;&#160;&#160;(((__FTARGET__) / (__FSYNC__)) - 1U)</td></tr>
<tr class="memdesc:ga5c48aa81c5416362a3cbb499754754a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to calculate reload value to be set in CRS register according to target and sync frequencies.  <a href="group___r_c_c_ex___c_r_s___extended___features.html#ga5c48aa81c5416362a3cbb499754754a1">More...</a><br /></td></tr>
<tr class="separator:ga5c48aa81c5416362a3cbb499754754a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb006f66c765cfb0b4b53a05d3d13a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga8fb006f66c765cfb0b4b53a05d3d13a0">IS_RCC_LSCOSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga8fb006f66c765cfb0b4b53a05d3d13a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6003fec797edb43f2d69424cf9da6a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga6003fec797edb43f2d69424cf9da6a2b">IS_RCC_USART1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga6003fec797edb43f2d69424cf9da6a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0871c1f91966bdd646d4b583ed16f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gad0871c1f91966bdd646d4b583ed16f1b">IS_RCC_USART2CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gad0871c1f91966bdd646d4b583ed16f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d54ac1406a5df8dbae8ee7527252d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga3d54ac1406a5df8dbae8ee7527252d41">IS_RCC_USART3CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga3d54ac1406a5df8dbae8ee7527252d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1460e301aee805e26a6f6a4936213bd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga1460e301aee805e26a6f6a4936213bd5">IS_RCC_LPUART1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga1460e301aee805e26a6f6a4936213bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08abf8048ad8806f0fb9199ee3095436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga08abf8048ad8806f0fb9199ee3095436">IS_RCC_I2C1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga08abf8048ad8806f0fb9199ee3095436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d868f8ccbb3bcdd2b573e0475219f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga06d868f8ccbb3bcdd2b573e0475219f0">IS_RCC_I2C2CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga06d868f8ccbb3bcdd2b573e0475219f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf8b9f78ff28b99e0ec6c3f4bf9eb5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga7bf8b9f78ff28b99e0ec6c3f4bf9eb5a">IS_RCC_I2C3CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga7bf8b9f78ff28b99e0ec6c3f4bf9eb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff0181ecf68326dc8c783420c5e7935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga2ff0181ecf68326dc8c783420c5e7935">IS_RCC_LPTIM1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga2ff0181ecf68326dc8c783420c5e7935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e8fae4f03e81582257d8bc018e88d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gad4e8fae4f03e81582257d8bc018e88d9">IS_RCC_SAI1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gad4e8fae4f03e81582257d8bc018e88d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7671064db66a8e2fb820dd2f9ddc757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gab7671064db66a8e2fb820dd2f9ddc757">IS_RCC_I2SCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gab7671064db66a8e2fb820dd2f9ddc757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24e40974218456ca273b7d4710bdedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gaa24e40974218456ca273b7d4710bdedc">IS_RCC_RNGCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gaa24e40974218456ca273b7d4710bdedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4481e8db418f0ff26ba36937a4cdfe9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga4481e8db418f0ff26ba36937a4cdfe9f">IS_RCC_ADC12CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga4481e8db418f0ff26ba36937a4cdfe9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd1229d31ed8850789d9e4a144f8308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga2fd1229d31ed8850789d9e4a144f8308">IS_RCC_CRS_SYNC_SOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga2fd1229d31ed8850789d9e4a144f8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1219bf86f53408e2fe7f6635af114a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gaea1219bf86f53408e2fe7f6635af114a">IS_RCC_CRS_SYNC_DIV</a>(__DIV__)</td></tr>
<tr class="separator:gaea1219bf86f53408e2fe7f6635af114a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50c54ca7f73196e1ba4d5e57cff4f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gab50c54ca7f73196e1ba4d5e57cff4f0c">IS_RCC_CRS_SYNC_POLARITY</a>(__POLARITY__)</td></tr>
<tr class="separator:gab50c54ca7f73196e1ba4d5e57cff4f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5287c3fd0e1fbaf6dfe6f49e129c89"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_CRS_RELOADVALUE</b>(__VALUE__)&#160;&#160;&#160;(((__VALUE__) &lt;= 0xFFFFU))</td></tr>
<tr class="separator:gadd5287c3fd0e1fbaf6dfe6f49e129c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3cf3243c3534e979173808f3aa5242c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_CRS_ERRORLIMIT</b>(__VALUE__)&#160;&#160;&#160;(((__VALUE__) &lt;= 0xFFU))</td></tr>
<tr class="separator:gac3cf3243c3534e979173808f3aa5242c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18f27194a0568a5e4c175aab9ca78a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_CRS_HSI48CALIBRATION</b>(__VALUE__)&#160;&#160;&#160;(((__VALUE__) &lt;= 0x3FU))</td></tr>
<tr class="separator:ga2a18f27194a0568a5e4c175aab9ca78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab22edfb0bac18a208650b6a7aa96156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gaab22edfb0bac18a208650b6a7aa96156">IS_RCC_CRS_FREQERRORDIR</a>(__DIR__)</td></tr>
<tr class="separator:gaab22edfb0bac18a208650b6a7aa96156"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_PeriphCLKConfig</b> (<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr class="separator:ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754fc5136c63ad52b7c459aafc8a3927"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_GetPeriphCLKConfig</b> (<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr class="separator:ga754fc5136c63ad52b7c459aafc8a3927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14acaeb88163a6bb0839470b753ba1bd"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_GetPeriphCLKFreq</b> (uint32_t PeriphClk)</td></tr>
<tr class="separator:ga14acaeb88163a6bb0839470b753ba1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d237da5647613e86a997794b864f0fa"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_EnableLSECSS</b> (void)</td></tr>
<tr class="separator:ga7d237da5647613e86a997794b864f0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5959cd3a8acfbed2c967f7b2336151c"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_DisableLSECSS</b> (void)</td></tr>
<tr class="separator:gae5959cd3a8acfbed2c967f7b2336151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddfc54f96412cceafa11f4a6389e261"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_EnableLSECSS_IT</b> (void)</td></tr>
<tr class="separator:ga8ddfc54f96412cceafa11f4a6389e261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a422344cd65e2eda4107252c1fc749"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_LSECSS_IRQHandler</b> (void)</td></tr>
<tr class="separator:ga88a422344cd65e2eda4107252c1fc749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0c850cc08b2788116cf0c2bf993778"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_LSECSS_Callback</b> (void)</td></tr>
<tr class="separator:ga6a0c850cc08b2788116cf0c2bf993778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76127c09ee117183a0a502c8012cb6d"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_EnableLSCO</b> (uint32_t LSCOSource)</td></tr>
<tr class="separator:gab76127c09ee117183a0a502c8012cb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab1246ffe1198dfc1cf498b6989ade38"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_DisableLSCO</b> (void)</td></tr>
<tr class="separator:gaab1246ffe1198dfc1cf498b6989ade38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf167fbc1ac3357b0d0832d9a6adef16a"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_CRSConfig</b> (<a class="el" href="struct_r_c_c___c_r_s_init_type_def.html">RCC_CRSInitTypeDef</a> *pInit)</td></tr>
<tr class="separator:gaf167fbc1ac3357b0d0832d9a6adef16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86396ba393ce7d6f281e05f48cd3ec2b"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_CRSSoftwareSynchronizationGenerate</b> (void)</td></tr>
<tr class="separator:ga86396ba393ce7d6f281e05f48cd3ec2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac754e839322ace8f02877dc1319b34a3"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_CRSGetSynchronizationInfo</b> (<a class="el" href="struct_r_c_c___c_r_s_synchro_info_type_def.html">RCC_CRSSynchroInfoTypeDef</a> *pSynchroInfo)</td></tr>
<tr class="separator:gac754e839322ace8f02877dc1319b34a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623701a0cb366305413543c2c89bef29"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_CRSWaitSynchronization</b> (uint32_t Timeout)</td></tr>
<tr class="separator:ga623701a0cb366305413543c2c89bef29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3710de647aea4827fdbf7905b5ce2924"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_CRS_IRQHandler</b> (void)</td></tr>
<tr class="separator:ga3710de647aea4827fdbf7905b5ce2924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbb57481193443f55447c286a020bab"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_CRS_SyncOkCallback</b> (void)</td></tr>
<tr class="separator:gaddbb57481193443f55447c286a020bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28bef4e082590e1da595636a618b2987"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_CRS_SyncWarnCallback</b> (void)</td></tr>
<tr class="separator:ga28bef4e082590e1da595636a618b2987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d79ff3aaa03c7c75492da2d1f4dda98"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_CRS_ExpectedSyncCallback</b> (void)</td></tr>
<tr class="separator:ga5d79ff3aaa03c7c75492da2d1f4dda98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6495c4f5eb276c52e54a84623f0f88"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_CRS_ErrorCallback</b> (uint32_t Error)</td></tr>
<tr class="separator:ga5f6495c4f5eb276c52e54a84623f0f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of RCC HAL Extended module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2019 STMicroelectronics. All rights reserved.</p>
<p >This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
