-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_pvm_split_and_norm_config_enc5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mamba_in_0_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_in_0_full_n : IN STD_LOGIC;
    mamba_in_0_write : OUT STD_LOGIC;
    mamba_in_1_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_in_1_full_n : IN STD_LOGIC;
    mamba_in_1_write : OUT STD_LOGIC;
    mamba_in_2_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_in_2_full_n : IN STD_LOGIC;
    mamba_in_2_write : OUT STD_LOGIC;
    mamba_in_3_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_in_3_full_n : IN STD_LOGIC;
    mamba_in_3_write : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    grp_fu_356_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_356_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_356_p_ce : OUT STD_LOGIC;
    grp_fu_360_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_360_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_360_p_ce : OUT STD_LOGIC;
    grp_fu_363_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_363_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_363_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_363_p_ce : OUT STD_LOGIC );
end;


architecture behav of unet_pvm_top_pvm_split_and_norm_config_enc5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (36 downto 0) := "0000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (36 downto 0) := "0000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (36 downto 0) := "0000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (36 downto 0) := "0000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (36 downto 0) := "0000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (36 downto 0) := "0000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (36 downto 0) := "0001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (36 downto 0) := "0010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (36 downto 0) := "0100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (36 downto 0) := "1000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv12_FF6 : STD_LOGIC_VECTOR (11 downto 0) := "111111110110";
    constant ap_const_lv11_A : STD_LOGIC_VECTOR (10 downto 0) := "00000001010";
    constant ap_const_lv11_36 : STD_LOGIC_VECTOR (10 downto 0) := "00000110110";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv11_12 : STD_LOGIC_VECTOR (10 downto 0) := "00000010010";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv10_201 : STD_LOGIC_VECTOR (9 downto 0) := "1000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_9 : STD_LOGIC_VECTOR (11 downto 0) := "000000001001";
    constant ap_const_lv54_3FFFFFFFFFFFFF : STD_LOGIC_VECTOR (53 downto 0) := "111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln22_fu_481_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln22_reg_1904 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mean_fu_710_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_reg_2005 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln44_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_2011 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_73_fu_828_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_2016 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln44_fu_842_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln44_reg_2021 : STD_LOGIC_VECTOR (16 downto 0);
    signal temp_var_fu_957_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_var_reg_2027 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_20_reg_2032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal div_reg_2037 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal tmp_75_reg_2042 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal zext_ln45_fu_988_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln45_reg_2052 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln45_1_fu_1004_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln45_1_reg_2057 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln45_fu_1008_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln45_reg_2062 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln45_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_2067 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln45_1_fu_1020_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln45_1_reg_2073 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln45_2_fu_1026_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln45_2_reg_2082 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln45_3_fu_1030_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln45_3_reg_2087 : STD_LOGIC_VECTOR (10 downto 0);
    signal ref_tmp_i_i_fu_1212_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ref_tmp_i_i_reg_2092 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal carry_1_i_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_i_reg_2097 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_6_fu_1271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_6_reg_2104 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_2109 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_7_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_7_reg_2116 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_1305_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_reg_2123 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_i_fu_1391_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_i_reg_2128 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_1_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_1_reg_2133 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_fu_1473_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_reg_2138 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_fu_1493_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_reg_2145 : STD_LOGIC_VECTOR (0 downto 0);
    signal rsqrt_fu_1671_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal rsqrt_reg_2150 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_done : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_idle : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_ready : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_31_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_31_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_30_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_30_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_29_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_29_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_28_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_28_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_27_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_27_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_26_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_26_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_25_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_25_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_24_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_24_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_23_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_23_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_22_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_22_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_21_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_21_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_20_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_20_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_19_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_19_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_18_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_18_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_17_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_17_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_16_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_16_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_15_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_15_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_14_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_14_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_13_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_13_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_12_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_12_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_11_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_11_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_10_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_10_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_9_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_9_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_8_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_8_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_7_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_7_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_6_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_6_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_5_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_5_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_4_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_4_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_3_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_3_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_2_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_2_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_1_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_1_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_mean_1_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_mean_1_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_done : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_idle : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_ready : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_var_1_out : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_var_1_out_ap_vld : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_done : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_idle : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_ready : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_2_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_2_write : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_1_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_1_write : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_0_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_0_write : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_3_din : STD_LOGIC_VECTOR (575 downto 0);
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_3_write : STD_LOGIC;
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln22_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal t_fu_178 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln22_fu_475_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_fu_630_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_68_fu_644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln34_fu_640_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln34_fu_652_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln34_fu_656_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_622_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_666_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln34_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln34_1_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln34_1_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln34_2_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln34_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln34_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln34_1_fu_662_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln4_fu_730_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_71_fu_744_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln42_fu_740_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln42_fu_752_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln42_fu_756_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_70_fu_722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln42_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_1_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln42_1_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln42_2_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln42_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln42_1_fu_762_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal var_fu_810_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln44_fu_818_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln44_fu_836_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_853_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_17_fu_853_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln44_1_fu_861_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln44_fu_868_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln44_1_fu_865_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal zext_ln44_2_fu_874_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_ln44_fu_878_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal lshr_ln44_1_fu_884_p4 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_74_fu_898_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln44_1_fu_914_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln44_1_fu_906_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln44_fu_920_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln44_1_fu_924_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln44_3_fu_894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_930_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pi_assign_fu_937_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_949_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln777_fu_953_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln735_fu_964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_980_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln45_1_fu_992_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln45_1_cast_fu_996_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln45_fu_968_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln45_fu_1044_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln45_1_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_4_fu_1049_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln45_2_fu_1053_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln45_fu_1034_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal select_ln45_1_fu_1058_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln45_2_fu_1088_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln45_fu_1092_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln45_3_fu_1075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_6_fu_1098_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln45_6_fu_1081_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln45_5_fu_1071_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln45_1cast_fu_1122_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln45_5_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln45_fu_1126_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_76_fu_1145_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln45_4_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1145_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln45_2_fu_1102_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal cond64_i_fu_1153_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln45_3_fu_1168_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln45_2_fu_1172_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_78_fu_1178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_2_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_2_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_9_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_tmp_i_i_fu_1212_p6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ref_tmp_i_i_fu_1212_p7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ref_tmp_i_i_fu_1212_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_fu_1160_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_10_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_4_fu_1244_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln45_1_fu_1252_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln45_3_fu_1256_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_79_fu_1261_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln45_4_fu_1277_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tobool134_i_fu_1325_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln45_8_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool134_i_fu_1325_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_5_fu_1286_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln45_9_fu_1351_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln45_5_fu_1355_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln45_fu_1359_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln45_1_fu_1365_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_82_fu_1377_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_10_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_11_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_10_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_9_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_9_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lD_0_i_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_12_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_14_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_11_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_13_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_5_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_1_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_11_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_fu_1473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_fu_1473_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1465_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_zeros_2_i_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_fu_1493_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_fu_1493_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_1_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_4_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_5_fu_1537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond193_i_fu_1531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_icmp_ln45_756_fu_1547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_12_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_1570_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_1570_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_1570_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln45_4_fu_1517_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_5_fu_1590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_13_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_2_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_6_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_0_i_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_7_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_0_i_fu_1570_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_7_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_8_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_6_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_3_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_8_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_14_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln45_15_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rsqrt_fu_1671_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal rsqrt_fu_1671_p7 : STD_LOGIC_VECTOR (17 downto 0);
    signal rsqrt_fu_1671_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal tmp_17_fu_853_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_17_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1145_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_tmp_i_i_fu_1212_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp_i_i_fu_1212_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp_i_i_fu_1212_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tobool134_i_fu_1325_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_fu_1473_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_ones_2_i_fu_1473_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_ones_2_i_fu_1473_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_zeros_2_i_fu_1493_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_zeros_2_i_fu_1493_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal Range1_all_zeros_2_i_fu_1493_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal neg_src_0_i_fu_1570_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal neg_src_0_i_fu_1570_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal neg_src_0_i_fu_1570_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal rsqrt_fu_1671_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal rsqrt_fu_1671_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rsqrt_fu_1671_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t : IN STD_LOGIC_VECTOR (3 downto 0);
        x_31_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_31_out_ap_vld : OUT STD_LOGIC;
        x_30_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_30_out_ap_vld : OUT STD_LOGIC;
        x_29_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_29_out_ap_vld : OUT STD_LOGIC;
        x_28_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_28_out_ap_vld : OUT STD_LOGIC;
        x_27_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_27_out_ap_vld : OUT STD_LOGIC;
        x_26_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_26_out_ap_vld : OUT STD_LOGIC;
        x_25_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_25_out_ap_vld : OUT STD_LOGIC;
        x_24_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_24_out_ap_vld : OUT STD_LOGIC;
        x_23_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_23_out_ap_vld : OUT STD_LOGIC;
        x_22_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_22_out_ap_vld : OUT STD_LOGIC;
        x_21_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_21_out_ap_vld : OUT STD_LOGIC;
        x_20_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_20_out_ap_vld : OUT STD_LOGIC;
        x_19_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_19_out_ap_vld : OUT STD_LOGIC;
        x_18_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_18_out_ap_vld : OUT STD_LOGIC;
        x_17_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_17_out_ap_vld : OUT STD_LOGIC;
        x_16_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_16_out_ap_vld : OUT STD_LOGIC;
        x_15_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_15_out_ap_vld : OUT STD_LOGIC;
        x_14_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_14_out_ap_vld : OUT STD_LOGIC;
        x_13_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_13_out_ap_vld : OUT STD_LOGIC;
        x_12_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_12_out_ap_vld : OUT STD_LOGIC;
        x_11_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_11_out_ap_vld : OUT STD_LOGIC;
        x_10_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_10_out_ap_vld : OUT STD_LOGIC;
        x_9_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_9_out_ap_vld : OUT STD_LOGIC;
        x_8_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_8_out_ap_vld : OUT STD_LOGIC;
        x_7_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_7_out_ap_vld : OUT STD_LOGIC;
        x_6_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_6_out_ap_vld : OUT STD_LOGIC;
        x_5_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_5_out_ap_vld : OUT STD_LOGIC;
        x_4_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_4_out_ap_vld : OUT STD_LOGIC;
        x_3_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_3_out_ap_vld : OUT STD_LOGIC;
        x_2_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_2_out_ap_vld : OUT STD_LOGIC;
        x_1_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_1_out_ap_vld : OUT STD_LOGIC;
        x_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        x_out_ap_vld : OUT STD_LOGIC;
        mean_1_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        mean_1_out_ap_vld : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : OUT STD_LOGIC;
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_1_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_2_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_3_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_4_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_5_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_6_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_7_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_8_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_9_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_10_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_11_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_12_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_13_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_14_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_15_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_16_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_17_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_18_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_19_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_20_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_21_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_22_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_23_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_24_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_25_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_26_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_27_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_28_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_29_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_30_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_31_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        conv_i_i16_i691 : IN STD_LOGIC_VECTOR (17 downto 0);
        var_1_out : OUT STD_LOGIC_VECTOR (17 downto 0);
        var_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mamba_in_2_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_2_full_n : IN STD_LOGIC;
        mamba_in_2_write : OUT STD_LOGIC;
        mamba_in_1_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_1_full_n : IN STD_LOGIC;
        mamba_in_1_write : OUT STD_LOGIC;
        mamba_in_0_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_0_full_n : IN STD_LOGIC;
        mamba_in_0_write : OUT STD_LOGIC;
        mamba_in_3_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_3_full_n : IN STD_LOGIC;
        mamba_in_3_write : OUT STD_LOGIC;
        x_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_8_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_16_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_24_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        conv_i_i16_i691 : IN STD_LOGIC_VECTOR (17 downto 0);
        conv7_i : IN STD_LOGIC_VECTOR (17 downto 0);
        x_1_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_9_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_17_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_25_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_2_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_10_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_18_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_26_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_3_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_11_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_19_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_27_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_4_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_12_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_20_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_28_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_5_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_13_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_21_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_29_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_6_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_14_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_22_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_30_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_7_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_15_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_23_reload : IN STD_LOGIC_VECTOR (17 downto 0);
        x_31_reload : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_fdiv_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component unet_pvm_top_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component unet_pvm_top_fsqrt_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component unet_pvm_top_ctlz_19_19_1_1 IS
    generic (
        din_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component unet_pvm_top_bitselect_1ns_54ns_6ns_1_1_1 IS
    generic (
        DATAWIDTH : INTEGER;
        ADDRWIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (53 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component unet_pvm_top_sparsemux_7_2_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_sparsemux_7_2_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        def : IN STD_LOGIC_VECTOR (0 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318 : component unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start,
        ap_done => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_done,
        ap_idle => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_idle,
        ap_ready => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_ready,
        t => trunc_ln22_reg_1904,
        x_31_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_31_out,
        x_31_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_31_out_ap_vld,
        x_30_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_30_out,
        x_30_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_30_out_ap_vld,
        x_29_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_29_out,
        x_29_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_29_out_ap_vld,
        x_28_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_28_out,
        x_28_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_28_out_ap_vld,
        x_27_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_27_out,
        x_27_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_27_out_ap_vld,
        x_26_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_26_out,
        x_26_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_26_out_ap_vld,
        x_25_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_25_out,
        x_25_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_25_out_ap_vld,
        x_24_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_24_out,
        x_24_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_24_out_ap_vld,
        x_23_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_23_out,
        x_23_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_23_out_ap_vld,
        x_22_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_22_out,
        x_22_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_22_out_ap_vld,
        x_21_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_21_out,
        x_21_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_21_out_ap_vld,
        x_20_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_20_out,
        x_20_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_20_out_ap_vld,
        x_19_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_19_out,
        x_19_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_19_out_ap_vld,
        x_18_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_18_out,
        x_18_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_18_out_ap_vld,
        x_17_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_17_out,
        x_17_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_17_out_ap_vld,
        x_16_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_16_out,
        x_16_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_16_out_ap_vld,
        x_15_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_15_out,
        x_15_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_15_out_ap_vld,
        x_14_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_14_out,
        x_14_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_14_out_ap_vld,
        x_13_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_13_out,
        x_13_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_13_out_ap_vld,
        x_12_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_12_out,
        x_12_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_12_out_ap_vld,
        x_11_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_11_out,
        x_11_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_11_out_ap_vld,
        x_10_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_10_out,
        x_10_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_10_out_ap_vld,
        x_9_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_9_out,
        x_9_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_9_out_ap_vld,
        x_8_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_8_out,
        x_8_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_8_out_ap_vld,
        x_7_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_7_out,
        x_7_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_7_out_ap_vld,
        x_6_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_6_out,
        x_6_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_6_out_ap_vld,
        x_5_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_5_out,
        x_5_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_5_out_ap_vld,
        x_4_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_4_out,
        x_4_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_4_out_ap_vld,
        x_3_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_3_out,
        x_3_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_3_out_ap_vld,
        x_2_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_2_out,
        x_2_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_2_out_ap_vld,
        x_1_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_1_out,
        x_1_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_1_out_ap_vld,
        x_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_out,
        x_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_out_ap_vld,
        mean_1_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_mean_1_out,
        mean_1_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_mean_1_out_ap_vld,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0);

    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364 : component unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start,
        ap_done => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_done,
        ap_idle => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_idle,
        ap_ready => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_ready,
        x_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_out,
        x_1_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_1_out,
        x_2_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_2_out,
        x_3_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_3_out,
        x_4_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_4_out,
        x_5_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_5_out,
        x_6_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_6_out,
        x_7_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_7_out,
        x_8_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_8_out,
        x_9_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_9_out,
        x_10_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_10_out,
        x_11_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_11_out,
        x_12_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_12_out,
        x_13_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_13_out,
        x_14_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_14_out,
        x_15_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_15_out,
        x_16_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_16_out,
        x_17_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_17_out,
        x_18_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_18_out,
        x_19_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_19_out,
        x_20_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_20_out,
        x_21_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_21_out,
        x_22_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_22_out,
        x_23_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_23_out,
        x_24_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_24_out,
        x_25_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_25_out,
        x_26_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_26_out,
        x_27_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_27_out,
        x_28_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_28_out,
        x_29_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_29_out,
        x_30_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_30_out,
        x_31_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_31_out,
        conv_i_i16_i691 => mean_reg_2005,
        var_1_out => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_var_1_out,
        var_1_out_ap_vld => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_var_1_out_ap_vld);

    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402 : component unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start,
        ap_done => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_done,
        ap_idle => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_idle,
        ap_ready => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_ready,
        mamba_in_2_din => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_2_din,
        mamba_in_2_full_n => mamba_in_2_full_n,
        mamba_in_2_write => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_2_write,
        mamba_in_1_din => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_1_din,
        mamba_in_1_full_n => mamba_in_1_full_n,
        mamba_in_1_write => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_1_write,
        mamba_in_0_din => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_0_din,
        mamba_in_0_full_n => mamba_in_0_full_n,
        mamba_in_0_write => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_0_write,
        mamba_in_3_din => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_3_din,
        mamba_in_3_full_n => mamba_in_3_full_n,
        mamba_in_3_write => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_3_write,
        x_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_out,
        x_8_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_8_out,
        x_16_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_16_out,
        x_24_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_24_out,
        conv_i_i16_i691 => mean_reg_2005,
        conv7_i => rsqrt_reg_2150,
        x_1_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_1_out,
        x_9_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_9_out,
        x_17_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_17_out,
        x_25_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_25_out,
        x_2_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_2_out,
        x_10_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_10_out,
        x_18_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_18_out,
        x_26_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_26_out,
        x_3_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_3_out,
        x_11_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_11_out,
        x_19_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_19_out,
        x_27_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_27_out,
        x_4_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_4_out,
        x_12_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_12_out,
        x_20_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_20_out,
        x_28_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_28_out,
        x_5_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_5_out,
        x_13_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_13_out,
        x_21_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_21_out,
        x_29_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_29_out,
        x_6_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_6_out,
        x_14_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_14_out,
        x_22_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_22_out,
        x_30_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_30_out,
        x_7_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_7_out,
        x_15_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_15_out,
        x_23_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_23_out,
        x_31_reload => grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_x_31_out);

    ctlz_19_19_1_1_U143 : component unet_pvm_top_ctlz_19_19_1_1
    generic map (
        din_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        din => tmp_17_fu_853_p1,
        dout => tmp_17_fu_853_p3);

    bitselect_1ns_54ns_6ns_1_1_1_U144 : component unet_pvm_top_bitselect_1ns_54ns_6ns_1_1_1
    generic map (
        DATAWIDTH => 54,
        ADDRWIDTH => 6)
    port map (
        din => select_ln45_fu_1034_p3,
        sel => tmp_76_fu_1145_p2,
        dout => tmp_76_fu_1145_p3);

    sparsemux_7_2_18_1_1_U145 : component unet_pvm_top_sparsemux_7_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "00",
        din2_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => trunc_ln45_5_fu_1071_p1,
        din1 => add_ln45_2_fu_1172_p2,
        din2 => ref_tmp_i_i_fu_1212_p6,
        def => ref_tmp_i_i_fu_1212_p7,
        sel => ref_tmp_i_i_fu_1212_p8,
        dout => ref_tmp_i_i_fu_1212_p9);

    bitselect_1ns_54ns_6ns_1_1_1_U146 : component unet_pvm_top_bitselect_1ns_54ns_6ns_1_1_1
    generic map (
        DATAWIDTH => 54,
        ADDRWIDTH => 6)
    port map (
        din => select_ln45_fu_1034_p3,
        sel => tobool134_i_fu_1325_p2,
        dout => tobool134_i_fu_1325_p3);

    sparsemux_7_2_1_1_1_U147 : component unet_pvm_top_sparsemux_7_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => Range1_all_ones_2_i_fu_1473_p2,
        din1 => lD_0_i_fu_1333_p2,
        din2 => xor_ln45_9_fu_1313_p2,
        def => Range1_all_ones_2_i_fu_1473_p7,
        sel => sel_tmp_fu_1465_p3,
        dout => Range1_all_ones_2_i_fu_1473_p9);

    sparsemux_7_2_1_1_1_U148 : component unet_pvm_top_sparsemux_7_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => Range1_all_zeros_2_i_fu_1493_p2,
        din1 => xor_ln45_1_fu_1411_p2,
        din2 => Range1_all_zeros_2_i_fu_1493_p6,
        def => Range1_all_zeros_2_i_fu_1493_p7,
        sel => sel_tmp_fu_1465_p3,
        dout => Range1_all_zeros_2_i_fu_1493_p9);

    sparsemux_7_2_1_1_1_U149 : component unet_pvm_top_sparsemux_7_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => neg_src_0_i_fu_1570_p2,
        din1 => neg_src_0_i_fu_1570_p4,
        din2 => ap_const_lv1_0,
        def => neg_src_0_i_fu_1570_p7,
        sel => neg_src_0_i_fu_1570_p8,
        dout => neg_src_0_i_fu_1570_p9);

    sparsemux_7_2_18_1_1_U150 : component unet_pvm_top_sparsemux_7_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "00",
        din2_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => ap_const_lv18_0,
        din1 => rsqrt_fu_1671_p4,
        din2 => ref_tmp_i_i_reg_2092,
        def => rsqrt_fu_1671_p7,
        sel => rsqrt_fu_1671_p8,
        dout => rsqrt_fu_1671_p9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln22_fu_469_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_ready = ap_const_logic_1)) then 
                    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_ready = ap_const_logic_1)) then 
                    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_ready = ap_const_logic_1)) then 
                    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_fu_178 <= ap_const_lv5_0;
            elsif (((icmp_ln22_fu_469_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_fu_178 <= add_ln22_fu_475_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                Range1_all_ones_2_i_reg_2138 <= Range1_all_ones_2_i_fu_1473_p9;
                Range1_all_zeros_2_i_reg_2145 <= Range1_all_zeros_2_i_fu_1493_p9;
                Range2_all_ones_1_i_reg_2128 <= Range2_all_ones_1_i_fu_1391_p3;
                carry_1_i_reg_2097 <= carry_1_i_fu_1238_p2;
                icmp_ln45_6_reg_2104 <= icmp_ln45_6_fu_1271_p2;
                icmp_ln45_7_reg_2116 <= icmp_ln45_7_fu_1299_p2;
                ref_tmp_i_i_reg_2092 <= ref_tmp_i_i_fu_1212_p9;
                tmp_80_reg_2109 <= ref_tmp_i_i_fu_1212_p9(17 downto 17);
                tmp_81_reg_2123 <= add_ln45_4_fu_1277_p2(11 downto 11);
                xor_ln45_1_reg_2133 <= xor_ln45_1_fu_1411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                div_reg_2037 <= grp_fu_356_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln44_reg_2011 <= icmp_ln44_fu_822_p2;
                select_ln44_reg_2021 <= select_ln44_fu_842_p3;
                tmp_73_reg_2016 <= var_fu_810_p3(17 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                icmp_ln45_reg_2067 <= icmp_ln45_fu_1014_p2;
                sub_ln45_1_reg_2073 <= sub_ln45_1_fu_1020_p2;
                sub_ln45_reg_2062 <= sub_ln45_fu_1008_p2;
                tmp_75_reg_2042 <= bitcast_ln735_fu_964_p1(63 downto 63);
                trunc_ln45_2_reg_2082 <= trunc_ln45_2_fu_1026_p1;
                trunc_ln45_3_reg_2087 <= trunc_ln45_3_fu_1030_p1;
                    zext_ln45_1_reg_2057(51 downto 0) <= zext_ln45_1_fu_1004_p1(51 downto 0);
                    zext_ln45_reg_2052(10 downto 0) <= zext_ln45_fu_988_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                mean_reg_2005 <= mean_fu_710_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                rsqrt_reg_2150 <= rsqrt_fu_1671_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                temp_var_reg_2027 <= temp_var_fu_957_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                tmp_20_reg_2032 <= grp_fu_363_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln22_reg_1904 <= trunc_ln22_fu_481_p1;
            end if;
        end if;
    end process;
    zext_ln45_reg_2052(11) <= '0';
    zext_ln45_1_reg_2057(53 downto 52) <= "01";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_done, grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_done, grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_done, icmp_ln22_fu_469_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state37)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln22_fu_469_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    LD_fu_949_p1 <= pi_assign_fu_937_p5(32 - 1 downto 0);
    Range1_all_ones_2_i_fu_1473_p2 <= (lD_0_i_fu_1333_p2 and Range2_all_ones_1_i_fu_1391_p3);
    Range1_all_ones_2_i_fu_1473_p7 <= "X";
    Range1_all_zeros_2_i_fu_1493_p2 <= (xor_ln45_1_fu_1411_p2 and icmp_ln45_12_fu_1417_p2);
    Range1_all_zeros_2_i_fu_1493_p6 <= (xor_ln45_9_fu_1313_p2 or icmp_ln45_14_fu_1435_p2);
    Range1_all_zeros_2_i_fu_1493_p7 <= "X";
    Range2_all_ones_1_i_fu_1391_p3 <= 
        icmp_ln45_11_fu_1371_p2 when (icmp_ln45_10_fu_1345_p2(0) = '1') else 
        xor_ln45_10_fu_1385_p2;
    add_ln22_fu_475_p2 <= std_logic_vector(unsigned(t_fu_178) + unsigned(ap_const_lv5_1));
    add_ln34_fu_656_p2 <= std_logic_vector(signed(sext_ln34_fu_640_p1) + signed(zext_ln34_fu_652_p1));
    add_ln42_fu_756_p2 <= std_logic_vector(signed(sext_ln42_fu_740_p1) + signed(zext_ln42_fu_752_p1));
    add_ln44_1_fu_924_p2 <= std_logic_vector(unsigned(select_ln44_1_fu_906_p3) + unsigned(sext_ln44_fu_920_p1));
    add_ln44_fu_868_p2 <= std_logic_vector(unsigned(trunc_ln44_1_fu_861_p1) + unsigned(ap_const_lv5_6));
    add_ln45_2_fu_1172_p2 <= std_logic_vector(unsigned(select_ln45_2_fu_1102_p3) + unsigned(zext_ln45_3_fu_1168_p1));
    add_ln45_3_fu_1256_p2 <= std_logic_vector(signed(sext_ln45_1_fu_1252_p1) + signed(zext_ln45_reg_2052));
    add_ln45_4_fu_1277_p2 <= std_logic_vector(unsigned(sub_ln45_1_reg_2073) + unsigned(ap_const_lv12_8));
    add_ln45_5_fu_1286_p2 <= std_logic_vector(unsigned(sub_ln45_1_reg_2073) + unsigned(ap_const_lv12_9));
    add_ln45_fu_1044_p2 <= std_logic_vector(unsigned(sub_ln45_1_reg_2073) + unsigned(ap_const_lv12_FF6));
    and_ln34_fu_704_p2 <= (xor_ln34_fu_674_p2 and or_ln34_fu_698_p2);
    and_ln42_fu_804_p2 <= (xor_ln42_fu_774_p2 and or_ln42_fu_798_p2);
    and_ln45_10_fu_1232_p2 <= (tmp_77_fu_1160_p3 and and_ln45_9_fu_1198_p2);
    and_ln45_11_fu_1459_p2 <= (or_ln45_5_fu_1453_p2 and icmp_ln45_13_fu_1429_p2);
    and_ln45_12_fu_1558_p2 <= (tmp_75_reg_2042 and icmp_ln45_7_reg_2116);
    and_ln45_13_fu_1596_p2 <= (xor_ln45_5_fu_1590_p2 and icmp_ln45_7_reg_2116);
    and_ln45_14_fu_1653_p2 <= (xor_ln45_8_fu_1648_p2 and or_ln45_3_fu_1634_p2);
    and_ln45_15_fu_1659_p2 <= (icmp_ln45_6_reg_2104 and and_ln45_14_fu_1653_p2);
    and_ln45_1_fu_1399_p2 <= (xor_ln45_9_fu_1313_p2 and icmp_ln45_9_fu_1339_p2);
    and_ln45_4_fu_1526_p2 <= (or_ln45_1_fu_1522_p2 and Range2_all_ones_1_i_reg_2128);
    and_ln45_5_fu_1537_p2 <= (carry_1_i_reg_2097 and Range1_all_ones_2_i_reg_2138);
    and_ln45_6_fu_1611_p2 <= (xor_ln45_6_fu_1606_p2 and or_ln45_2_fu_1601_p2);
    and_ln45_7_fu_1617_p2 <= (tmp_80_reg_2109 and deleted_ones_0_i_fu_1552_p2);
    and_ln45_8_fu_1628_p2 <= (xor_ln45_7_fu_1622_p2 and neg_src_0_i_fu_1570_p9);
    and_ln45_9_fu_1198_p2 <= (xor_ln45_2_fu_1192_p2 and icmp_ln45_1_fu_1039_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;

    ap_ST_fsm_state37_blk_assign_proc : process(grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_done)
    begin
        if ((grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_done)
    begin
        if ((grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_done)
    begin
        if ((grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln22_fu_469_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln22_fu_469_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln22_fu_469_p2)
    begin
        if (((icmp_ln22_fu_469_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ashr_ln45_fu_1092_p2 <= std_logic_vector(shift_right(signed(select_ln45_fu_1034_p3),to_integer(unsigned('0' & zext_ln45_2_fu_1088_p1(31-1 downto 0)))));
    bitcast_ln735_fu_964_p1 <= grp_fu_360_p_dout0;
    bitcast_ln777_fu_953_p1 <= LD_fu_949_p1;
    carry_1_i_fu_1238_p2 <= (xor_ln45_fu_1186_p2 and and_ln45_10_fu_1232_p2);
    cond193_i_fu_1531_p3 <= 
        and_ln45_4_fu_1526_p2 when (carry_1_i_reg_2097(0) = '1') else 
        Range1_all_ones_2_i_reg_2138;
    cond64_i_fu_1153_p3 <= 
        tmp_75_reg_2042 when (icmp_ln45_4_fu_1110_p2(0) = '1') else 
        tmp_76_fu_1145_p3;
    deleted_ones_0_i_fu_1552_p2 <= (not_icmp_ln45_756_fu_1547_p2 or cond193_i_fu_1531_p3);
    grp_fu_356_p_ce <= ap_const_logic_1;
    grp_fu_356_p_din0 <= ap_const_lv32_3F800000;
    grp_fu_356_p_din1 <= tmp_20_reg_2032;
    grp_fu_360_p_ce <= ap_const_logic_1;
    grp_fu_360_p_din0 <= div_reg_2037;
    grp_fu_363_p_ce <= ap_const_logic_1;
    grp_fu_363_p_din0 <= ap_const_lv32_0;
    grp_fu_363_p_din1 <= temp_var_reg_2027;
    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_ap_start_reg;
    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_ap_start_reg;
    grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_ap_start_reg;
    icmp_ln22_fu_469_p2 <= "1" when (t_fu_178 = ap_const_lv5_10) else "0";
    icmp_ln44_fu_822_p2 <= "1" when (var_fu_810_p3 = ap_const_lv18_0) else "0";
    icmp_ln45_10_fu_1345_p2 <= "1" when (unsigned(add_ln45_5_fu_1286_p2) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln45_11_fu_1371_p2 <= "1" when (lshr_ln45_fu_1359_p2 = lshr_ln45_1_fu_1365_p2) else "0";
    icmp_ln45_12_fu_1417_p2 <= "1" when (lshr_ln45_fu_1359_p2 = ap_const_lv54_0) else "0";
    icmp_ln45_13_fu_1429_p2 <= "1" when (add_ln45_5_fu_1286_p2 = ap_const_lv12_36) else "0";
    icmp_ln45_14_fu_1435_p2 <= "1" when (select_ln45_fu_1034_p3 = ap_const_lv54_0) else "0";
    icmp_ln45_1_fu_1039_p2 <= "1" when (signed(sub_ln45_1_reg_2073) > signed(ap_const_lv12_A)) else "0";
    icmp_ln45_2_fu_1066_p2 <= "1" when (sub_ln45_1_reg_2073 = ap_const_lv12_A) else "0";
    icmp_ln45_3_fu_1075_p2 <= "1" when (unsigned(select_ln45_1_fu_1058_p3) < unsigned(ap_const_lv11_36)) else "0";
    icmp_ln45_4_fu_1110_p2 <= "1" when (signed(add_ln45_fu_1044_p2) > signed(ap_const_lv12_36)) else "0";
    icmp_ln45_5_fu_1116_p2 <= "1" when (unsigned(select_ln45_1_fu_1058_p3) < unsigned(ap_const_lv11_12)) else "0";
    icmp_ln45_6_fu_1271_p2 <= "1" when (signed(tmp_79_fu_1261_p4) > signed(ap_const_lv9_0)) else "0";
    icmp_ln45_7_fu_1299_p2 <= "1" when (signed(add_ln45_4_fu_1277_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln45_8_fu_1319_p2 <= "1" when (unsigned(add_ln45_4_fu_1277_p2) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln45_9_fu_1339_p2 <= "1" when (signed(add_ln45_5_fu_1286_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln45_fu_1014_p2 <= "1" when (trunc_ln45_fu_968_p1 = ap_const_lv63_0) else "0";
    lD_0_i_fu_1333_p2 <= (tobool134_i_fu_1325_p3 and icmp_ln45_8_fu_1319_p2);
    lshr_ln44_1_fu_884_p4 <= shl_ln44_fu_878_p2(41 downto 1);
    lshr_ln45_1_fu_1365_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv54_3FFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln45_5_fu_1355_p1(31-1 downto 0)))));
    lshr_ln45_fu_1359_p2 <= std_logic_vector(shift_right(unsigned(select_ln45_fu_1034_p3),to_integer(unsigned('0' & zext_ln45_5_fu_1355_p1(31-1 downto 0)))));
    mamba_in_0_din <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_0_din;
    mamba_in_0_write <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_0_write;
    mamba_in_1_din <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_1_din;
    mamba_in_1_write <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_1_write;
    mamba_in_2_din <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_2_din;
    mamba_in_2_write <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_2_write;
    mamba_in_3_din <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_3_din;
    mamba_in_3_write <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4_fu_402_mamba_in_3_write;
    mean_fu_710_p3 <= 
        ap_const_lv18_1FFFF when (and_ln34_fu_704_p2(0) = '1') else 
        sext_ln34_1_fu_662_p1;
    neg_src_0_i_fu_1570_p2 <= (tmp_80_reg_2109 and tmp_75_reg_2042);
    neg_src_0_i_fu_1570_p4 <= (ap_const_lv1_1 xor and_ln45_5_fu_1537_p2);
    neg_src_0_i_fu_1570_p7 <= "X";
    neg_src_0_i_fu_1570_p8 <= (not_icmp_ln45_756_fu_1547_p2 & and_ln45_12_fu_1558_p2);
    not_icmp_ln45_756_fu_1547_p2 <= (icmp_ln45_7_reg_2116 xor ap_const_lv1_1);
    or_ln34_1_fu_680_p2 <= (xor_ln34_fu_674_p2 or tmp_69_fu_666_p3);
    or_ln34_fu_698_p2 <= (xor_ln34_2_fu_692_p2 or tmp_69_fu_666_p3);
    or_ln42_1_fu_780_p2 <= (xor_ln42_fu_774_p2 or tmp_72_fu_766_p3);
    or_ln42_fu_798_p2 <= (xor_ln42_2_fu_792_p2 or tmp_72_fu_766_p3);
    or_ln45_1_fu_1522_p2 <= (xor_ln45_1_reg_2133 or tmp_81_reg_2123);
    or_ln45_2_fu_1601_p2 <= (tmp_80_reg_2109 or and_ln45_13_fu_1596_p2);
    or_ln45_3_fu_1634_p2 <= (and_ln45_8_fu_1628_p2 or and_ln45_6_fu_1611_p2);
    or_ln45_4_fu_1244_p3 <= (ap_const_lv10_201 & icmp_ln45_1_fu_1039_p2);
    or_ln45_5_fu_1453_p2 <= (xor_ln45_11_fu_1447_p2 or tmp_81_fu_1305_p3);
    pi_assign_fu_937_p5 <= (zext_ln44_3_fu_894_p1(63 downto 32) & tmp_19_fu_930_p3 & zext_ln44_3_fu_894_p1(22 downto 0));
    ref_tmp_i_i_fu_1212_p6 <= 
        shl_ln45_fu_1126_p2 when (icmp_ln45_5_fu_1116_p2(0) = '1') else 
        ap_const_lv18_0;
    ref_tmp_i_i_fu_1212_p7 <= "XXXXXXXXXXXXXXXXXX";
    ref_tmp_i_i_fu_1212_p8 <= (icmp_ln45_2_fu_1066_p2 & and_ln45_9_fu_1198_p2);
    rsqrt_fu_1671_p4 <= 
        ap_const_lv18_1FFFF when (and_ln45_6_fu_1611_p2(0) = '1') else 
        ap_const_lv18_20000;
    rsqrt_fu_1671_p7 <= "XXXXXXXXXXXXXXXXXX";
    rsqrt_fu_1671_p8 <= (icmp_ln45_reg_2067 & and_ln45_15_fu_1659_p2);
    sel_tmp_fu_1465_p3 <= (and_ln45_1_fu_1399_p2 & and_ln45_11_fu_1459_p2);
    select_ln44_1_fu_906_p3 <= 
        ap_const_lv8_7F when (tmp_74_fu_898_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln44_fu_842_p3 <= 
        sub_ln44_fu_836_p2 when (tmp_73_fu_828_p3(0) = '1') else 
        trunc_ln44_fu_818_p1;
    select_ln45_1_fu_1058_p3 <= 
        trunc_ln45_4_fu_1049_p1 when (icmp_ln45_1_fu_1039_p2(0) = '1') else 
        sub_ln45_2_fu_1053_p2;
    select_ln45_1cast_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_1_fu_1058_p3),18));
    select_ln45_2_fu_1102_p3 <= 
        trunc_ln45_6_fu_1098_p1 when (icmp_ln45_3_fu_1075_p2(0) = '1') else 
        select_ln45_6_fu_1081_p3;
    select_ln45_4_fu_1517_p3 <= 
        Range1_all_ones_2_i_reg_2138 when (carry_1_i_reg_2097(0) = '1') else 
        Range1_all_zeros_2_i_reg_2145;
    select_ln45_6_fu_1081_p3 <= 
        ap_const_lv18_3FFFF when (tmp_75_reg_2042(0) = '1') else 
        ap_const_lv18_0;
    select_ln45_fu_1034_p3 <= 
        sub_ln45_reg_2062 when (tmp_75_reg_2042(0) = '1') else 
        zext_ln45_1_reg_2057;
        sext_ln34_1_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln34_fu_656_p2),18));

        sext_ln34_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_630_p4),14));

        sext_ln42_1_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_fu_756_p2),18));

        sext_ln42_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_fu_730_p4),14));

        sext_ln44_fu_920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln44_1_fu_914_p2),8));

        sext_ln45_1_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln45_4_fu_1244_p3),12));

    shl_ln44_fu_878_p2 <= std_logic_vector(shift_left(unsigned(zext_ln44_1_fu_865_p1),to_integer(unsigned('0' & zext_ln44_2_fu_874_p1(31-1 downto 0)))));
    shl_ln45_fu_1126_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln45_5_fu_1071_p1),to_integer(unsigned('0' & select_ln45_1cast_fu_1122_p1(18-1 downto 0)))));
    sub_ln44_1_fu_914_p2 <= std_logic_vector(unsigned(ap_const_lv5_9) - unsigned(trunc_ln44_1_fu_861_p1));
    sub_ln44_fu_836_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(trunc_ln44_fu_818_p1));
    sub_ln45_1_fu_1020_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln45_fu_988_p1));
    sub_ln45_2_fu_1053_p2 <= std_logic_vector(unsigned(ap_const_lv11_A) - unsigned(trunc_ln45_3_reg_2087));
    sub_ln45_fu_1008_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln45_1_fu_1004_p1));
    temp_var_fu_957_p3 <= 
        ap_const_lv32_0 when (icmp_ln44_reg_2011(0) = '1') else 
        bitcast_ln777_fu_953_p1;
    tmp_17_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln44_reg_2021),19));
    tmp_19_fu_930_p3 <= (tmp_73_reg_2016 & add_ln44_1_fu_924_p2);
    tmp_22_fu_980_p3 <= bitcast_ln735_fu_964_p1(62 downto 52);
    tmp_68_fu_644_p3 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_mean_1_out(4 downto 4);
    tmp_69_fu_666_p3 <= add_ln34_fu_656_p2(13 downto 13);
    tmp_70_fu_722_p3 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_var_1_out(17 downto 17);
    tmp_71_fu_744_p3 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_var_1_out(4 downto 4);
    tmp_72_fu_766_p3 <= add_ln42_fu_756_p2(13 downto 13);
    tmp_73_fu_828_p3 <= var_fu_810_p3(17 downto 17);
    tmp_74_fu_898_p3 <= shl_ln44_fu_878_p2(25 downto 25);
    tmp_76_fu_1145_p2 <= std_logic_vector(unsigned(trunc_ln45_2_reg_2082) + unsigned(ap_const_lv6_35));
    tmp_77_fu_1160_p3 <= select_ln45_2_fu_1102_p3(17 downto 17);
    tmp_78_fu_1178_p3 <= add_ln45_2_fu_1172_p2(17 downto 17);
    tmp_79_fu_1261_p4 <= add_ln45_3_fu_1256_p2(11 downto 3);
    tmp_81_fu_1305_p3 <= add_ln45_4_fu_1277_p2(11 downto 11);
    tmp_82_fu_1377_p3 <= add_ln45_5_fu_1286_p2(11 downto 11);
    tmp_fu_622_p3 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_mean_1_out(17 downto 17);
    tobool134_i_fu_1325_p2 <= add_ln45_4_fu_1277_p2(6 - 1 downto 0);
    trunc_ln22_fu_481_p1 <= t_fu_178(4 - 1 downto 0);
    trunc_ln44_1_fu_861_p1 <= tmp_17_fu_853_p3(5 - 1 downto 0);
    trunc_ln44_fu_818_p1 <= var_fu_810_p3(17 - 1 downto 0);
    trunc_ln45_1_fu_992_p1 <= bitcast_ln735_fu_964_p1(52 - 1 downto 0);
    trunc_ln45_2_fu_1026_p1 <= sub_ln45_1_fu_1020_p2(6 - 1 downto 0);
    trunc_ln45_3_fu_1030_p1 <= sub_ln45_1_fu_1020_p2(11 - 1 downto 0);
    trunc_ln45_4_fu_1049_p1 <= add_ln45_fu_1044_p2(11 - 1 downto 0);
    trunc_ln45_5_fu_1071_p1 <= select_ln45_fu_1034_p3(18 - 1 downto 0);
    trunc_ln45_6_fu_1098_p1 <= ashr_ln45_fu_1092_p2(18 - 1 downto 0);
    trunc_ln45_9_fu_1351_p1 <= add_ln45_5_fu_1286_p2(6 - 1 downto 0);
    trunc_ln45_fu_968_p1 <= bitcast_ln735_fu_964_p1(63 - 1 downto 0);
    trunc_ln4_fu_730_p4 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3_fu_364_var_1_out(17 downto 5);
    trunc_ln_fu_630_p4 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_mean_1_out(17 downto 5);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 <= grp_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2_fu_318_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
    var_fu_810_p3 <= 
        ap_const_lv18_1FFFF when (and_ln42_fu_804_p2(0) = '1') else 
        sext_ln42_1_fu_762_p1;
    xor_ln34_1_fu_686_p2 <= (tmp_fu_622_p3 xor or_ln34_1_fu_680_p2);
    xor_ln34_2_fu_692_p2 <= (xor_ln34_1_fu_686_p2 xor ap_const_lv1_1);
    xor_ln34_fu_674_p2 <= (tmp_fu_622_p3 xor ap_const_lv1_1);
    xor_ln42_1_fu_786_p2 <= (tmp_70_fu_722_p3 xor or_ln42_1_fu_780_p2);
    xor_ln42_2_fu_792_p2 <= (xor_ln42_1_fu_786_p2 xor ap_const_lv1_1);
    xor_ln42_fu_774_p2 <= (tmp_70_fu_722_p3 xor ap_const_lv1_1);
    xor_ln45_10_fu_1385_p2 <= (tmp_82_fu_1377_p3 xor ap_const_lv1_1);
    xor_ln45_11_fu_1447_p2 <= (icmp_ln45_9_fu_1339_p2 xor ap_const_lv1_1);
    xor_ln45_1_fu_1411_p2 <= (lD_0_i_fu_1333_p2 xor ap_const_lv1_1);
    xor_ln45_2_fu_1192_p2 <= (icmp_ln45_2_fu_1066_p2 xor ap_const_lv1_1);
    xor_ln45_5_fu_1590_p2 <= (select_ln45_4_fu_1517_p3 xor ap_const_lv1_1);
    xor_ln45_6_fu_1606_p2 <= (tmp_75_reg_2042 xor ap_const_lv1_1);
    xor_ln45_7_fu_1622_p2 <= (ap_const_lv1_1 xor and_ln45_7_fu_1617_p2);
    xor_ln45_8_fu_1648_p2 <= (icmp_ln45_reg_2067 xor ap_const_lv1_1);
    xor_ln45_9_fu_1313_p2 <= (tmp_81_fu_1305_p3 xor ap_const_lv1_1);
    xor_ln45_fu_1186_p2 <= (tmp_78_fu_1178_p3 xor ap_const_lv1_1);
    zext_ln34_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_fu_644_p3),14));
    zext_ln42_fu_752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_fu_744_p3),14));
    zext_ln44_1_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln44_reg_2021),42));
    zext_ln44_2_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln44_fu_868_p2),42));
    zext_ln44_3_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln44_1_fu_884_p4),64));
    zext_ln45_1_cast_fu_996_p3 <= (ap_const_lv1_1 & trunc_ln45_1_fu_992_p1);
    zext_ln45_1_fu_1004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln45_1_cast_fu_996_p3),54));
    zext_ln45_2_fu_1088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_1_fu_1058_p3),54));
    zext_ln45_3_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cond64_i_fu_1153_p3),18));
    zext_ln45_5_fu_1355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln45_9_fu_1351_p1),54));
    zext_ln45_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_980_p3),12));
end behav;
