# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3104 \
    name v106_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v106_V \
    op interface \
    ports { v106_V_address0 { O 14 vector } v106_V_ce0 { O 1 bit } v106_V_d0 { O 24 vector } v106_V_q0 { I 24 vector } v106_V_we0 { O 1 bit } v106_V_address1 { O 14 vector } v106_V_ce1 { O 1 bit } v106_V_d1 { O 24 vector } v106_V_q1 { I 24 vector } v106_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v106_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3105 \
    name v107_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_V \
    op interface \
    ports { v107_V_address0 { O 16 vector } v107_V_ce0 { O 1 bit } v107_V_d0 { O 24 vector } v107_V_q0 { I 24 vector } v107_V_we0 { O 1 bit } v107_V_address1 { O 16 vector } v107_V_ce1 { O 1 bit } v107_V_d1 { O 24 vector } v107_V_q1 { I 24 vector } v107_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3106 \
    name v107_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_1_V \
    op interface \
    ports { v107_1_V_address0 { O 16 vector } v107_1_V_ce0 { O 1 bit } v107_1_V_d0 { O 24 vector } v107_1_V_q0 { I 24 vector } v107_1_V_we0 { O 1 bit } v107_1_V_address1 { O 16 vector } v107_1_V_ce1 { O 1 bit } v107_1_V_d1 { O 24 vector } v107_1_V_q1 { I 24 vector } v107_1_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3107 \
    name v107_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_2_V \
    op interface \
    ports { v107_2_V_address0 { O 16 vector } v107_2_V_ce0 { O 1 bit } v107_2_V_d0 { O 24 vector } v107_2_V_q0 { I 24 vector } v107_2_V_we0 { O 1 bit } v107_2_V_address1 { O 16 vector } v107_2_V_ce1 { O 1 bit } v107_2_V_d1 { O 24 vector } v107_2_V_q1 { I 24 vector } v107_2_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3108 \
    name v107_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_3_V \
    op interface \
    ports { v107_3_V_address0 { O 16 vector } v107_3_V_ce0 { O 1 bit } v107_3_V_d0 { O 24 vector } v107_3_V_q0 { I 24 vector } v107_3_V_we0 { O 1 bit } v107_3_V_address1 { O 16 vector } v107_3_V_ce1 { O 1 bit } v107_3_V_d1 { O 24 vector } v107_3_V_q1 { I 24 vector } v107_3_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3109 \
    name v107_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_4_V \
    op interface \
    ports { v107_4_V_address0 { O 16 vector } v107_4_V_ce0 { O 1 bit } v107_4_V_d0 { O 24 vector } v107_4_V_q0 { I 24 vector } v107_4_V_we0 { O 1 bit } v107_4_V_address1 { O 16 vector } v107_4_V_ce1 { O 1 bit } v107_4_V_d1 { O 24 vector } v107_4_V_q1 { I 24 vector } v107_4_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3110 \
    name v107_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_5_V \
    op interface \
    ports { v107_5_V_address0 { O 16 vector } v107_5_V_ce0 { O 1 bit } v107_5_V_d0 { O 24 vector } v107_5_V_q0 { I 24 vector } v107_5_V_we0 { O 1 bit } v107_5_V_address1 { O 16 vector } v107_5_V_ce1 { O 1 bit } v107_5_V_d1 { O 24 vector } v107_5_V_q1 { I 24 vector } v107_5_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3111 \
    name v107_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_6_V \
    op interface \
    ports { v107_6_V_address0 { O 16 vector } v107_6_V_ce0 { O 1 bit } v107_6_V_d0 { O 24 vector } v107_6_V_q0 { I 24 vector } v107_6_V_we0 { O 1 bit } v107_6_V_address1 { O 16 vector } v107_6_V_ce1 { O 1 bit } v107_6_V_d1 { O 24 vector } v107_6_V_q1 { I 24 vector } v107_6_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3112 \
    name v107_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_7_V \
    op interface \
    ports { v107_7_V_address0 { O 16 vector } v107_7_V_ce0 { O 1 bit } v107_7_V_d0 { O 24 vector } v107_7_V_q0 { I 24 vector } v107_7_V_we0 { O 1 bit } v107_7_V_address1 { O 16 vector } v107_7_V_ce1 { O 1 bit } v107_7_V_d1 { O 24 vector } v107_7_V_q1 { I 24 vector } v107_7_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3113 \
    name v107_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_8_V \
    op interface \
    ports { v107_8_V_address0 { O 16 vector } v107_8_V_ce0 { O 1 bit } v107_8_V_d0 { O 24 vector } v107_8_V_q0 { I 24 vector } v107_8_V_we0 { O 1 bit } v107_8_V_address1 { O 16 vector } v107_8_V_ce1 { O 1 bit } v107_8_V_d1 { O 24 vector } v107_8_V_q1 { I 24 vector } v107_8_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3114 \
    name v107_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_9_V \
    op interface \
    ports { v107_9_V_address0 { O 16 vector } v107_9_V_ce0 { O 1 bit } v107_9_V_d0 { O 24 vector } v107_9_V_q0 { I 24 vector } v107_9_V_we0 { O 1 bit } v107_9_V_address1 { O 16 vector } v107_9_V_ce1 { O 1 bit } v107_9_V_d1 { O 24 vector } v107_9_V_q1 { I 24 vector } v107_9_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3115 \
    name v107_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_10_V \
    op interface \
    ports { v107_10_V_address0 { O 16 vector } v107_10_V_ce0 { O 1 bit } v107_10_V_d0 { O 24 vector } v107_10_V_q0 { I 24 vector } v107_10_V_we0 { O 1 bit } v107_10_V_address1 { O 16 vector } v107_10_V_ce1 { O 1 bit } v107_10_V_d1 { O 24 vector } v107_10_V_q1 { I 24 vector } v107_10_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3116 \
    name v107_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v107_11_V \
    op interface \
    ports { v107_11_V_address0 { O 16 vector } v107_11_V_ce0 { O 1 bit } v107_11_V_d0 { O 24 vector } v107_11_V_q0 { I 24 vector } v107_11_V_we0 { O 1 bit } v107_11_V_address1 { O 16 vector } v107_11_V_ce1 { O 1 bit } v107_11_V_d1 { O 24 vector } v107_11_V_q1 { I 24 vector } v107_11_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v107_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3117 \
    name v109_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v109_V \
    op interface \
    ports { v109_V_address0 { O 14 vector } v109_V_ce0 { O 1 bit } v109_V_d0 { O 24 vector } v109_V_q0 { I 24 vector } v109_V_we0 { O 1 bit } v109_V_address1 { O 14 vector } v109_V_ce1 { O 1 bit } v109_V_d1 { O 24 vector } v109_V_q1 { I 24 vector } v109_V_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v109_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


