
---------- Begin Simulation Statistics ----------
final_tick                                 1893879500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141490                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727144                       # Number of bytes of host memory used
host_op_rate                                   260274                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.05                       # Real time elapsed on the host
host_tick_rate                               70018066                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827065                       # Number of instructions simulated
sim_ops                                       7039990                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001894                       # Number of seconds simulated
sim_ticks                                  1893879500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5067929                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3564768                       # number of cc regfile writes
system.cpu.committedInsts                     3827065                       # Number of Instructions Simulated
system.cpu.committedOps                       7039990                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.989730                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.989730                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    217098                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142937                       # number of floating regfile writes
system.cpu.idleCycles                          124282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83708                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   976386                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.414473                       # Inst execution rate
system.cpu.iew.exec_refs                      1561533                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     487237                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  367496                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1210609                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                238                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8364                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               621684                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10289712                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1074296                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174172                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9145444                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2252                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 62699                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80160                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 65117                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            349                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46547                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37161                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12918582                       # num instructions consuming a value
system.cpu.iew.wb_count                       9036208                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531506                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6866305                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.385634                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9094707                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15139164                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8711807                       # number of integer regfile writes
system.cpu.ipc                               1.010377                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.010377                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181734      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6822960     73.21%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20638      0.22%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632137      6.78%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1313      0.01%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31196      0.33%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12004      0.13%     82.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8905      0.10%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1231      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             536      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             264      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1024049     10.99%     93.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              450146      4.83%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76782      0.82%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53259      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9319616                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227136                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              436382                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195700                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             354888                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      148174                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015899                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  120229     81.14%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    431      0.29%     81.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.01%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    39      0.03%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3788      2.56%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4991      3.37%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12714      8.58%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5959      4.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9058920                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22032671                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8840508                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13184851                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10287022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9319616                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2690                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3249716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18169                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2475                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4124231                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3663478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.543926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.391292                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1211908     33.08%     33.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              300830      8.21%     41.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              452300     12.35%     53.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              435574     11.89%     65.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401473     10.96%     76.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              304906      8.32%     84.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              294212      8.03%     92.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              186430      5.09%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75845      2.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3663478                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.460456                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            219318                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           151989                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1210609                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              621684                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3388219                       # number of misc regfile reads
system.cpu.numCycles                          3787760                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27346                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2017                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       308992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       308992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  308992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4828                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5822500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25564500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11351                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          882                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5229                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1900                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7565                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4681                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37358                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 42039                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       177984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1545280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1723264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               3                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            14697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020202                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  14691     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              14697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           25906000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19191499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2848500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  133                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9731                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9864                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 133                       # number of overall hits
system.l2.overall_hits::.cpu.data                9731                       # number of overall hits
system.l2.overall_hits::total                    9864                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3063                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1767                       # number of overall misses
system.l2.overall_misses::.cpu.data              3063                       # number of overall misses
system.l2.overall_misses::total                  4830                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    139441000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    233171500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        372612500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    139441000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    233171500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       372612500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1900                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14694                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1900                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14694                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.930000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.239409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.328706                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.930000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.239409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.328706                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78913.978495                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76125.204048                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77145.445135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78913.978495                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76125.204048                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77145.445135                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4829                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    121781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    202457000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    324238000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    121781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    202457000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    324238000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.930000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.239331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.328638                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.930000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.239331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.328638                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68919.637804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66119.203135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67143.922137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68919.637804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66119.203135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67143.922137                       # average overall mshr miss latency
system.l2.replacements                              3                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11351                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          881                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              881                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          881                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          881                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2418                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    211021500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     211021500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.537579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.537579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75069.903949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75069.903949                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    182911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    182911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.537579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.537579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65069.903949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65069.903949                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    139441000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    139441000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.930000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.930000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78913.978495                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78913.978495                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    121781000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    121781000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.930000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.930000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68919.637804                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68919.637804                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22150000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22150000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.033311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87896.825397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87896.825397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19545500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19545500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.033179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77870.517928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77870.517928                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3633.501540                       # Cycle average of tags in use
system.l2.tags.total_refs                       27339                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4828                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.662593                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1415.515271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2217.986269                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.172792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.270750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.443543                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4332                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.588989                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    223556                       # Number of tag accesses
system.l2.tags.data_accesses                   223556                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000649500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4828                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  308992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    163.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1893788000                       # Total gap between requests
system.mem_ctrls.avgGap                     392251.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       113024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       195968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 59678559.274758502841                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 103474376.273675277829                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1766                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3062                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49187000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     76915000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27852.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25119.20                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       113024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       195968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        308992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       113024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1766                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3062                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4828                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     59678559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    103474376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        163152936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     59678559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     59678559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     59678559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    103474376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       163152936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4828                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                35577000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24140000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          126102000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7368.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26118.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3971                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   361.438308                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   229.391447                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   323.774387                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          234     27.50%     27.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          182     21.39%     48.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          108     12.69%     61.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           65      7.64%     69.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           72      8.46%     77.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           46      5.41%     83.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           29      3.41%     86.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           26      3.06%     89.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           89     10.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                308992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              163.152936                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2791740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1468665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14458500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 149357520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    254712480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    512755200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     935544105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   493.982909                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1330508000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     63180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    500191500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3327240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1760880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       20013420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 149357520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    264964500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    504121920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     943545480                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   498.207769                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1308031750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     63180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    522667750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80160                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   954382                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  457389                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            816                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1529246                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                641485                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10877528                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   571                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 203253                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  54982                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 285879                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31444                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14732050                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29333075                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18351549                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254397                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883124                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4848920                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1149781                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       910031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           910031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       910031                       # number of overall hits
system.cpu.icache.overall_hits::total          910031                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2790                       # number of overall misses
system.cpu.icache.overall_misses::total          2790                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    193095499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193095499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193095499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193095499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       912821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       912821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       912821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       912821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69209.856272                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69209.856272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69209.856272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69209.856272                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          491                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          882                       # number of writebacks
system.cpu.icache.writebacks::total               882                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          890                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          890                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          890                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          890                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1900                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1900                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1900                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1900                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143730999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143730999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143730999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143730999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75647.894211                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75647.894211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75647.894211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75647.894211                       # average overall mshr miss latency
system.cpu.icache.replacements                    882                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       910031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          910031                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2790                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193095499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193095499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       912821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       912821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69209.856272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69209.856272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          890                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          890                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1900                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1900                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143730999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143730999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75647.894211                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75647.894211                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           952.100102                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              911930                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1899                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            480.215903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   952.100102                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1017                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          730                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.993164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3653183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3653183                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       84791                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  417593                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1054                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 349                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 258489                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  613                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    134                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1077606                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      487949                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           350                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           251                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      913188                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           527                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   830414                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1078242                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1392841                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                281821                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80160                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               691263                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4313                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11185761                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19240                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         12984409                       # The number of ROB reads
system.cpu.rob.writes                        20848363                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1307449                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1307449                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1315213                       # number of overall hits
system.cpu.dcache.overall_hits::total         1315213                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39899                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39899                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        40499                       # number of overall misses
system.cpu.dcache.overall_misses::total         40499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    650900497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    650900497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    650900497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    650900497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1347348                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1347348                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1355712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1355712                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029613                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029613                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029873                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16313.704529                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16313.704529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16072.014050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16072.014050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2022                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               171                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.824561                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11351                       # number of writebacks
system.cpu.dcache.writebacks::total             11351                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        27529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        27529                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27529                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12794                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12794                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    350309998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    350309998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    355467498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    355467498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009181                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009437                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009437                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28319.320776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28319.320776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27783.921995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27783.921995                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       948785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          948785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    400997000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    400997000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       983449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       983449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035247                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035247                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11568.111009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11568.111009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    105818000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    105818000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14818.372777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14818.372777                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       358664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         358664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    249903497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    249903497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47737.057689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47737.057689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    244491998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    244491998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46756.932109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46756.932109                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7764                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7764                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          600                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          600                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.071736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.071736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          424                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          424                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5157500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5157500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050693                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050693                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12163.915094                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12163.915094                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           945.362510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1328007                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12794                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.799203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   945.362510                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.923206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.923206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          533                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5435642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5435642                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1893879500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1369787                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1193973                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               740842                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  734013                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.078211                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41322                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           16313                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5140                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          771                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3162044                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77115                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3221290                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.185457                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.701558                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1228098     38.12%     38.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          641098     19.90%     58.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          304926      9.47%     67.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325253     10.10%     77.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151199      4.69%     82.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           71389      2.22%     84.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46563      1.45%     85.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49950      1.55%     87.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          402814     12.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3221290                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827065                       # Number of instructions committed
system.cpu.commit.opsCommitted                7039990                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156211                       # Number of memory references committed
system.cpu.commit.loads                        793016                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810908                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820271                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29685                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138426      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100250     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20126      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765258     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343598      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7039990                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        402814                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827065                       # Number of Instructions committed
system.cpu.thread0.numOps                     7039990                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1004261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6618058                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1369787                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             786508                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2572328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168682                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  327                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2167                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    912821                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29315                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3663478                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.220513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.483307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1728693     47.19%     47.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84470      2.31%     49.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146134      3.99%     53.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   164049      4.48%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   119152      3.25%     61.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151010      4.12%     65.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   136093      3.71%     69.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189837      5.18%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   944040     25.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3663478                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.361635                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.747222                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
