#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* WS */
#define WS__0__INTTYPE CYREG_PICU0_INTTYPE3
#define WS__0__MASK 0x08u
#define WS__0__PC CYREG_PRT0_PC3
#define WS__0__PORT 0u
#define WS__0__SHIFT 3u
#define WS__AG CYREG_PRT0_AG
#define WS__AMUX CYREG_PRT0_AMUX
#define WS__BIE CYREG_PRT0_BIE
#define WS__BIT_MASK CYREG_PRT0_BIT_MASK
#define WS__BYP CYREG_PRT0_BYP
#define WS__CTL CYREG_PRT0_CTL
#define WS__DM0 CYREG_PRT0_DM0
#define WS__DM1 CYREG_PRT0_DM1
#define WS__DM2 CYREG_PRT0_DM2
#define WS__DR CYREG_PRT0_DR
#define WS__INP_DIS CYREG_PRT0_INP_DIS
#define WS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define WS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define WS__LCD_EN CYREG_PRT0_LCD_EN
#define WS__MASK 0x08u
#define WS__PORT 0u
#define WS__PRT CYREG_PRT0_PRT
#define WS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define WS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define WS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define WS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define WS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define WS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define WS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define WS__PS CYREG_PRT0_PS
#define WS__SHIFT 3u
#define WS__SLW CYREG_PRT0_SLW

/* SCK */
#define SCK__0__INTTYPE CYREG_PICU0_INTTYPE0
#define SCK__0__MASK 0x01u
#define SCK__0__PC CYREG_PRT0_PC0
#define SCK__0__PORT 0u
#define SCK__0__SHIFT 0u
#define SCK__AG CYREG_PRT0_AG
#define SCK__AMUX CYREG_PRT0_AMUX
#define SCK__BIE CYREG_PRT0_BIE
#define SCK__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCK__BYP CYREG_PRT0_BYP
#define SCK__CTL CYREG_PRT0_CTL
#define SCK__DM0 CYREG_PRT0_DM0
#define SCK__DM1 CYREG_PRT0_DM1
#define SCK__DM2 CYREG_PRT0_DM2
#define SCK__DR CYREG_PRT0_DR
#define SCK__INP_DIS CYREG_PRT0_INP_DIS
#define SCK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCK__LCD_EN CYREG_PRT0_LCD_EN
#define SCK__MASK 0x01u
#define SCK__PORT 0u
#define SCK__PRT CYREG_PRT0_PRT
#define SCK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCK__PS CYREG_PRT0_PS
#define SCK__SHIFT 0u
#define SCK__SLW CYREG_PRT0_SLW

/* SDO */
#define SDO__0__INTTYPE CYREG_PICU0_INTTYPE2
#define SDO__0__MASK 0x04u
#define SDO__0__PC CYREG_PRT0_PC2
#define SDO__0__PORT 0u
#define SDO__0__SHIFT 2u
#define SDO__AG CYREG_PRT0_AG
#define SDO__AMUX CYREG_PRT0_AMUX
#define SDO__BIE CYREG_PRT0_BIE
#define SDO__BIT_MASK CYREG_PRT0_BIT_MASK
#define SDO__BYP CYREG_PRT0_BYP
#define SDO__CTL CYREG_PRT0_CTL
#define SDO__DM0 CYREG_PRT0_DM0
#define SDO__DM1 CYREG_PRT0_DM1
#define SDO__DM2 CYREG_PRT0_DM2
#define SDO__DR CYREG_PRT0_DR
#define SDO__INP_DIS CYREG_PRT0_INP_DIS
#define SDO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SDO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SDO__LCD_EN CYREG_PRT0_LCD_EN
#define SDO__MASK 0x04u
#define SDO__PORT 0u
#define SDO__PRT CYREG_PRT0_PRT
#define SDO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SDO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SDO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SDO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SDO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SDO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SDO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SDO__PS CYREG_PRT0_PS
#define SDO__SHIFT 2u
#define SDO__SLW CYREG_PRT0_SLW

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define SW1__0__MASK 0x80u
#define SW1__0__PC CYREG_PRT1_PC7
#define SW1__0__PORT 1u
#define SW1__0__SHIFT 7u
#define SW1__AG CYREG_PRT1_AG
#define SW1__AMUX CYREG_PRT1_AMUX
#define SW1__BIE CYREG_PRT1_BIE
#define SW1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SW1__BYP CYREG_PRT1_BYP
#define SW1__CTL CYREG_PRT1_CTL
#define SW1__DM0 CYREG_PRT1_DM0
#define SW1__DM1 CYREG_PRT1_DM1
#define SW1__DM2 CYREG_PRT1_DM2
#define SW1__DR CYREG_PRT1_DR
#define SW1__INP_DIS CYREG_PRT1_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SW1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SW1__LCD_EN CYREG_PRT1_LCD_EN
#define SW1__MASK 0x80u
#define SW1__PORT 1u
#define SW1__PRT CYREG_PRT1_PRT
#define SW1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SW1__PS CYREG_PRT1_PS
#define SW1__SHIFT 7u
#define SW1__SLW CYREG_PRT1_SLW

/* I2S_1_bI2S */
#define I2S_1_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2S_1_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define I2S_1_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define I2S_1_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define I2S_1_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define I2S_1_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define I2S_1_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define I2S_1_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define I2S_1_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define I2S_1_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2S_1_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define I2S_1_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define I2S_1_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define I2S_1_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define I2S_1_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2S_1_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2S_1_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define I2S_1_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define I2S_1_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2S_1_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define I2S_1_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define I2S_1_bI2S_CtlReg__0__MASK 0x01u
#define I2S_1_bI2S_CtlReg__0__POS 0
#define I2S_1_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define I2S_1_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define I2S_1_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define I2S_1_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define I2S_1_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define I2S_1_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define I2S_1_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define I2S_1_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define I2S_1_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define I2S_1_bI2S_CtlReg__2__MASK 0x04u
#define I2S_1_bI2S_CtlReg__2__POS 2
#define I2S_1_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define I2S_1_bI2S_CtlReg__CONTROL_REG CYREG_B0_UDB02_CTL
#define I2S_1_bI2S_CtlReg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define I2S_1_bI2S_CtlReg__COUNT_REG CYREG_B0_UDB02_CTL
#define I2S_1_bI2S_CtlReg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define I2S_1_bI2S_CtlReg__MASK 0x05u
#define I2S_1_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2S_1_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2S_1_bI2S_CtlReg__PERIOD_REG CYREG_B0_UDB02_MSK
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__A0_REG CYREG_B0_UDB02_A0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__A1_REG CYREG_B0_UDB02_A1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__D0_REG CYREG_B0_UDB02_D0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__D1_REG CYREG_B0_UDB02_D1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__F0_REG CYREG_B0_UDB02_F0
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__F1_REG CYREG_B0_UDB02_F1
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2S_1_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__0__MASK 0x01u
#define I2S_1_bI2S_Tx_STS_0__Sts__0__POS 0
#define I2S_1_bI2S_Tx_STS_0__Sts__1__MASK 0x02u
#define I2S_1_bI2S_Tx_STS_0__Sts__1__POS 1
#define I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define I2S_1_bI2S_Tx_STS_0__Sts__MASK 0x03u
#define I2S_1_bI2S_Tx_STS_0__Sts__MASK_REG CYREG_B0_UDB02_MSK
#define I2S_1_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define I2S_1_bI2S_Tx_STS_0__Sts__STATUS_REG CYREG_B0_UDB02_ST

/* TxDMA */
#define TxDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define TxDMA__DRQ_NUMBER 0u
#define TxDMA__NUMBEROF_TDS 0u
#define TxDMA__PRIORITY 2u
#define TxDMA__TERMIN_EN 0u
#define TxDMA__TERMIN_SEL 0u
#define TxDMA__TERMOUT0_EN 0u
#define TxDMA__TERMOUT0_SEL 0u
#define TxDMA__TERMOUT1_EN 0u
#define TxDMA__TERMOUT1_SEL 0u

/* clock */
#define clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define clock__CFG2_SRC_SEL_MASK 0x07u
#define clock__INDEX 0x00u
#define clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clock__PM_ACT_MSK 0x01u
#define clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clock__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "InterIcSound_Example"
#define CY_VERSION "PSoC Creator  3.3 SP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
