{"vcs1":{"timestamp_begin":1769671809.954988196, "rt":7.11, "ut":6.80, "st":0.18}}
{"vcselab":{"timestamp_begin":1769671817.117672301, "rt":0.30, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1769671817.460072923, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769671809.694923460}
{"VCS_COMP_START_TIME": 1769671809.694923460}
{"VCS_COMP_END_TIME": 1769671817.737977598}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352080}}
{"vcselab": {"peak_mem": 173708}}
