
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117133                       # Number of seconds simulated
sim_ticks                                117133330509                       # Number of ticks simulated
final_tick                               686964623643                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202720                       # Simulator instruction rate (inst/s)
host_op_rate                                   260870                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6798970                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907520                       # Number of bytes of host memory used
host_seconds                                 17228.10                       # Real time elapsed on the host
sim_insts                                  3492488542                       # Number of instructions simulated
sim_ops                                    4494298534                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1679360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2492544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2187264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6364032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1343232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1343232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13120                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17088                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 49719                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10494                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10494                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14337166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21279545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18673284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54331521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15299                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11467547                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11467547                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11467547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14337166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21279545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18673284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65799068                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               280895278                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21112402                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18750896                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1830125                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11144015                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10816019                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339666                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52576                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227895496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119534231                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21112402                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12155685                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24166358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5587694                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2218165                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13947816                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258028141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233861783     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097306      0.43%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038464      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765255      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3575555      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4336010      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042884      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564772      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9746112      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258028141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075161                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.425547                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226236135                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3894829                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24128794                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25115                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3743267                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2059196                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134554603                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3743267                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226506879                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1819496                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1261478                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23872695                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       824324                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134443089                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88300                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       506586                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177475146                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607841907                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607841907                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30763947                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18452                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9232                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2567212                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23434801                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4138109                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74330                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       923789                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133940869                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127210794                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79897                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20235104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42505695                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258028141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493011                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176055                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203588438     78.90%     78.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22825022      8.85%     87.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11702593      4.54%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6738464      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503040      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3753985      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499749      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350185      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66665      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258028141                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233538     47.80%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180060     36.85%     84.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74991     15.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99844615     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005670      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22234102     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4117187      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127210794                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.452876                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488589                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003841                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513018215                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154194723                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124255123                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127699383                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224907                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3908992                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          280                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       109201                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3743267                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1236244                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64713                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133959322                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5934                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23434801                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4138109                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9232                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          538                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       823807                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102383                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926190                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126091009                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21959984                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1119785                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26077114                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19491086                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4117130                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.448890                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124290250                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124255123                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71068733                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163956336                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.442354                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433461                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21312952                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834533                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254284874                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443004                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212066653     83.40%     83.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15997152      6.29%     89.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12511112      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471905      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114926      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055267      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4528271      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008248      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1531340      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254284874                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1531340                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386715698                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271667670                       # The number of ROB writes
system.switch_cpus0.timesIdled                6037041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22867137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.808953                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.808953                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.356005                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.356005                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583911376                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162051828                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142369875                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               280895278                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25629820                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20756602                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2348033                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10082468                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9650434                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2876921                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105924                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    216487459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             142512203                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25629820                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12527355                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31211929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7219931                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4640543                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13549298                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2347330                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    257158684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.681035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.054381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225946755     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2909053      1.13%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2277990      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5375677      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1156387      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1799110      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1379629      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          869599      0.34%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15444484      6.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    257158684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091243                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.507350                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       214101426                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7097503                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31086151                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       103915                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4769688                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4425374                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49729                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174788140                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        91474                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4769688                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       214690524                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1788208                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3674617                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30565487                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1670152                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     174625169                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        24949                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        319647                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       626561                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       210198                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    245637120                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    814881840                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    814881840                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    199264025                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46373070                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        44053                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24743                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5503960                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16976089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8438690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       157592                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1877135                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173376386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        44032                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162779620                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       165767                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29126607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60669054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5436                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    257158684                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632993                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.304033                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187026339     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     30029045     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14564647      5.66%     90.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9754045      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9030205      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3032619      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3127918      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       443205      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150661      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257158684                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         466836     58.85%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163833     20.65%     79.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162624     20.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136720858     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2465998      1.51%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19299      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15202942      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8370523      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162779620                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579503                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             793293                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004873                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    583676980                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    202547581                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    158600998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163572913                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       408809                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3863379                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          556                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238418                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4769688                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1134386                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110711                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173420418                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11691                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16976089                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8438690                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24734                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          556                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1273327                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1334641                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2607968                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    159810964                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14676062                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2968652                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23045141                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22650914                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8369079                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.568934                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             158602155                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            158600998                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93913156                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259336288                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.564627                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362129                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116733722                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    143358220                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30063389                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2351741                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    252388996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568005                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372827                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    192202629     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28323597     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12364597      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7022017      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5092584      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1997210      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1546718      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1114468      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2725176      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    252388996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116733722                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     143358220                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21312979                       # Number of memory references committed
system.switch_cpus1.commit.loads             13112707                       # Number of loads committed
system.switch_cpus1.commit.membars              19298                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20597683                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        129170664                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2918251                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2725176                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           423085429                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          351613062                       # The number of ROB writes
system.switch_cpus1.timesIdled                3500842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23736594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116733722                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            143358220                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116733722                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.406291                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.406291                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.415577                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.415577                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       719801945                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220860669                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      161400680                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38596                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               280895278                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24233539                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19753525                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2155628                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9554734                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9179582                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2521968                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97528                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    218705222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             136379886                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24233539                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11701550                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28800839                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6421498                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       9362509                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13370188                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2152529                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    261102573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.631683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.001770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       232301734     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3077680      1.18%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2413804      0.92%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2592523      0.99%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2224082      0.85%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1228907      0.47%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          845393      0.32%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2209516      0.85%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14208934      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    261102573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.086273                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.485519                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       216062978                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     12049166                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28629669                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       134171                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4226587                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4117090                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         7416                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     164613432                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        58800                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4226587                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       216363343                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        8357254                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2390863                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28472033                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1292491                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164370951                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          308                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        490068                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       656720                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         5119                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    229750652                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    766085765                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    766085765                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    190748846                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39001759                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36835                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18661                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4153856                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15934064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8967329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       351190                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1972672                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163782733                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36832                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155458149                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90214                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22696599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     46945697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    261102573                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.595391                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.300478                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    195502417     74.88%     74.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27665198     10.60%     85.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13945759      5.34%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9073746      3.48%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7443236      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2930402      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3597925      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       883429      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        60461      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    261102573                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1087646     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        168045     11.56%     86.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       197869     13.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128717479     82.80%     82.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2268136      1.46%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18174      0.01%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15531556      9.99%     94.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8922804      5.74%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155458149                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553438                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1453560                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009350                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    573562644                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    186516958                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151157012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156911709                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       166036                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2048564                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          797                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       148617                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          689                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4226587                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        7506774                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       351077                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163819565                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          252                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15934064                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8967329                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18658                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        275097                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        15413                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          797                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1284443                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1204259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2488702                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152540101                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     15387081                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2918047                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24309540                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21762070                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8922459                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.543050                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151160701                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151157012                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89748998                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241659254                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.538126                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371387                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    113396607                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    138834385                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24996035                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2179462                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    256875986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540472                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.394914                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    200508788     78.06%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     26397650     10.28%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12244884      4.77%     93.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5462442      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4131079      1.61%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1758002      0.68%     97.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1745533      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1248747      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3378861      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    256875986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    113396607                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     138834385                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22704212                       # Number of memory references committed
system.switch_cpus2.commit.loads             13885500                       # Number of loads committed
system.switch_cpus2.commit.membars              18174                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19909440                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        124931071                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2736135                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3378861                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           417327545                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331887523                       # The number of ROB writes
system.switch_cpus2.timesIdled                3211137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19792705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          113396607                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            138834385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    113396607                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.477105                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.477105                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.403697                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.403697                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689931708                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208066926                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      156534729                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36348                       # number of misc regfile writes
system.l2.replacements                          49719                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1427764                       # Total number of references to valid blocks.
system.l2.sampled_refs                          82487                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.308958                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           512.764262                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.056110                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4985.895130                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.765832                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5626.670208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      5.858188                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6701.937011                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4655.541190                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4385.934385                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5878.577684                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015648                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000215                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.152157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.171712                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000179                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.204527                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.142076                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.133848                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.179400                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        38056                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        66037                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        93349                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  197442                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52125                       # number of Writeback hits
system.l2.Writeback_hits::total                 52125                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        38056                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        66037                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        93349                       # number of demand (read+write) hits
system.l2.demand_hits::total                   197442                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        38056                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        66037                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        93349                       # number of overall hits
system.l2.overall_hits::total                  197442                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        19473                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17088                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 49719                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        19473                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17088                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49719                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13120                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        19473                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17088                       # number of overall misses
system.l2.overall_misses::total                 49719                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2345252                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2205596547                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2341682                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3268689486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1883798                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2891534635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8372391400                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2345252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2205596547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2341682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3268689486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1883798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2891534635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8372391400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2345252                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2205596547                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2341682                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3268689486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1883798                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2891534635                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8372391400                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51176                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        85510                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       110437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              247161                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52125                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52125                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51176                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        85510                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       110437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               247161                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51176                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        85510                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       110437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              247161                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.256370                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.227728                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.154731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.201160                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.256370                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.227728                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.154731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.201160                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.256370                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.227728                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.154731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.201160                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       167518                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168109.492912                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 180129.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167857.519951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 171254.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 169214.339595                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168394.203423                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       167518                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168109.492912                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 180129.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167857.519951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 171254.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 169214.339595                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168394.203423                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       167518                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168109.492912                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 180129.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167857.519951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 171254.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 169214.339595                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168394.203423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10494                       # number of writebacks
system.l2.writebacks::total                     10494                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        19473                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17088                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            49719                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        19473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        17088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        19473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        17088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            49719                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1529569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1441059560                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1581144                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2134131735                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1242496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1896861348                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5476405852                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1529569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1441059560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1581144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2134131735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1242496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1896861348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5476405852                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1529569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1441059560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1581144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2134131735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1242496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1896861348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5476405852                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256370                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.227728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.154731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.201160                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.256370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.227728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.154731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.201160                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.256370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.227728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.154731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201160                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109254.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109836.856707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121626.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109594.399168                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 112954.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111005.462781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110147.143989                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 109254.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109836.856707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 121626.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109594.399168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 112954.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 111005.462781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110147.143989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 109254.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109836.856707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 121626.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109594.399168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 112954.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 111005.462781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110147.143989                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.989489                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013979917                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874269.717190                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.989489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866970                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13947801                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13947801                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13947801                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13947801                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13947801                       # number of overall hits
system.cpu0.icache.overall_hits::total       13947801                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2695622                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2695622                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2695622                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2695622                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2695622                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2695622                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13947816                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13947816                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13947816                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13947816                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13947816                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13947816                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 179708.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 179708.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 179708.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 179708.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 179708.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 179708.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2461652                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2461652                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2461652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2461652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2461652                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2461652                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175832.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175832.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175832.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175832.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175832.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175832.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51176                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246963180                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51432                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4801.741717                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.865643                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.134357                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.811975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.188025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20053890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20053890                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9236                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9236                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24064324                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24064324                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24064324                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24064324                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185174                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185174                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185174                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185174                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185174                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185174                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19419195211                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19419195211                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19419195211                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19419195211                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19419195211                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19419195211                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20239064                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20239064                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24249498                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24249498                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24249498                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24249498                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009149                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009149                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007636                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007636                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007636                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007636                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104869.988287                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104869.988287                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104869.988287                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104869.988287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104869.988287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104869.988287                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10332                       # number of writebacks
system.cpu0.dcache.writebacks::total            10332                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       133998                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       133998                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       133998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       133998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       133998                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       133998                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51176                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51176                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51176                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51176                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4812563915                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4812563915                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4812563915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4812563915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4812563915                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4812563915                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94039.469966                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94039.469966                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94039.469966                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94039.469966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94039.469966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94039.469966                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997575                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097204784                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234632.961303                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997575                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13549283                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13549283                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13549283                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13549283                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13549283                       # number of overall hits
system.cpu1.icache.overall_hits::total       13549283                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2853022                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2853022                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2853022                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2853022                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2853022                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2853022                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13549298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13549298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13549298                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13549298                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13549298                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13549298                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 190201.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 190201.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 190201.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 190201.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 190201.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 190201.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2452782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2452782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2452782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2452782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2452782                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2452782                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 188675.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 188675.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 188675.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 188675.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 188675.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 188675.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85510                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194970170                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85766                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2273.280437                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.319671                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.680329                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907499                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092501                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10996642                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10996642                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8161675                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8161675                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        24488                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        24488                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19298                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19158317                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19158317                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19158317                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19158317                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       203669                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       203669                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       203669                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        203669                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       203669                       # number of overall misses
system.cpu1.dcache.overall_misses::total       203669                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21110968608                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21110968608                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21110968608                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21110968608                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21110968608                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21110968608                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11200311                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11200311                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8161675                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8161675                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        24488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        24488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19298                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19298                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19361986                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19361986                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19361986                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19361986                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018184                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018184                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010519                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010519                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010519                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010519                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103653.322833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103653.322833                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103653.322833                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103653.322833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103653.322833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103653.322833                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22706                       # number of writebacks
system.cpu1.dcache.writebacks::total            22706                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       118159                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       118159                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       118159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       118159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       118159                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       118159                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85510                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85510                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85510                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85510                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7792522432                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7792522432                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7792522432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7792522432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7792522432                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7792522432                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004416                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004416                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91129.954766                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91129.954766                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91129.954766                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91129.954766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91129.954766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91129.954766                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               547.718185                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1092088153                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1992861.593066                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.718185                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017177                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.877754                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13370176                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13370176                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13370176                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13370176                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13370176                       # number of overall hits
system.cpu2.icache.overall_hits::total       13370176                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2238192                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2238192                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2238192                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2238192                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2238192                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2238192                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13370188                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13370188                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13370188                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13370188                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13370188                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13370188                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       186516                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       186516                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       186516                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       186516                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       186516                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       186516                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1975298                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1975298                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1975298                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1975298                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1975298                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1975298                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 179572.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 179572.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 179572.545455                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 179572.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 179572.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 179572.545455                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                110437                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               206069651                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                110693                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1861.632181                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.609439                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.390561                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916443                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083557                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11870237                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11870237                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8782153                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8782153                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18490                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18490                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18174                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18174                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20652390                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20652390                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20652390                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20652390                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       467294                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       467294                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           88                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       467382                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        467382                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       467382                       # number of overall misses
system.cpu2.dcache.overall_misses::total       467382                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43145075951                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43145075951                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7986061                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7986061                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43153062012                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43153062012                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43153062012                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43153062012                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12337531                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12337531                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8782241                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8782241                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18174                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18174                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21119772                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21119772                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21119772                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21119772                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.037876                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037876                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000010                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022130                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022130                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022130                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022130                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 92329.616796                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92329.616796                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90750.693182                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90750.693182                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 92329.319512                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92329.319512                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 92329.319512                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92329.319512                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19087                       # number of writebacks
system.cpu2.dcache.writebacks::total            19087                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       356857                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       356857                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           88                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       356945                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       356945                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       356945                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       356945                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       110437                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       110437                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       110437                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       110437                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       110437                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       110437                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9326171814                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9326171814                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9326171814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9326171814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9326171814                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9326171814                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008951                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008951                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005229                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005229                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005229                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005229                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84447.891685                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84447.891685                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84447.891685                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84447.891685                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84447.891685                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84447.891685                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
