<stg><name>Decision</name>


<trans_list>

<trans id="290" from="1" to="2">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="2" to="3">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="3" to="4">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="4" to="5">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="5" to="6">
<condition id="68">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="5" to="8">
<condition id="69">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="6" to="7">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="7" to="8">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="8" to="9">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="9" to="10">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="10" to="11">
<condition id="79">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="10" to="13">
<condition id="80">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="11" to="12">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="12" to="13">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="13" to="14">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_A_V), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_V_V), !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_params_V), !map !39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %athresh), !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %vthresh), !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %a_flip), !map !51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %v_flip), !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_length), !map !59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_length), !map !63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i16 %data), !map !67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @Decision_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:12  %data_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %data)

]]></node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:13  %v_length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %v_length)

]]></node>
<StgValue><ssdm name="v_length_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:14  %a_length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a_length)

]]></node>
<StgValue><ssdm name="a_length_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:15  %v_flip_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %v_flip)

]]></node>
<StgValue><ssdm name="v_flip_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:16  %a_flip_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %a_flip)

]]></node>
<StgValue><ssdm name="a_flip_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:17  %vthresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vthresh)

]]></node>
<StgValue><ssdm name="vthresh_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:18  %athresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %athresh)

]]></node>
<StgValue><ssdm name="athresh_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:19  %reset_params_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_params_V)

]]></node>
<StgValue><ssdm name="reset_params_V_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:20  %reset_V_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_V_V)

]]></node>
<StgValue><ssdm name="reset_V_V_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:21  %reset_A_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_A_V)

]]></node>
<StgValue><ssdm name="reset_A_V_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_V_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_A_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_params_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i32 %athresh, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i32 %vthresh, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i8 %a_flip, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i8 %v_flip, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i32 %a_length, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i32 %v_length, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="16">
<![CDATA[
codeRepl:31  %val_assign = sext i16 %data_read to i32

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i16 %data, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:34  %AstimDelay_load = load i32* @AstimDelay, align 4

]]></node>
<StgValue><ssdm name="AstimDelay_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:35  %VstimDelay_load = load i32* @VstimDelay, align 4

]]></node>
<StgValue><ssdm name="VstimDelay_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:36  %ACaptureThresh_load = load i32* @ACaptureThresh, align 4

]]></node>
<StgValue><ssdm name="ACaptureThresh_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:37  %VCaptureThresh_load = load i32* @VCaptureThresh, align 4

]]></node>
<StgValue><ssdm name="VCaptureThresh_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:38  br i1 %reset_params_V_read, label %0, label %._crit_edge47_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="reset_params_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %vthresh_read, i32* @v_thresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="reset_params_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %athresh_read, i32* @a_thresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="reset_params_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  store i8 %a_flip_read, i8* @aflip, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="reset_params_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 %v_flip_read, i8* @vflip, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="reset_params_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %a_length_read, i32* @ACaptureThresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="reset_params_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %v_length_read, i32* @VCaptureThresh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="reset_params_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge47_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:4  %recentdatapoints_head_i_load = load i32* @recentdatapoints_head_i, align 4

]]></node>
<StgValue><ssdm name="recentdatapoints_head_i_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:6  %tmp_i_7 = sext i32 %recentdatapoints_head_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_i_7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:7  %recentdatapoints_data_addr = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i_7

]]></node>
<StgValue><ssdm name="recentdatapoints_data_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge47_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:28  %AstimDelay_load_op = add i32 %AstimDelay_load, 1

]]></node>
<StgValue><ssdm name="AstimDelay_load_op"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:29  %tmp_6 = select i1 %reset_A_V_read, i32 1, i32 %AstimDelay_load_op

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:30  %VstimDelay_load_op = add i32 %VstimDelay_load, 1

]]></node>
<StgValue><ssdm name="VstimDelay_load_op"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:31  %tmp_7 = select i1 %reset_V_V_read, i32 1, i32 %VstimDelay_load_op

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:69  store i32 %tmp_7, i32* @VstimDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:70  store i32 %tmp_6, i32* @AstimDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge47_ifconv:0  %ACaptureThresh_loc = phi i32 [ %a_length_read, %0 ], [ %ACaptureThresh_load, %codeRepl ]

]]></node>
<StgValue><ssdm name="ACaptureThresh_loc"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge47_ifconv:1  %VCaptureThresh_loc = phi i32 [ %v_length_read, %0 ], [ %VCaptureThresh_load, %codeRepl ]

]]></node>
<StgValue><ssdm name="VCaptureThresh_loc"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:2  %recentdatapoints_len_load = load i32* @recentdatapoints_len, align 4

]]></node>
<StgValue><ssdm name="recentdatapoints_len_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:3  %tmp_i = icmp eq i32 %recentdatapoints_len_load, 20

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:5  %recentdatapoints_sum_load = load i32* @recentdatapoints_sum, align 4

]]></node>
<StgValue><ssdm name="recentdatapoints_sum_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge47_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge47_ifconv:9  %extLd = sext i16 %recentdatapoints_data_load to i32

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:10  %tmp_34_i = sub nsw i32 %recentdatapoints_sum_load, %extLd

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:11  %recentdatapoints_sum_loc_i = select i1 %tmp_i, i32 %tmp_34_i, i32 %recentdatapoints_sum_load

]]></node>
<StgValue><ssdm name="recentdatapoints_sum_loc_i"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
._crit_edge47_ifconv:12  store i16 %data_read, i16* %recentdatapoints_data_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:13  %tmp_36_i = add nsw i32 %recentdatapoints_sum_loc_i, %val_assign

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:14  %recentdatapoints_len_load_op = add i32 %recentdatapoints_len_load, 1

]]></node>
<StgValue><ssdm name="recentdatapoints_len_load_op"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:15  %tmp_37_i = select i1 %tmp_i, i32 20, i32 %recentdatapoints_len_load_op

]]></node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:16  store i32 %tmp_37_i, i32* @recentdatapoints_len, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:17  %tmp_38_i = add nsw i32 %recentdatapoints_head_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:18  %tmp_39_i = icmp eq i32 %tmp_38_i, 20

]]></node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:19  %p_tmp_i = select i1 %tmp_39_i, i32 0, i32 %tmp_38_i

]]></node>
<StgValue><ssdm name="p_tmp_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:20  store i32 %p_tmp_i, i32* @recentdatapoints_head_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:21  store i32 %tmp_36_i, i32* @recentdatapoints_sum, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:33  %i = add nsw i32 %p_tmp_i, -1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:34  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:35  %i_1 = add nsw i32 %p_tmp_i, 19

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:36  %p_i = select i1 %tmp, i32 %i_1, i32 %i

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:37  %tmp_40_i = sext i32 %p_i to i64

]]></node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:38  %recentdatapoints_data_addr_1 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_40_i

]]></node>
<StgValue><ssdm name="recentdatapoints_data_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge47_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:51  %recentVBools_head_i_load = load i32* @recentVBools_head_i, align 4

]]></node>
<StgValue><ssdm name="recentVBools_head_i_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:54  %tmp_i2_8 = sext i32 %recentVBools_head_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_i2_8"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge47_ifconv:55  %recentVBools_data_addr = getelementptr [30 x i1]* @recentVBools_data, i64 0, i64 %tmp_i2_8

]]></node>
<StgValue><ssdm name="recentVBools_data_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge47_ifconv:56  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:32  %tmp_i1 = icmp eq i32 %tmp_37_i, 0

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge47_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge47_ifconv:40  %datapointV = select i1 %tmp_i1, i16 0, i16 %recentdatapoints_data_load_1

]]></node>
<StgValue><ssdm name="datapointV"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge47_ifconv:41  %datapointV_cast = sext i16 %datapointV to i17

]]></node>
<StgValue><ssdm name="datapointV_cast"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge47_ifconv:42  %vflip_load = load i8* @vflip, align 1

]]></node>
<StgValue><ssdm name="vflip_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge47_ifconv:43  %tmp_9 = icmp eq i8 %vflip_load, -1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge47_ifconv:44  %datapointV_1 = sub i17 0, %datapointV_cast

]]></node>
<StgValue><ssdm name="datapointV_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge47_ifconv:45  %p_s = select i1 %tmp_9, i17 %datapointV_1, i17 %datapointV_cast

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge47_ifconv:46  %p_cast = sext i17 %p_s to i32

]]></node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:47  %v_thresh_load = load i32* @v_thresh, align 4

]]></node>
<StgValue><ssdm name="v_thresh_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:48  %tmp_s = icmp sgt i32 %p_cast, %v_thresh_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge47_ifconv:56  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:22  %AbeatDelay_load = load i32* @AbeatDelay, align 4

]]></node>
<StgValue><ssdm name="AbeatDelay_load"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:23  %tmp_3 = add nsw i32 %AbeatDelay_load, 1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:24  %VbeatDelay_load = load i32* @VbeatDelay, align 4

]]></node>
<StgValue><ssdm name="VbeatDelay_load"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:25  %tmp_4 = add nsw i32 %VbeatDelay_load, 1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:26  %VbeatFallDelay_load = load i32* @VbeatFallDelay, align 4

]]></node>
<StgValue><ssdm name="VbeatFallDelay_load"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:27  %tmp_5 = add nsw i32 %VbeatFallDelay_load, 1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge47_ifconv:49  %val_assign_1 = zext i1 %tmp_s to i32

]]></node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:50  %recentVBools_sum_load = load i32* @recentVBools_sum, align 4

]]></node>
<StgValue><ssdm name="recentVBools_sum_load"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge47_ifconv:52  %recentVBools_len_load = load i32* @recentVBools_len, align 4

]]></node>
<StgValue><ssdm name="recentVBools_len_load"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:53  %tmp_i2 = icmp eq i32 %recentVBools_len_load, 30

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge47_ifconv:57  %extLd1 = zext i1 %recentVBools_data_load to i32

]]></node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:58  %tmp_28_i = sub nsw i32 %recentVBools_sum_load, %extLd1

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:59  %CircularBuffer_int_30_sum_i = select i1 %tmp_i2, i32 %tmp_28_i, i32 %recentVBools_sum_load

]]></node>
<StgValue><ssdm name="CircularBuffer_int_30_sum_i"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
._crit_edge47_ifconv:60  store i1 %tmp_s, i1* %recentVBools_data_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:61  %CircularBuffer_sum_read_assign = add nsw i32 %CircularBuffer_int_30_sum_i, %val_assign_1

]]></node>
<StgValue><ssdm name="CircularBuffer_sum_read_assign"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:62  %CircularBuffer_len_read_assign = add i32 %recentVBools_len_load, 1

]]></node>
<StgValue><ssdm name="CircularBuffer_len_read_assign"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:63  %CircularBuffer_len_read_assign_1 = select i1 %tmp_i2, i32 30, i32 %CircularBuffer_len_read_assign

]]></node>
<StgValue><ssdm name="CircularBuffer_len_read_assign_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:64  %tmp_32_i = add nsw i32 %recentVBools_head_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:65  %tmp_33_i = icmp eq i32 %tmp_32_i, 30

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge47_ifconv:66  %CircularBuffer_head_i_read_ass = select i1 %tmp_33_i, i32 0, i32 %tmp_32_i

]]></node>
<StgValue><ssdm name="CircularBuffer_head_i_read_ass"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:67  store i32 %CircularBuffer_head_i_read_ass, i32* @recentVBools_head_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge47_ifconv:68  %tmp_8 = icmp sgt i32 %CircularBuffer_len_read_assign_1, %VCaptureThresh_loc

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge47_ifconv:71  br i1 %tmp_8, label %1, label %._crit_edge48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %CircularBuffer_len_write_assig = add nsw i32 %CircularBuffer_len_read_assign_1, -1

]]></node>
<StgValue><ssdm name="CircularBuffer_len_write_assig"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_2 = sub nsw i32 %CircularBuffer_head_i_read_ass, %CircularBuffer_len_read_assign_1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_3 = add nsw i32 %i_2, 30

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %i_4 = select i1 %tmp_25, i32 %i_3, i32 %i_2

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_27_i_i = sext i32 %i_4 to i64

]]></node>
<StgValue><ssdm name="tmp_27_i_i"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %recentVBools_data_addr_1 = getelementptr [30 x i1]* @recentVBools_data, i64 0, i64 %tmp_27_i_i

]]></node>
<StgValue><ssdm name="recentVBools_data_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="5">
<![CDATA[
:6  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %i_5 = sub nsw i32 %CircularBuffer_head_i_read_ass, %CircularBuffer_len_write_assig

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_5, i32 31)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %i_6 = add nsw i32 %i_5, 30

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %i_7 = select i1 %tmp_26, i32 %i_6, i32 %i_5

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="64" op_0_bw="32">
<![CDATA[
:16  %tmp_27_i_i1 = sext i32 %i_7 to i64

]]></node>
<StgValue><ssdm name="tmp_27_i_i1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %recentVBools_data_addr_2 = getelementptr [30 x i1]* @recentVBools_data, i64 0, i64 %tmp_27_i_i1

]]></node>
<StgValue><ssdm name="recentVBools_data_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="5">
<![CDATA[
:18  %recentVBools_data_load_2 = load i1* %recentVBools_data_addr_2, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load_2"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %not_tmp_i_i6 = icmp ne i32 %CircularBuffer_len_write_assig, 0

]]></node>
<StgValue><ssdm name="not_tmp_i_i6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="152" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="5">
<![CDATA[
:6  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %not_tmp_i_i = icmp ne i32 %CircularBuffer_len_read_assign_1, 0

]]></node>
<StgValue><ssdm name="not_tmp_i_i"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %toReturn_4 = and i1 %recentVBools_data_load_1, %not_tmp_i_i

]]></node>
<StgValue><ssdm name="toReturn_4"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="5">
<![CDATA[
:18  %recentVBools_data_load_2 = load i1* %recentVBools_data_addr_2, align 1

]]></node>
<StgValue><ssdm name="recentVBools_data_load_2"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %toReturn_5 = and i1 %recentVBools_data_load_2, %not_tmp_i_i6

]]></node>
<StgValue><ssdm name="toReturn_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="1">
<![CDATA[
:9  %toReturn_i_cast = zext i1 %toReturn_4 to i32

]]></node>
<StgValue><ssdm name="toReturn_i_cast"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %CircularBuffer_sum_write_assig = sub nsw i32 %CircularBuffer_sum_read_assign, %toReturn_i_cast

]]></node>
<StgValue><ssdm name="CircularBuffer_sum_write_assig"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="1">
<![CDATA[
:21  %toReturn_i14_cast = zext i1 %toReturn_5 to i32

]]></node>
<StgValue><ssdm name="toReturn_i14_cast"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %CircularBuffer_sum_write_assig_1 = sub nsw i32 %CircularBuffer_sum_write_assig, %toReturn_i14_cast

]]></node>
<StgValue><ssdm name="CircularBuffer_sum_write_assig_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %CircularBuffer_len_write_assig_1 = add nsw i32 %CircularBuffer_len_read_assign_1, -2

]]></node>
<StgValue><ssdm name="CircularBuffer_len_write_assig_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %._crit_edge48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge48:0  %sum = phi i32 [ %CircularBuffer_sum_write_assig_1, %1 ], [ %CircularBuffer_sum_read_assign, %._crit_edge47_ifconv ]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge48:1  %recentVBools_len_new = phi i32 [ %CircularBuffer_len_write_assig_1, %1 ], [ %CircularBuffer_len_read_assign_1, %._crit_edge47_ifconv ]

]]></node>
<StgValue><ssdm name="recentVBools_len_new"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge48:2  %tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %VCaptureThresh_loc, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge48:3  %tmp_2 = sext i31 %tmp_1 to i32

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge48:4  %tmp_10 = icmp sgt i32 %sum, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge48:5  store i32 %recentVBools_len_new, i32* @recentVBools_len, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge48:6  store i32 %sum, i32* @recentVBools_sum, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge48:7  %last_sample_is_V_V_load = load i1* @last_sample_is_V_V, align 1

]]></node>
<StgValue><ssdm name="last_sample_is_V_V_load"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge48:8  br i1 %tmp_10, label %2, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %last_sample_is_V_V_load, label %5, label %._crit_edge49_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="last_sample_is_V_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @last_sample_is_V_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="last_sample_is_V_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge49_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %last_sample_is_V_V_load, label %._crit_edge49_ifconv, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="last_sample_is_V_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @last_sample_is_V_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="last_sample_is_V_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge49_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:3  %tmp_i3 = icmp eq i32 %tmp_37_i, 20

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge49_ifconv:4  %tmp_i3_9 = sext i32 %p_tmp_i to i64

]]></node>
<StgValue><ssdm name="tmp_i3_9"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:5  %recentdatapoints_data_addr_2 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i3_9

]]></node>
<StgValue><ssdm name="recentdatapoints_data_addr_2"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge49_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_2"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge49_ifconv:18  %recentABools_head_i_load = load i32* @recentABools_head_i, align 4

]]></node>
<StgValue><ssdm name="recentABools_head_i_load"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge49_ifconv:21  %tmp_i4_10 = sext i32 %recentABools_head_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_i4_10"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge49_ifconv:22  %recentABools_data_addr = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_i4_10

]]></node>
<StgValue><ssdm name="recentABools_data_addr"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge49_ifconv:23  %recentABools_data_load = load i1* %recentABools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="186" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge49_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

]]></node>
<StgValue><ssdm name="recentdatapoints_data_load_2"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge49_ifconv:7  %datapointA = select i1 %tmp_i3, i16 %recentdatapoints_data_load_2, i16 0

]]></node>
<StgValue><ssdm name="datapointA"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge49_ifconv:8  %datapointA_cast = sext i16 %datapointA to i17

]]></node>
<StgValue><ssdm name="datapointA_cast"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge49_ifconv:9  %aflip_load = load i8* @aflip, align 1

]]></node>
<StgValue><ssdm name="aflip_load"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge49_ifconv:10  %tmp_11 = icmp eq i8 %aflip_load, -1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge49_ifconv:11  %datapointA_1 = sub i17 0, %datapointA_cast

]]></node>
<StgValue><ssdm name="datapointA_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge49_ifconv:12  %p_1 = select i1 %tmp_11, i17 %datapointA_1, i17 %datapointA_cast

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge49_ifconv:13  %p_1_cast = sext i17 %p_1 to i32

]]></node>
<StgValue><ssdm name="p_1_cast"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge49_ifconv:14  %a_thresh_load = load i32* @a_thresh, align 4

]]></node>
<StgValue><ssdm name="a_thresh_load"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:15  %tmp_12 = icmp sgt i32 %p_1_cast, %a_thresh_load

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="5">
<![CDATA[
._crit_edge49_ifconv:23  %recentABools_data_load = load i1* %recentABools_data_addr, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge49_ifconv:0  %VbeatDelay_new_1 = phi i32 [ %tmp_4, %2 ], [ 0, %3 ], [ %tmp_4, %5 ], [ %tmp_4, %4 ]

]]></node>
<StgValue><ssdm name="VbeatDelay_new_1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge49_ifconv:1  %VbeatFallDelay_new_1 = phi i32 [ %tmp_5, %2 ], [ %tmp_5, %3 ], [ 0, %5 ], [ %tmp_5, %4 ]

]]></node>
<StgValue><ssdm name="VbeatFallDelay_new_1"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge49_ifconv:2  %last_sample_is_V_V_loc_2 = phi i1 [ %last_sample_is_V_V_load, %2 ], [ true, %3 ], [ false, %5 ], [ %last_sample_is_V_V_load, %4 ]

]]></node>
<StgValue><ssdm name="last_sample_is_V_V_loc_2"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge49_ifconv:16  %val_assign_2 = zext i1 %tmp_12 to i32

]]></node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge49_ifconv:17  %recentABools_sum_load = load i32* @recentABools_sum, align 4

]]></node>
<StgValue><ssdm name="recentABools_sum_load"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge49_ifconv:19  %recentABools_len_load = load i32* @recentABools_len, align 4

]]></node>
<StgValue><ssdm name="recentABools_len_load"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:20  %tmp_i4 = icmp eq i32 %recentABools_len_load, 30

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge49_ifconv:24  %extLd2 = zext i1 %recentABools_data_load to i32

]]></node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:25  %tmp_28_i1 = sub nsw i32 %recentABools_sum_load, %extLd2

]]></node>
<StgValue><ssdm name="tmp_28_i1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge49_ifconv:26  %CircularBuffer_int_30_sum_i1 = select i1 %tmp_i4, i32 %tmp_28_i1, i32 %recentABools_sum_load

]]></node>
<StgValue><ssdm name="CircularBuffer_int_30_sum_i1"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
._crit_edge49_ifconv:27  store i1 %tmp_12, i1* %recentABools_data_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:28  %CircularBuffer_sum_read_assign_1 = add nsw i32 %CircularBuffer_int_30_sum_i1, %val_assign_2

]]></node>
<StgValue><ssdm name="CircularBuffer_sum_read_assign_1"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:29  %CircularBuffer_len_read_assign_2 = add i32 %recentABools_len_load, 1

]]></node>
<StgValue><ssdm name="CircularBuffer_len_read_assign_2"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge49_ifconv:30  %CircularBuffer_len_read_assign_3 = select i1 %tmp_i4, i32 30, i32 %CircularBuffer_len_read_assign_2

]]></node>
<StgValue><ssdm name="CircularBuffer_len_read_assign_3"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:31  %tmp_32_i1 = add nsw i32 %recentABools_head_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_32_i1"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:32  %tmp_33_i1 = icmp eq i32 %tmp_32_i1, 30

]]></node>
<StgValue><ssdm name="tmp_33_i1"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge49_ifconv:33  %CircularBuffer_head_i_read_ass_1 = select i1 %tmp_33_i1, i32 0, i32 %tmp_32_i1

]]></node>
<StgValue><ssdm name="CircularBuffer_head_i_read_ass_1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:34  store i32 %CircularBuffer_head_i_read_ass_1, i32* @recentABools_head_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:35  %tmp_13 = icmp sgt i32 %CircularBuffer_len_read_assign_3, %ACaptureThresh_loc

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:36  store i32 %VbeatFallDelay_new_1, i32* @VbeatFallDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge49_ifconv:37  store i32 %VbeatDelay_new_1, i32* @VbeatDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge49_ifconv:38  br i1 %tmp_13, label %6, label %._crit_edge51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %CircularBuffer_len_write_assig_2 = add nsw i32 %CircularBuffer_len_read_assign_3, -1

]]></node>
<StgValue><ssdm name="CircularBuffer_len_write_assig_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="220" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_8 = sub nsw i32 %CircularBuffer_head_i_read_ass_1, %CircularBuffer_len_read_assign_3

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_9 = add nsw i32 %i_8, 30

]]></node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %i_10 = select i1 %tmp_27, i32 %i_9, i32 %i_8

]]></node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_27_i_i2 = sext i32 %i_10 to i64

]]></node>
<StgValue><ssdm name="tmp_27_i_i2"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %recentABools_data_addr_1 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_27_i_i2

]]></node>
<StgValue><ssdm name="recentABools_data_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="5">
<![CDATA[
:6  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load_1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %i_11 = sub nsw i32 %CircularBuffer_head_i_read_ass_1, %CircularBuffer_len_write_assig_2

]]></node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_11, i32 31)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %i_12 = add nsw i32 %i_11, 30

]]></node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %i_13 = select i1 %tmp_28, i32 %i_12, i32 %i_11

]]></node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="32">
<![CDATA[
:16  %tmp_27_i_i3 = sext i32 %i_13 to i64

]]></node>
<StgValue><ssdm name="tmp_27_i_i3"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %recentABools_data_addr_2 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_27_i_i3

]]></node>
<StgValue><ssdm name="recentABools_data_addr_2"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="5">
<![CDATA[
:18  %recentABools_data_load_2 = load i1* %recentABools_data_addr_2, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load_2"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %not_tmp_i_i2 = icmp ne i32 %CircularBuffer_len_write_assig_2, 0

]]></node>
<StgValue><ssdm name="not_tmp_i_i2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="235" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="5">
<![CDATA[
:6  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load_1"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %not_tmp_i_i1 = icmp ne i32 %CircularBuffer_len_read_assign_3, 0

]]></node>
<StgValue><ssdm name="not_tmp_i_i1"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %toReturn_6 = and i1 %recentABools_data_load_1, %not_tmp_i_i1

]]></node>
<StgValue><ssdm name="toReturn_6"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="1">
<![CDATA[
:9  %toReturn_i27_cast = zext i1 %toReturn_6 to i32

]]></node>
<StgValue><ssdm name="toReturn_i27_cast"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %CircularBuffer_sum_write_assig_2 = sub nsw i32 %CircularBuffer_sum_read_assign_1, %toReturn_i27_cast

]]></node>
<StgValue><ssdm name="CircularBuffer_sum_write_assig_2"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="5">
<![CDATA[
:18  %recentABools_data_load_2 = load i1* %recentABools_data_addr_2, align 1

]]></node>
<StgValue><ssdm name="recentABools_data_load_2"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %toReturn_7 = and i1 %recentABools_data_load_2, %not_tmp_i_i2

]]></node>
<StgValue><ssdm name="toReturn_7"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="1">
<![CDATA[
:21  %toReturn_i40_cast = zext i1 %toReturn_7 to i32

]]></node>
<StgValue><ssdm name="toReturn_i40_cast"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %CircularBuffer_sum_write_assig_3 = sub nsw i32 %CircularBuffer_sum_write_assig_2, %toReturn_i40_cast

]]></node>
<StgValue><ssdm name="CircularBuffer_sum_write_assig_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="244" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %CircularBuffer_len_write_assig_3 = add nsw i32 %CircularBuffer_len_read_assign_3, -2

]]></node>
<StgValue><ssdm name="CircularBuffer_len_write_assig_3"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %._crit_edge51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge51:0  %sum_1 = phi i32 [ %CircularBuffer_sum_write_assig_3, %6 ], [ %CircularBuffer_sum_read_assign_1, %._crit_edge49_ifconv ]

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge51:1  %recentABools_len_new = phi i32 [ %CircularBuffer_len_write_assig_3, %6 ], [ %CircularBuffer_len_read_assign_3, %._crit_edge49_ifconv ]

]]></node>
<StgValue><ssdm name="recentABools_len_new"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge51:2  %tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %ACaptureThresh_loc, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge51:3  %tmp_15 = sext i31 %tmp_14 to i32

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge51:4  %tmp_16 = icmp sgt i32 %sum_1, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge51:5  store i32 %recentABools_len_new, i32* @recentABools_len, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge51:6  store i32 %sum_1, i32* @recentABools_sum, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge51:7  %last_sample_is_A_V_load = load i1* @last_sample_is_A_V, align 1

]]></node>
<StgValue><ssdm name="last_sample_is_A_V_load"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge51:8  %tmp_17 = icmp sgt i32 %VbeatDelay_new_1, %VbeatFallDelay_new_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge51:9  %or_cond1 = and i1 %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge51:10  br i1 %or_cond1, label %7, label %._crit_edge52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge52:0  br i1 %last_sample_is_A_V_load, label %9, label %._crit_edge54_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
<literal name="last_sample_is_A_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @last_sample_is_A_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
<literal name="last_sample_is_A_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge54_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %last_sample_is_A_V_load, label %._crit_edge54_ifconv, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
<literal name="last_sample_is_A_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @last_sample_is_A_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
<literal name="last_sample_is_A_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge54_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge54_ifconv:14  %tmp_21 = icmp sgt i32 %tmp_6, %ACaptureThresh_loc

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge54_ifconv:21  %tmp_24 = icmp sgt i32 %tmp_7, %VCaptureThresh_loc

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge54_ifconv:0  %AbeatDelay_new = phi i32 [ %tmp_3, %7 ], [ 0, %8 ], [ %tmp_3, %9 ], [ %tmp_3, %._crit_edge52 ]

]]></node>
<StgValue><ssdm name="AbeatDelay_new"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge54_ifconv:1  %tmp_18 = phi i1 [ %last_sample_is_A_V_load, %7 ], [ true, %8 ], [ false, %9 ], [ %last_sample_is_A_V_load, %._crit_edge52 ]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge54_ifconv:2  store i32 %AbeatDelay_new, i32* @AbeatDelay, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge54_ifconv:3  %tmp_20_not = icmp ne i32 %VbeatDelay_new_1, 0

]]></node>
<StgValue><ssdm name="tmp_20_not"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge54_ifconv:4  %last_sample_is_V_V_loc_2_not = xor i1 %last_sample_is_V_V_loc_2, true

]]></node>
<StgValue><ssdm name="last_sample_is_V_V_loc_2_not"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge54_ifconv:5  %brmerge = or i1 %tmp_20_not, %last_sample_is_V_V_loc_2_not

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge54_ifconv:6  %tmp_19 = icmp eq i32 %AbeatDelay_new, 0

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge54_ifconv:7  %p_2 = select i1 %tmp_18, i13 -4096, i13 0

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge54_ifconv:8  %sel_tmp = and i1 %brmerge, %tmp_19

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge54_ifconv:9  %sel_tmp1 = select i1 %sel_tmp, i13 %p_2, i13 0

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge54_ifconv:10  %tmp_20_not_not = xor i1 %tmp_20_not, true

]]></node>
<StgValue><ssdm name="tmp_20_not_not"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge54_ifconv:11  %sel_tmp2 = and i1 %last_sample_is_V_V_loc_2, %tmp_20_not_not

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge54_ifconv:12  %toReturn_1 = select i1 %sel_tmp2, i13 240, i13 %sel_tmp1

]]></node>
<StgValue><ssdm name="toReturn_1"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge54_ifconv:13  %tmp_20 = icmp sgt i32 %AbeatDelay_new, 1000

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge54_ifconv:15  %toReturn = or i13 %toReturn_1, 3840

]]></node>
<StgValue><ssdm name="toReturn"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge54_ifconv:16  %p_toReturn_1 = select i1 %tmp_21, i13 %toReturn, i13 %toReturn_1

]]></node>
<StgValue><ssdm name="p_toReturn_1"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge54_ifconv:17  %toReturn_2 = select i1 %tmp_20, i13 %p_toReturn_1, i13 %toReturn_1

]]></node>
<StgValue><ssdm name="toReturn_2"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge54_ifconv:18  %tmp_22 = icmp sgt i32 %VbeatDelay_new_1, %AbeatDelay_new

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge54_ifconv:19  %tmp_23 = icmp sgt i32 %AbeatDelay_new, 900

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge54_ifconv:20  %or_cond = and i1 %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge54_ifconv:22  %toReturn_3 = or i13 %toReturn_2, 15

]]></node>
<StgValue><ssdm name="toReturn_3"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge54_ifconv:23  %p_toReturn_2 = select i1 %tmp_24, i13 %toReturn_3, i13 %toReturn_2

]]></node>
<StgValue><ssdm name="p_toReturn_2"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge54_ifconv:24  %UnifiedRetVal = select i1 %or_cond, i13 %p_toReturn_2, i13 %toReturn_2

]]></node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge54_ifconv:25  %UnifiedRetVal_cast = sext i13 %UnifiedRetVal to i16

]]></node>
<StgValue><ssdm name="UnifiedRetVal_cast"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="16">
<![CDATA[
._crit_edge54_ifconv:26  ret i16 %UnifiedRetVal_cast

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
