
RosaSensors.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00000ab6  00000b4a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ab6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  00800106  00800106  00000b50  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b50  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000e8  00000000  00000000  00000b80  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002923  00000000  00000000  00000c68  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b0a  00000000  00000000  0000358b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000006d3  00000000  00000000  00004095  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002c8  00000000  00000000  00004768  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000087d  00000000  00000000  00004a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f7f  00000000  00000000  000052ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000d8  00000000  00000000  0000622c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4b 00 	jmp	0x96	; 0x96 <__ctors_end>
   4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  10:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  14:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  18:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  1c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  20:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  24:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  28:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  2c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  30:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  34:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  38:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  3c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  40:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  44:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  48:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  4c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  50:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  54:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  58:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  5c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  60:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  64:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  68:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  6c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  70:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  74:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  78:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  7c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  80:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  84:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  88:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  8c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  90:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>

00000094 <__ctors_start>:
  94:	12 02       	muls	r17, r18

00000096 <__ctors_end>:
  96:	11 24       	eor	r1, r1
  98:	1f be       	out	0x3f, r1	; 63
  9a:	cf ef       	ldi	r28, 0xFF	; 255
  9c:	d0 e1       	ldi	r29, 0x10	; 16
  9e:	de bf       	out	0x3e, r29	; 62
  a0:	cd bf       	out	0x3d, r28	; 61

000000a2 <__do_copy_data>:
  a2:	11 e0       	ldi	r17, 0x01	; 1
  a4:	a0 e0       	ldi	r26, 0x00	; 0
  a6:	b1 e0       	ldi	r27, 0x01	; 1
  a8:	e6 eb       	ldi	r30, 0xB6	; 182
  aa:	fa e0       	ldi	r31, 0x0A	; 10
  ac:	02 c0       	rjmp	.+4      	; 0xb2 <__do_copy_data+0x10>
  ae:	05 90       	lpm	r0, Z+
  b0:	0d 92       	st	X+, r0
  b2:	a6 30       	cpi	r26, 0x06	; 6
  b4:	b1 07       	cpc	r27, r17
  b6:	d9 f7       	brne	.-10     	; 0xae <__do_copy_data+0xc>

000000b8 <__do_clear_bss>:
  b8:	21 e0       	ldi	r18, 0x01	; 1
  ba:	a6 e0       	ldi	r26, 0x06	; 6
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	01 c0       	rjmp	.+2      	; 0xc2 <.do_clear_bss_start>

000000c0 <.do_clear_bss_loop>:
  c0:	1d 92       	st	X+, r1

000000c2 <.do_clear_bss_start>:
  c2:	a2 32       	cpi	r26, 0x22	; 34
  c4:	b2 07       	cpc	r27, r18
  c6:	e1 f7       	brne	.-8      	; 0xc0 <.do_clear_bss_loop>

000000c8 <__do_global_ctors>:
  c8:	10 e0       	ldi	r17, 0x00	; 0
  ca:	c6 e9       	ldi	r28, 0x96	; 150
  cc:	d0 e0       	ldi	r29, 0x00	; 0
  ce:	04 c0       	rjmp	.+8      	; 0xd8 <__do_global_ctors+0x10>
  d0:	22 97       	sbiw	r28, 0x02	; 2
  d2:	fe 01       	movw	r30, r28
  d4:	0e 94 2e 04 	call	0x85c	; 0x85c <__tablejump__>
  d8:	c4 39       	cpi	r28, 0x94	; 148
  da:	d1 07       	cpc	r29, r17
  dc:	c9 f7       	brne	.-14     	; 0xd0 <__do_global_ctors+0x8>
  de:	0e 94 81 02 	call	0x502	; 0x502 <main>
  e2:	0c 94 59 05 	jmp	0xab2	; 0xab2 <_exit>

000000e6 <__bad_interrupt>:
  e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ea <_ZN4Rosa8Rs485Std8send_msgEhPh>:
	Rs485Std::~Rs485Std()
	{
	} //~Rs485Std

	void Rs485Std::send_msg( uint8_t data_length, uint8_t *msg )
	{
  ea:	cf 92       	push	r12
  ec:	df 92       	push	r13
  ee:	ef 92       	push	r14
  f0:	ff 92       	push	r15
  f2:	0f 93       	push	r16
  f4:	1f 93       	push	r17
  f6:	cf 93       	push	r28
  f8:	df 93       	push	r29
  fa:	8c 01       	movw	r16, r24
  fc:	c6 2e       	mov	r12, r22
		tx_enable->set();
  fe:	fc 01       	movw	r30, r24
 100:	a2 81       	ldd	r26, Z+2	; 0x02
 102:	b3 81       	ldd	r27, Z+3	; 0x03
	
	void operator=(OutBit value){operator=((bool)value);}

	inline OutBit toggle(){*pt = *pt ^ 1<<wbit;	return *this;}

	inline OutBit set(){*pt = *pt | 1<<wbit;	return *this;}
 104:	ed 91       	ld	r30, X+
 106:	fc 91       	ld	r31, X
 108:	11 97       	sbiw	r26, 0x01	; 1
 10a:	60 81       	ld	r22, Z
 10c:	21 e0       	ldi	r18, 0x01	; 1
 10e:	30 e0       	ldi	r19, 0x00	; 0
 110:	c9 01       	movw	r24, r18
 112:	12 96       	adiw	r26, 0x02	; 2
 114:	0c 90       	ld	r0, X
 116:	02 c0       	rjmp	.+4      	; 0x11c <_ZN4Rosa8Rs485Std8send_msgEhPh+0x32>
 118:	88 0f       	add	r24, r24
 11a:	99 1f       	adc	r25, r25
 11c:	0a 94       	dec	r0
 11e:	e2 f7       	brpl	.-8      	; 0x118 <_ZN4Rosa8Rs485Std8send_msgEhPh+0x2e>
 120:	86 2b       	or	r24, r22
 122:	80 83       	st	Z, r24
		
		uart->send_stream(data_length,msg);
 124:	f8 01       	movw	r30, r16
 126:	e0 80       	ld	r14, Z
 128:	f1 80       	ldd	r15, Z+1	; 0x01
		uint8_t read(bool* status = NULL) const;
		bool read(uint8_t timeout_ms, uint8_t* data ) const;
		void read_stream(uint8_t& size , uint8_t* data, uint8_t timeout_byte) const;
		void flush(void) const;
		void send(uint8_t data) const;
		void send_stream(uint8_t size , uint8_t* data) const{ for(uint8_t i=0; i < size; i++) send(data[i]);}
 12a:	cc 20       	and	r12, r12
 12c:	51 f0       	breq	.+20     	; 0x142 <_ZN4Rosa8Rs485Std8send_msgEhPh+0x58>
 12e:	c4 2f       	mov	r28, r20
 130:	d5 2f       	mov	r29, r21
 132:	d1 2c       	mov	r13, r1
 134:	69 91       	ld	r22, Y+
 136:	c7 01       	movw	r24, r14
 138:	0e 94 de 01 	call	0x3bc	; 0x3bc <_ZNK4Rosa7UartStd4sendEh>
 13c:	d3 94       	inc	r13
 13e:	dc 10       	cpse	r13, r12
 140:	f9 cf       	rjmp	.-14     	; 0x134 <_ZN4Rosa8Rs485Std8send_msgEhPh+0x4a>
		
		while(uart->transmit_ongoing());
 142:	f8 01       	movw	r30, r16
 144:	80 81       	ld	r24, Z
 146:	91 81       	ldd	r25, Z+1	; 0x01
 148:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <_ZNK4Rosa7UartStd16transmit_ongoingEv>
 14c:	81 11       	cpse	r24, r1
 14e:	f9 cf       	rjmp	.-14     	; 0x142 <_ZN4Rosa8Rs485Std8send_msgEhPh+0x58>
		tx_enable->unset();
 150:	f8 01       	movw	r30, r16
 152:	a2 81       	ldd	r26, Z+2	; 0x02
 154:	b3 81       	ldd	r27, Z+3	; 0x03
	
	inline OutBit unset(){*pt = *pt & ~(1<<wbit);	return *this;}
 156:	ed 91       	ld	r30, X+
 158:	fc 91       	ld	r31, X
 15a:	11 97       	sbiw	r26, 0x01	; 1
 15c:	20 81       	ld	r18, Z
 15e:	81 e0       	ldi	r24, 0x01	; 1
 160:	90 e0       	ldi	r25, 0x00	; 0
 162:	12 96       	adiw	r26, 0x02	; 2
 164:	0c 90       	ld	r0, X
 166:	02 c0       	rjmp	.+4      	; 0x16c <_ZN4Rosa8Rs485Std8send_msgEhPh+0x82>
 168:	88 0f       	add	r24, r24
 16a:	99 1f       	adc	r25, r25
 16c:	0a 94       	dec	r0
 16e:	e2 f7       	brpl	.-8      	; 0x168 <_ZN4Rosa8Rs485Std8send_msgEhPh+0x7e>
 170:	80 95       	com	r24
 172:	82 23       	and	r24, r18
 174:	80 83       	st	Z, r24
		
	}
 176:	df 91       	pop	r29
 178:	cf 91       	pop	r28
 17a:	1f 91       	pop	r17
 17c:	0f 91       	pop	r16
 17e:	ff 90       	pop	r15
 180:	ef 90       	pop	r14
 182:	df 90       	pop	r13
 184:	cf 90       	pop	r12
 186:	08 95       	ret

00000188 <_ZN4Rosa8Rs485Std8read_msgERhPhhh>:

	bool Rs485Std::read_msg( uint8_t& data_length, uint8_t *msg, uint8_t byte_timeout, uint8_t response_timeout)
	{
 188:	bf 92       	push	r11
 18a:	cf 92       	push	r12
 18c:	df 92       	push	r13
 18e:	ef 92       	push	r14
 190:	ff 92       	push	r15
 192:	0f 93       	push	r16
 194:	1f 93       	push	r17
 196:	cf 93       	push	r28
 198:	df 93       	push	r29
 19a:	7c 01       	movw	r14, r24
 19c:	eb 01       	movw	r28, r22
 19e:	6a 01       	movw	r12, r20
 1a0:	12 2f       	mov	r17, r18
 1a2:	60 2f       	mov	r22, r16
		rx_enable->unset();
 1a4:	fc 01       	movw	r30, r24
 1a6:	a4 81       	ldd	r26, Z+4	; 0x04
 1a8:	b5 81       	ldd	r27, Z+5	; 0x05
 1aa:	ed 91       	ld	r30, X+
 1ac:	fc 91       	ld	r31, X
 1ae:	11 97       	sbiw	r26, 0x01	; 1
 1b0:	20 81       	ld	r18, Z
 1b2:	81 e0       	ldi	r24, 0x01	; 1
 1b4:	90 e0       	ldi	r25, 0x00	; 0
 1b6:	12 96       	adiw	r26, 0x02	; 2
 1b8:	0c 90       	ld	r0, X
 1ba:	02 c0       	rjmp	.+4      	; 0x1c0 <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0x38>
 1bc:	88 0f       	add	r24, r24
 1be:	99 1f       	adc	r25, r25
 1c0:	0a 94       	dec	r0
 1c2:	e2 f7       	brpl	.-8      	; 0x1bc <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0x34>
 1c4:	80 95       	com	r24
 1c6:	82 23       	and	r24, r18
 1c8:	80 83       	st	Z, r24
		
		if(!uart->read(response_timeout,msg)){
 1ca:	f7 01       	movw	r30, r14
 1cc:	80 81       	ld	r24, Z
 1ce:	91 81       	ldd	r25, Z+1	; 0x01
 1d0:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <_ZNK4Rosa7UartStd4readEhPh>
 1d4:	08 2f       	mov	r16, r24
 1d6:	81 11       	cpse	r24, r1
 1d8:	02 c0       	rjmp	.+4      	; 0x1de <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0x56>
			data_length=0;
 1da:	18 82       	st	Y, r1
			return false;
 1dc:	2a c0       	rjmp	.+84     	; 0x232 <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0xaa>
		}
		
		uint8_t max_length = data_length;
 1de:	b8 80       	ld	r11, Y
		
		for ( data_length = 1 ; data_length < max_length ; data_length++)
 1e0:	81 e0       	ldi	r24, 0x01	; 1
 1e2:	88 83       	st	Y, r24
 1e4:	8b 15       	cp	r24, r11
 1e6:	80 f4       	brcc	.+32     	; 0x208 <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0x80>
		if(!uart->read(byte_timeout,msg+data_length))
 1e8:	a6 01       	movw	r20, r12
 1ea:	48 0f       	add	r20, r24
 1ec:	51 1d       	adc	r21, r1
 1ee:	61 2f       	mov	r22, r17
 1f0:	f7 01       	movw	r30, r14
 1f2:	80 81       	ld	r24, Z
 1f4:	91 81       	ldd	r25, Z+1	; 0x01
 1f6:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <_ZNK4Rosa7UartStd4readEhPh>
 1fa:	88 23       	and	r24, r24
 1fc:	c9 f0       	breq	.+50     	; 0x230 <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0xa8>
			return false;
		}
		
		uint8_t max_length = data_length;
		
		for ( data_length = 1 ; data_length < max_length ; data_length++)
 1fe:	88 81       	ld	r24, Y
 200:	8f 5f       	subi	r24, 0xFF	; 255
 202:	88 83       	st	Y, r24
 204:	8b 15       	cp	r24, r11
 206:	80 f3       	brcs	.-32     	; 0x1e8 <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0x60>
		if(!uart->read(byte_timeout,msg+data_length))
		return false;
		
		
		rx_enable->set();
 208:	f7 01       	movw	r30, r14
 20a:	a4 81       	ldd	r26, Z+4	; 0x04
 20c:	b5 81       	ldd	r27, Z+5	; 0x05
	
	void operator=(OutBit value){operator=((bool)value);}

	inline OutBit toggle(){*pt = *pt ^ 1<<wbit;	return *this;}

	inline OutBit set(){*pt = *pt | 1<<wbit;	return *this;}
 20e:	ed 91       	ld	r30, X+
 210:	fc 91       	ld	r31, X
 212:	11 97       	sbiw	r26, 0x01	; 1
 214:	80 81       	ld	r24, Z
 216:	41 e0       	ldi	r20, 0x01	; 1
 218:	50 e0       	ldi	r21, 0x00	; 0
 21a:	9a 01       	movw	r18, r20
 21c:	12 96       	adiw	r26, 0x02	; 2
 21e:	0c 90       	ld	r0, X
 220:	02 c0       	rjmp	.+4      	; 0x226 <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0x9e>
 222:	22 0f       	add	r18, r18
 224:	33 1f       	adc	r19, r19
 226:	0a 94       	dec	r0
 228:	e2 f7       	brpl	.-8      	; 0x222 <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0x9a>
 22a:	28 2b       	or	r18, r24
 22c:	20 83       	st	Z, r18
		
		return true;
 22e:	01 c0       	rjmp	.+2      	; 0x232 <_ZN4Rosa8Rs485Std8read_msgERhPhhh+0xaa>
		
		uint8_t max_length = data_length;
		
		for ( data_length = 1 ; data_length < max_length ; data_length++)
		if(!uart->read(byte_timeout,msg+data_length))
		return false;
 230:	08 2f       	mov	r16, r24
		
		
		rx_enable->set();
		
		return true;
	}
 232:	80 2f       	mov	r24, r16
 234:	df 91       	pop	r29
 236:	cf 91       	pop	r28
 238:	1f 91       	pop	r17
 23a:	0f 91       	pop	r16
 23c:	ff 90       	pop	r15
 23e:	ef 90       	pop	r14
 240:	df 90       	pop	r13
 242:	cf 90       	pop	r12
 244:	bf 90       	pop	r11
 246:	08 95       	ret

00000248 <_ZNK4Rosa7UartStd6enableEv>:
	&UCSR0C,
	&UBRR0,
	&UDR0
	);
	void UartStd::enable(void) const
	{
 248:	0f 93       	push	r16
 24a:	1f 93       	push	r17
 24c:	cf 93       	push	r28
 24e:	df 93       	push	r29
 250:	ec 01       	movw	r28, r24
		/* Set baud rate */
		*(UBRR) = (((F_CPU / (config->baud * 16UL))) - 1);
 252:	0e 81       	ldd	r16, Y+6	; 0x06
 254:	1f 81       	ldd	r17, Y+7	; 0x07
 256:	ea 85       	ldd	r30, Y+10	; 0x0a
 258:	fb 85       	ldd	r31, Y+11	; 0x0b
 25a:	80 81       	ld	r24, Z
 25c:	91 81       	ldd	r25, Z+1	; 0x01
 25e:	a2 81       	ldd	r26, Z+2	; 0x02
 260:	b3 81       	ldd	r27, Z+3	; 0x03
 262:	88 0f       	add	r24, r24
 264:	99 1f       	adc	r25, r25
 266:	aa 1f       	adc	r26, r26
 268:	bb 1f       	adc	r27, r27
 26a:	88 0f       	add	r24, r24
 26c:	99 1f       	adc	r25, r25
 26e:	aa 1f       	adc	r26, r26
 270:	bb 1f       	adc	r27, r27
 272:	9c 01       	movw	r18, r24
 274:	ad 01       	movw	r20, r26
 276:	22 0f       	add	r18, r18
 278:	33 1f       	adc	r19, r19
 27a:	44 1f       	adc	r20, r20
 27c:	55 1f       	adc	r21, r21
 27e:	22 0f       	add	r18, r18
 280:	33 1f       	adc	r19, r19
 282:	44 1f       	adc	r20, r20
 284:	55 1f       	adc	r21, r21
 286:	60 e0       	ldi	r22, 0x00	; 0
 288:	72 e1       	ldi	r23, 0x12	; 18
 28a:	8a e7       	ldi	r24, 0x7A	; 122
 28c:	90 e0       	ldi	r25, 0x00	; 0
 28e:	0e 94 0a 04 	call	0x814	; 0x814 <__udivmodsi4>
 292:	21 50       	subi	r18, 0x01	; 1
 294:	31 09       	sbc	r19, r1
 296:	f8 01       	movw	r30, r16
 298:	31 83       	std	Z+1, r19	; 0x01
 29a:	20 83       	st	Z, r18
		/* Set frame format: 8data, no parity & 2 stop bits */
		*(UCSRC) = (1<<UCSZ1) | (1<<UCSZ0) | (config->stopbit << USBS);
 29c:	ec 81       	ldd	r30, Y+4	; 0x04
 29e:	fd 81       	ldd	r31, Y+5	; 0x05
 2a0:	aa 85       	ldd	r26, Y+10	; 0x0a
 2a2:	bb 85       	ldd	r27, Y+11	; 0x0b
 2a4:	15 96       	adiw	r26, 0x05	; 5
 2a6:	8c 91       	ld	r24, X
 2a8:	88 0f       	add	r24, r24
 2aa:	88 0f       	add	r24, r24
 2ac:	88 0f       	add	r24, r24
 2ae:	86 60       	ori	r24, 0x06	; 6
 2b0:	80 83       	st	Z, r24
		/* Enable receiver and transmitter */
		*(UCSRB) = (1<<RXEN) | (1<<TXEN);// | (1<<RXCIE);
 2b2:	ea 81       	ldd	r30, Y+2	; 0x02
 2b4:	fb 81       	ldd	r31, Y+3	; 0x03
 2b6:	88 e1       	ldi	r24, 0x18	; 24
 2b8:	80 83       	st	Z, r24
	}
 2ba:	df 91       	pop	r29
 2bc:	cf 91       	pop	r28
 2be:	1f 91       	pop	r17
 2c0:	0f 91       	pop	r16
 2c2:	08 95       	ret

000002c4 <_ZNK4Rosa7UartStd4readEPb>:
	uint8_t UartStd::read(bool* status) const
	{
		uint8_t readed,data;
		
		while (((readed=*(UCSRA)) & RX_COMPLETE )==0) continue;
 2c4:	dc 01       	movw	r26, r24
 2c6:	ed 91       	ld	r30, X+
 2c8:	fc 91       	ld	r31, X
 2ca:	20 81       	ld	r18, Z
 2cc:	22 23       	and	r18, r18
 2ce:	ec f7       	brge	.-6      	; 0x2ca <_ZNK4Rosa7UartStd4readEPb+0x6>
		
		data = *(UDR);
 2d0:	dc 01       	movw	r26, r24
 2d2:	18 96       	adiw	r26, 0x08	; 8
 2d4:	ed 91       	ld	r30, X+
 2d6:	fc 91       	ld	r31, X
 2d8:	19 97       	sbiw	r26, 0x09	; 9
 2da:	80 81       	ld	r24, Z
		
		if (status != NULL)
 2dc:	61 15       	cp	r22, r1
 2de:	71 05       	cpc	r23, r1
 2e0:	41 f0       	breq	.+16     	; 0x2f2 <_ZNK4Rosa7UartStd4readEPb+0x2e>
		{
			if ((readed & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
 2e2:	2c 71       	andi	r18, 0x1C	; 28
 2e4:	21 f4       	brne	.+8      	; 0x2ee <_ZNK4Rosa7UartStd4readEPb+0x2a>
			*status = true;
 2e6:	91 e0       	ldi	r25, 0x01	; 1
 2e8:	fb 01       	movw	r30, r22
 2ea:	90 83       	st	Z, r25
 2ec:	08 95       	ret
			else
			*status = false;
 2ee:	db 01       	movw	r26, r22
 2f0:	1c 92       	st	X, r1
		}
		
		return data;
		
	}
 2f2:	08 95       	ret

000002f4 <_ZNK4Rosa7UartStd4readEhPh>:

	bool UartStd::read( uint8_t timeout_ms, uint8_t* data) const
	{
		uint8_t readed;
		TCCR1B = 0; //set NO CLOCK TCCR1A=0, TCCR1B = 0b101;
 2f4:	10 92 81 00 	sts	0x0081, r1
		TCNT1 =(uint16_t) 0; //Clear counter
 2f8:	10 92 85 00 	sts	0x0085, r1
 2fc:	10 92 84 00 	sts	0x0084, r1
		OCR1A = (uint16_t) (timeout_ms << 3); //set number of cycles to compare (with PRESCALER 1024 set on 0b101<<CS0) 8 = 7.8 = /1000f * F_CPU/1024f;
 300:	70 e0       	ldi	r23, 0x00	; 0
 302:	66 0f       	add	r22, r22
 304:	77 1f       	adc	r23, r23
 306:	66 0f       	add	r22, r22
 308:	77 1f       	adc	r23, r23
 30a:	66 0f       	add	r22, r22
 30c:	77 1f       	adc	r23, r23
 30e:	70 93 89 00 	sts	0x0089, r23
 312:	60 93 88 00 	sts	0x0088, r22
		
		if(TIFR1 & (1<<OCF1A))
 316:	b1 9b       	sbis	0x16, 1	; 22
 318:	02 c0       	rjmp	.+4      	; 0x31e <_ZNK4Rosa7UartStd4readEhPh+0x2a>
		TIFR1 = 1<<OCF1A; //Clear compare flag
 31a:	22 e0       	ldi	r18, 0x02	; 2
 31c:	26 bb       	out	0x16, r18	; 22
		
		TCCR1B = 0b101; //set PRESCALER 1024
 31e:	25 e0       	ldi	r18, 0x05	; 5
 320:	20 93 81 00 	sts	0x0081, r18
		
		while (((readed=*(UCSRA)) & RX_COMPLETE )==0){
 324:	dc 01       	movw	r26, r24
 326:	ed 91       	ld	r30, X+
 328:	fc 91       	ld	r31, X
 32a:	08 c0       	rjmp	.+16     	; 0x33c <_ZNK4Rosa7UartStd4readEhPh+0x48>
			if(TIFR1 & (1<<OCF1A)){ //Check for compare flag each cycle
 32c:	b1 9b       	sbis	0x16, 1	; 22
 32e:	06 c0       	rjmp	.+12     	; 0x33c <_ZNK4Rosa7UartStd4readEhPh+0x48>
				TCCR1B = 0; //set NO CLOCK
 330:	10 92 81 00 	sts	0x0081, r1
				TIFR1 = 1<<OCF1A;
 334:	82 e0       	ldi	r24, 0x02	; 2
 336:	86 bb       	out	0x16, r24	; 22
				return false;
 338:	80 e0       	ldi	r24, 0x00	; 0
 33a:	08 95       	ret
		if(TIFR1 & (1<<OCF1A))
		TIFR1 = 1<<OCF1A; //Clear compare flag
		
		TCCR1B = 0b101; //set PRESCALER 1024
		
		while (((readed=*(UCSRA)) & RX_COMPLETE )==0){
 33c:	20 81       	ld	r18, Z
 33e:	22 23       	and	r18, r18
 340:	ac f7       	brge	.-22     	; 0x32c <_ZNK4Rosa7UartStd4readEhPh+0x38>
				TCCR1B = 0; //set NO CLOCK
				TIFR1 = 1<<OCF1A;
				return false;
			}
		}
	TCCR1B = 0; //set NO CLOCK}
 342:	10 92 81 00 	sts	0x0081, r1

	*data = *UDR;
 346:	dc 01       	movw	r26, r24
 348:	18 96       	adiw	r26, 0x08	; 8
 34a:	ed 91       	ld	r30, X+
 34c:	fc 91       	ld	r31, X
 34e:	19 97       	sbiw	r26, 0x09	; 9
 350:	80 81       	ld	r24, Z
 352:	fa 01       	movw	r30, r20
 354:	80 83       	st	Z, r24
	
	if (readed & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))
 356:	2c 71       	andi	r18, 0x1C	; 28
 358:	81 e0       	ldi	r24, 0x01	; 1
 35a:	09 f0       	breq	.+2      	; 0x35e <_ZNK4Rosa7UartStd4readEhPh+0x6a>
 35c:	80 e0       	ldi	r24, 0x00	; 0
	return false;
	
	return true;
}
 35e:	08 95       	ret

00000360 <_ZNK4Rosa7UartStd11read_streamERhPhh>:

void UartStd::read_stream( uint8_t& size , uint8_t* data, uint8_t timeout_byte) const
{
 360:	cf 92       	push	r12
 362:	df 92       	push	r13
 364:	ef 92       	push	r14
 366:	ff 92       	push	r15
 368:	0f 93       	push	r16
 36a:	1f 93       	push	r17
 36c:	cf 93       	push	r28
 36e:	df 93       	push	r29
 370:	8c 01       	movw	r16, r24
 372:	eb 01       	movw	r28, r22
 374:	7a 01       	movw	r14, r20
 376:	c2 2e       	mov	r12, r18
	uint8_t sizemax = size;
 378:	d8 80       	ld	r13, Y
	
	data[0]=read();
 37a:	60 e0       	ldi	r22, 0x00	; 0
 37c:	70 e0       	ldi	r23, 0x00	; 0
 37e:	0e 94 62 01 	call	0x2c4	; 0x2c4 <_ZNK4Rosa7UartStd4readEPb>
 382:	f7 01       	movw	r30, r14
 384:	80 83       	st	Z, r24
	
	for(size = 1; size < sizemax; size++)
 386:	81 e0       	ldi	r24, 0x01	; 1
 388:	88 83       	st	Y, r24
 38a:	8d 15       	cp	r24, r13
 38c:	70 f4       	brcc	.+28     	; 0x3aa <_ZNK4Rosa7UartStd11read_streamERhPhh+0x4a>
	if(!read(timeout_byte,data+size))
 38e:	a7 01       	movw	r20, r14
 390:	48 0f       	add	r20, r24
 392:	51 1d       	adc	r21, r1
 394:	6c 2d       	mov	r22, r12
 396:	c8 01       	movw	r24, r16
 398:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <_ZNK4Rosa7UartStd4readEhPh>
 39c:	88 23       	and	r24, r24
 39e:	29 f0       	breq	.+10     	; 0x3aa <_ZNK4Rosa7UartStd11read_streamERhPhh+0x4a>
{
	uint8_t sizemax = size;
	
	data[0]=read();
	
	for(size = 1; size < sizemax; size++)
 3a0:	88 81       	ld	r24, Y
 3a2:	8f 5f       	subi	r24, 0xFF	; 255
 3a4:	88 83       	st	Y, r24
 3a6:	8d 15       	cp	r24, r13
 3a8:	90 f3       	brcs	.-28     	; 0x38e <_ZNK4Rosa7UartStd11read_streamERhPhh+0x2e>
	if(!read(timeout_byte,data+size))
	break;
	
}
 3aa:	df 91       	pop	r29
 3ac:	cf 91       	pop	r28
 3ae:	1f 91       	pop	r17
 3b0:	0f 91       	pop	r16
 3b2:	ff 90       	pop	r15
 3b4:	ef 90       	pop	r14
 3b6:	df 90       	pop	r13
 3b8:	cf 90       	pop	r12
 3ba:	08 95       	ret

000003bc <_ZNK4Rosa7UartStd4sendEh>:

void UartStd::send(uint8_t data) const{
 3bc:	dc 01       	movw	r26, r24
	*(UCSRA) |= (1<<TXC);
 3be:	ed 91       	ld	r30, X+
 3c0:	fc 91       	ld	r31, X
 3c2:	11 97       	sbiw	r26, 0x01	; 1
 3c4:	80 81       	ld	r24, Z
 3c6:	80 64       	ori	r24, 0x40	; 64
 3c8:	80 83       	st	Z, r24
	while ((*(UCSRA) & DATA_REGISTER_EMPTY)==0);
 3ca:	ed 91       	ld	r30, X+
 3cc:	fc 91       	ld	r31, X
 3ce:	11 97       	sbiw	r26, 0x01	; 1
 3d0:	80 81       	ld	r24, Z
 3d2:	85 ff       	sbrs	r24, 5
 3d4:	fd cf       	rjmp	.-6      	; 0x3d0 <_ZNK4Rosa7UartStd4sendEh+0x14>
	*(UDR) = data;
 3d6:	18 96       	adiw	r26, 0x08	; 8
 3d8:	ed 91       	ld	r30, X+
 3da:	fc 91       	ld	r31, X
 3dc:	19 97       	sbiw	r26, 0x09	; 9
 3de:	60 83       	st	Z, r22
 3e0:	08 95       	ret

000003e2 <_ZNK4Rosa7UartStd16transmit_ongoingEv>:
}

bool UartStd::transmit_ongoing( void ) const
{
	if ((*(UCSRA) & (1<<TXC)) == 0)
 3e2:	dc 01       	movw	r26, r24
 3e4:	ed 91       	ld	r30, X+
 3e6:	fc 91       	ld	r31, X
 3e8:	80 81       	ld	r24, Z
 3ea:	86 ff       	sbrs	r24, 6
 3ec:	05 c0       	rjmp	.+10     	; 0x3f8 <_ZNK4Rosa7UartStd16transmit_ongoingEv+0x16>
	return true;
	else {
		*(UCSRA) |= (1<<TXC);
 3ee:	80 81       	ld	r24, Z
 3f0:	80 64       	ori	r24, 0x40	; 64
 3f2:	80 83       	st	Z, r24
		return false;
 3f4:	80 e0       	ldi	r24, 0x00	; 0
 3f6:	08 95       	ret
}

bool UartStd::transmit_ongoing( void ) const
{
	if ((*(UCSRA) & (1<<TXC)) == 0)
	return true;
 3f8:	81 e0       	ldi	r24, 0x01	; 1
	else {
		*(UCSRA) |= (1<<TXC);
		return false;
	}

}
 3fa:	08 95       	ret

000003fc <_ZNK4Rosa7UartStd5flushEv>:

void UartStd::flush( void ) const
{
 3fc:	cf 93       	push	r28
 3fe:	df 93       	push	r29
	uint8_t dummy;
	while (*UCSRA & RX_COMPLETE)
 400:	dc 01       	movw	r26, r24
 402:	ed 91       	ld	r30, X+
 404:	fc 91       	ld	r31, X
 406:	11 97       	sbiw	r26, 0x01	; 1
 408:	20 81       	ld	r18, Z
 40a:	22 23       	and	r18, r18
 40c:	44 f4       	brge	.+16     	; 0x41e <_ZNK4Rosa7UartStd5flushEv+0x22>
	dummy = *UDR;
 40e:	18 96       	adiw	r26, 0x08	; 8
 410:	0d 90       	ld	r0, X+
 412:	bc 91       	ld	r27, X
 414:	a0 2d       	mov	r26, r0
 416:	8c 91       	ld	r24, X
}

void UartStd::flush( void ) const
{
	uint8_t dummy;
	while (*UCSRA & RX_COMPLETE)
 418:	80 81       	ld	r24, Z
 41a:	88 23       	and	r24, r24
 41c:	e4 f3       	brlt	.-8      	; 0x416 <_ZNK4Rosa7UartStd5flushEv+0x1a>
	dummy = *UDR;
}
 41e:	df 91       	pop	r29
 420:	cf 91       	pop	r28
 422:	08 95       	ret

00000424 <_GLOBAL__sub_I__ZN4Rosa5UART1E>:



 424:	cf 92       	push	r12
 426:	df 92       	push	r13
 428:	ef 92       	push	r14
 42a:	ff 92       	push	r15
		volatile uint8_t* uart_UDR):
		UCSRA(uart_UCSRA),
		UCSRB(uart_UCSRB),
		UCSRC(uart_UCSRC),
		UBRR(uart_UBRR),
		UDR(uart_UDR){
 42c:	88 ec       	ldi	r24, 0xC8	; 200
 42e:	90 e0       	ldi	r25, 0x00	; 0
 430:	90 93 13 01 	sts	0x0113, r25
 434:	80 93 12 01 	sts	0x0112, r24
 438:	89 ec       	ldi	r24, 0xC9	; 201
 43a:	90 e0       	ldi	r25, 0x00	; 0
 43c:	90 93 15 01 	sts	0x0115, r25
 440:	80 93 14 01 	sts	0x0114, r24
 444:	8a ec       	ldi	r24, 0xCA	; 202
 446:	90 e0       	ldi	r25, 0x00	; 0
 448:	90 93 17 01 	sts	0x0117, r25
 44c:	80 93 16 01 	sts	0x0116, r24
 450:	8c ec       	ldi	r24, 0xCC	; 204
 452:	90 e0       	ldi	r25, 0x00	; 0
 454:	90 93 19 01 	sts	0x0119, r25
 458:	80 93 18 01 	sts	0x0118, r24
 45c:	8e ec       	ldi	r24, 0xCE	; 206
 45e:	90 e0       	ldi	r25, 0x00	; 0
 460:	90 93 1b 01 	sts	0x011B, r25
 464:	80 93 1a 01 	sts	0x011A, r24
			config = (UartConfig*) malloc(sizeof(UartConfig));
 468:	88 e0       	ldi	r24, 0x08	; 8
 46a:	90 e0       	ldi	r25, 0x00	; 0
 46c:	0e 94 32 04 	call	0x864	; 0x864 <malloc>
 470:	fc 01       	movw	r30, r24
 472:	90 93 1d 01 	sts	0x011D, r25
 476:	80 93 1c 01 	sts	0x011C, r24
			config->baud = 9600;
 47a:	0f 2e       	mov	r0, r31
 47c:	f0 e8       	ldi	r31, 0x80	; 128
 47e:	cf 2e       	mov	r12, r31
 480:	f5 e2       	ldi	r31, 0x25	; 37
 482:	df 2e       	mov	r13, r31
 484:	e1 2c       	mov	r14, r1
 486:	f1 2c       	mov	r15, r1
 488:	f0 2d       	mov	r31, r0
 48a:	c0 82       	st	Z, r12
 48c:	d1 82       	std	Z+1, r13	; 0x01
 48e:	e2 82       	std	Z+2, r14	; 0x02
 490:	f3 82       	std	Z+3, r15	; 0x03
			config->parity = false;
 492:	14 82       	std	Z+4, r1	; 0x04
			config->stopbit = 0;
 494:	15 82       	std	Z+5, r1	; 0x05
			config->interrupt = NULL;
 496:	17 82       	std	Z+7, r1	; 0x07
 498:	16 82       	std	Z+6, r1	; 0x06
		volatile uint8_t* uart_UDR):
		UCSRA(uart_UCSRA),
		UCSRB(uart_UCSRB),
		UCSRC(uart_UCSRC),
		UBRR(uart_UBRR),
		UDR(uart_UDR){
 49a:	80 ec       	ldi	r24, 0xC0	; 192
 49c:	90 e0       	ldi	r25, 0x00	; 0
 49e:	90 93 07 01 	sts	0x0107, r25
 4a2:	80 93 06 01 	sts	0x0106, r24
 4a6:	81 ec       	ldi	r24, 0xC1	; 193
 4a8:	90 e0       	ldi	r25, 0x00	; 0
 4aa:	90 93 09 01 	sts	0x0109, r25
 4ae:	80 93 08 01 	sts	0x0108, r24
 4b2:	82 ec       	ldi	r24, 0xC2	; 194
 4b4:	90 e0       	ldi	r25, 0x00	; 0
 4b6:	90 93 0b 01 	sts	0x010B, r25
 4ba:	80 93 0a 01 	sts	0x010A, r24
 4be:	84 ec       	ldi	r24, 0xC4	; 196
 4c0:	90 e0       	ldi	r25, 0x00	; 0
 4c2:	90 93 0d 01 	sts	0x010D, r25
 4c6:	80 93 0c 01 	sts	0x010C, r24
 4ca:	86 ec       	ldi	r24, 0xC6	; 198
 4cc:	90 e0       	ldi	r25, 0x00	; 0
 4ce:	90 93 0f 01 	sts	0x010F, r25
 4d2:	80 93 0e 01 	sts	0x010E, r24
			config = (UartConfig*) malloc(sizeof(UartConfig));
 4d6:	88 e0       	ldi	r24, 0x08	; 8
 4d8:	90 e0       	ldi	r25, 0x00	; 0
 4da:	0e 94 32 04 	call	0x864	; 0x864 <malloc>
 4de:	fc 01       	movw	r30, r24
 4e0:	90 93 11 01 	sts	0x0111, r25
 4e4:	80 93 10 01 	sts	0x0110, r24
			config->baud = 9600;
 4e8:	c0 82       	st	Z, r12
 4ea:	d1 82       	std	Z+1, r13	; 0x01
 4ec:	e2 82       	std	Z+2, r14	; 0x02
 4ee:	f3 82       	std	Z+3, r15	; 0x03
			config->parity = false;
 4f0:	14 82       	std	Z+4, r1	; 0x04
			config->stopbit = 0;
 4f2:	15 82       	std	Z+5, r1	; 0x05
			config->interrupt = NULL;
 4f4:	17 82       	std	Z+7, r1	; 0x07
 4f6:	16 82       	std	Z+6, r1	; 0x06
 4f8:	ff 90       	pop	r15
 4fa:	ef 90       	pop	r14
 4fc:	df 90       	pop	r13
 4fe:	cf 90       	pop	r12
 500:	08 95       	ret

00000502 <main>:
#include "Velki485.h"
#include <string.h>
using namespace Rosa;

int main(void)
{
 502:	cf 93       	push	r28
 504:	df 93       	push	r29
 506:	cd b7       	in	r28, 0x3d	; 61
 508:	de b7       	in	r29, 0x3e	; 62
 50a:	a3 97       	sbiw	r28, 0x23	; 35
 50c:	0f b6       	in	r0, 0x3f	; 63
 50e:	f8 94       	cli
 510:	de bf       	out	0x3e, r29	; 62
 512:	0f be       	out	0x3f, r0	; 63
 514:	cd bf       	out	0x3d, r28	; 61
	
	// Crystal Oscillator division factor: 1
	CLKPR=0x80;
 516:	e1 e6       	ldi	r30, 0x61	; 97
 518:	f0 e0       	ldi	r31, 0x00	; 0
 51a:	80 e8       	ldi	r24, 0x80	; 128
 51c:	80 83       	st	Z, r24
	CLKPR=0x00;
 51e:	10 82       	st	Z, r1
		}
		
		void set_baud(uint32_t uart_baud) const{config->baud=uart_baud;} //não muda o baud de um porta já ativa
 520:	e0 91 1c 01 	lds	r30, 0x011C
 524:	f0 91 1d 01 	lds	r31, 0x011D
 528:	80 e9       	ldi	r24, 0x90	; 144
 52a:	90 ed       	ldi	r25, 0xD0	; 208
 52c:	a3 e0       	ldi	r26, 0x03	; 3
 52e:	b0 e0       	ldi	r27, 0x00	; 0
 530:	80 83       	st	Z, r24
 532:	91 83       	std	Z+1, r25	; 0x01
 534:	a2 83       	std	Z+2, r26	; 0x02
 536:	b3 83       	std	Z+3, r27	; 0x03
 538:	e0 91 10 01 	lds	r30, 0x0110
 53c:	f0 91 11 01 	lds	r31, 0x0111
 540:	80 e8       	ldi	r24, 0x80	; 128
 542:	95 e2       	ldi	r25, 0x25	; 37
 544:	a0 e0       	ldi	r26, 0x00	; 0
 546:	b0 e0       	ldi	r27, 0x00	; 0
 548:	80 83       	st	Z, r24
 54a:	91 83       	std	Z+1, r25	; 0x01
 54c:	a2 83       	std	Z+2, r26	; 0x02
 54e:	b3 83       	std	Z+3, r27	; 0x03
	
	UART1.set_baud(250000); //PC
	UART0.set_baud(9600); //SIOW
	UART1.enable();
 550:	82 e1       	ldi	r24, 0x12	; 18
 552:	91 e0       	ldi	r25, 0x01	; 1
 554:	0e 94 24 01 	call	0x248	; 0x248 <_ZNK4Rosa7UartStd6enableEv>
	UART0.enable();
 558:	86 e0       	ldi	r24, 0x06	; 6
 55a:	91 e0       	ldi	r25, 0x01	; 1
 55c:	0e 94 24 01 	call	0x248	; 0x248 <_ZNK4Rosa7UartStd6enableEv>
	private:
	volatile uint8_t * pt;
	uint8_t wbit;
	
	public:
	OutBit(volatile uint8_t &port, char bit, bool initial = true ): pt(&port), wbit(bit) {
 560:	82 e2       	ldi	r24, 0x22	; 34
 562:	90 e0       	ldi	r25, 0x00	; 0
 564:	98 a3       	std	Y+32, r25	; 0x20
 566:	8f 8f       	std	Y+31, r24	; 0x1f
 568:	84 e0       	ldi	r24, 0x04	; 4
 56a:	89 a3       	std	Y+33, r24	; 0x21
		if(initial)
		*pt |= 1<<wbit;
 56c:	14 9a       	sbi	0x02, 4	; 2
		else
		*pt &= ~(1<<wbit);
		
		*(pt - 1) |= 1<<wbit;
 56e:	ef 8d       	ldd	r30, Y+31	; 0x1f
 570:	f8 a1       	ldd	r31, Y+32	; 0x20
 572:	42 91       	ld	r20, -Z
 574:	81 e0       	ldi	r24, 0x01	; 1
 576:	90 e0       	ldi	r25, 0x00	; 0
 578:	9c 01       	movw	r18, r24
 57a:	09 a0       	ldd	r0, Y+33	; 0x21
 57c:	02 c0       	rjmp	.+4      	; 0x582 <main+0x80>
 57e:	22 0f       	add	r18, r18
 580:	33 1f       	adc	r19, r19
 582:	0a 94       	dec	r0
 584:	e2 f7       	brpl	.-8      	; 0x57e <main+0x7c>
 586:	24 2b       	or	r18, r20
 588:	20 83       	st	Z, r18
	private:
	volatile uint8_t * pt;
	uint8_t wbit;
	
	public:
	OutBit(volatile uint8_t &port, char bit, bool initial = true ): pt(&port), wbit(bit) {
 58a:	28 e2       	ldi	r18, 0x28	; 40
 58c:	30 e0       	ldi	r19, 0x00	; 0
 58e:	3d 8f       	std	Y+29, r19	; 0x1d
 590:	2c 8f       	std	Y+28, r18	; 0x1c
 592:	25 e0       	ldi	r18, 0x05	; 5
 594:	2e 8f       	std	Y+30, r18	; 0x1e
		if(initial)
		*pt |= 1<<wbit;
 596:	45 9a       	sbi	0x08, 5	; 8
		else
		*pt &= ~(1<<wbit);
		
		*(pt - 1) |= 1<<wbit;
 598:	ec 8d       	ldd	r30, Y+28	; 0x1c
 59a:	fd 8d       	ldd	r31, Y+29	; 0x1d
 59c:	42 91       	ld	r20, -Z
 59e:	9c 01       	movw	r18, r24
 5a0:	0e 8c       	ldd	r0, Y+30	; 0x1e
 5a2:	02 c0       	rjmp	.+4      	; 0x5a8 <main+0xa6>
 5a4:	22 0f       	add	r18, r18
 5a6:	33 1f       	adc	r19, r19
 5a8:	0a 94       	dec	r0
 5aa:	e2 f7       	brpl	.-8      	; 0x5a4 <main+0xa2>
 5ac:	24 2b       	or	r18, r20
 5ae:	20 83       	st	Z, r18
		//functions
		public:
		Rs485Std(const UartStd& uart485, OutBit& tx_enable_485, OutBit& rx_enable_485):
		uart(&uart485),
		tx_enable(&tx_enable_485),
		rx_enable(&rx_enable_485){
 5b0:	26 e0       	ldi	r18, 0x06	; 6
 5b2:	31 e0       	ldi	r19, 0x01	; 1
 5b4:	3e 8b       	std	Y+22, r19	; 0x16
 5b6:	2d 8b       	std	Y+21, r18	; 0x15
 5b8:	9e 01       	movw	r18, r28
 5ba:	21 5e       	subi	r18, 0xE1	; 225
 5bc:	3f 4f       	sbci	r19, 0xFF	; 255
 5be:	38 8f       	std	Y+24, r19	; 0x18
 5c0:	2f 8b       	std	Y+23, r18	; 0x17
 5c2:	23 50       	subi	r18, 0x03	; 3
 5c4:	31 09       	sbc	r19, r1
 5c6:	3a 8f       	std	Y+26, r19	; 0x1a
 5c8:	29 8f       	std	Y+25, r18	; 0x19

	inline OutBit toggle(){*pt = *pt ^ 1<<wbit;	return *this;}

	inline OutBit set(){*pt = *pt | 1<<wbit;	return *this;}
	
	inline OutBit unset(){*pt = *pt & ~(1<<wbit);	return *this;}
 5ca:	ef 8d       	ldd	r30, Y+31	; 0x1f
 5cc:	f8 a1       	ldd	r31, Y+32	; 0x20
 5ce:	40 81       	ld	r20, Z
 5d0:	9c 01       	movw	r18, r24
 5d2:	09 a0       	ldd	r0, Y+33	; 0x21
 5d4:	02 c0       	rjmp	.+4      	; 0x5da <main+0xd8>
 5d6:	22 0f       	add	r18, r18
 5d8:	33 1f       	adc	r19, r19
 5da:	0a 94       	dec	r0
 5dc:	e2 f7       	brpl	.-8      	; 0x5d6 <main+0xd4>
 5de:	20 95       	com	r18
 5e0:	24 23       	and	r18, r20
 5e2:	20 83       	st	Z, r18
			tx_enable->unset();
			rx_enable->set();
 5e4:	a9 8d       	ldd	r26, Y+25	; 0x19
 5e6:	ba 8d       	ldd	r27, Y+26	; 0x1a
	
	void operator=(OutBit value){operator=((bool)value);}

	inline OutBit toggle(){*pt = *pt ^ 1<<wbit;	return *this;}

	inline OutBit set(){*pt = *pt | 1<<wbit;	return *this;}
 5e8:	ed 91       	ld	r30, X+
 5ea:	fc 91       	ld	r31, X
 5ec:	11 97       	sbiw	r26, 0x01	; 1
 5ee:	20 81       	ld	r18, Z
 5f0:	12 96       	adiw	r26, 0x02	; 2
 5f2:	0c 90       	ld	r0, X
 5f4:	02 c0       	rjmp	.+4      	; 0x5fa <main+0xf8>
 5f6:	88 0f       	add	r24, r24
 5f8:	99 1f       	adc	r25, r25
 5fa:	0a 94       	dec	r0
 5fc:	e2 f7       	brpl	.-8      	; 0x5f6 <main+0xf4>
 5fe:	82 2b       	or	r24, r18
 600:	80 83       	st	Z, r24
		bool initialized; //TO DO
		
		//functions
		public:
		Velki485(const UartStd& uart485, OutBit& tx_enable_485, OutBit& rx_enable_485, bool init = true):
		Rs485Std(uart485,tx_enable_485,rx_enable_485), initialized(false)
 602:	1b 8e       	std	Y+27, r1	; 0x1b
		{
			if(init)
			initialize();
 604:	ce 01       	movw	r24, r28
 606:	45 96       	adiw	r24, 0x15	; 21
 608:	0e 94 3c 03 	call	0x678	; 0x678 <_ZN4Rosa8Velki48510initializeEv>
		command_size = max_command_size;
		response_size = max_response_size;
		
		UART1.read_stream(command_size,pcdata,timeout);
		
		if(velki.forward(pcdata,command_size,pressuredata,response_size))
 60c:	ce 01       	movw	r24, r28
 60e:	01 96       	adiw	r24, 0x01	; 1
 610:	7c 01       	movw	r14, r24
	const uint8_t max_response_size = 10;
	
	
	while(1)
	{
		command_size = max_command_size;
 612:	0f 2e       	mov	r0, r31
 614:	fa e0       	ldi	r31, 0x0A	; 10
 616:	cf 2e       	mov	r12, r31
 618:	f0 2d       	mov	r31, r0
		response_size = max_response_size;
		
		UART1.read_stream(command_size,pcdata,timeout);
		
		if(velki.forward(pcdata,command_size,pressuredata,response_size))
 61a:	a8 2e       	mov	r10, r24
 61c:	bf 2c       	mov	r11, r15
	const uint8_t max_response_size = 10;
	
	
	while(1)
	{
		command_size = max_command_size;
 61e:	cb a2       	std	Y+35, r12	; 0x23
		response_size = max_response_size;
 620:	ca a2       	std	Y+34, r12	; 0x22
		
		UART1.read_stream(command_size,pcdata,timeout);
 622:	25 e0       	ldi	r18, 0x05	; 5
 624:	ae 01       	movw	r20, r28
 626:	45 5f       	subi	r20, 0xF5	; 245
 628:	5f 4f       	sbci	r21, 0xFF	; 255
 62a:	be 01       	movw	r22, r28
 62c:	6d 5d       	subi	r22, 0xDD	; 221
 62e:	7f 4f       	sbci	r23, 0xFF	; 255
 630:	82 e1       	ldi	r24, 0x12	; 18
 632:	91 e0       	ldi	r25, 0x01	; 1
 634:	0e 94 b0 01 	call	0x360	; 0x360 <_ZNK4Rosa7UartStd11read_streamERhPhh>
		
		if(velki.forward(pcdata,command_size,pressuredata,response_size))
 638:	8e 01       	movw	r16, r28
 63a:	0e 5d       	subi	r16, 0xDE	; 222
 63c:	1f 4f       	sbci	r17, 0xFF	; 255
 63e:	2a 2d       	mov	r18, r10
 640:	3b 2d       	mov	r19, r11
 642:	4b a1       	ldd	r20, Y+35	; 0x23
 644:	be 01       	movw	r22, r28
 646:	65 5f       	subi	r22, 0xF5	; 245
 648:	7f 4f       	sbci	r23, 0xFF	; 255
 64a:	ce 01       	movw	r24, r28
 64c:	45 96       	adiw	r24, 0x15	; 21
 64e:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <_ZN4Rosa8Velki4857forwardEPhhS1_Rh>
 652:	88 23       	and	r24, r24
 654:	21 f3       	breq	.-56     	; 0x61e <main+0x11c>
		UART1.send_stream(response_size,pressuredata);
 656:	da a0       	ldd	r13, Y+34	; 0x22
		uint8_t read(bool* status = NULL) const;
		bool read(uint8_t timeout_ms, uint8_t* data ) const;
		void read_stream(uint8_t& size , uint8_t* data, uint8_t timeout_byte) const;
		void flush(void) const;
		void send(uint8_t data) const;
		void send_stream(uint8_t size , uint8_t* data) const{ for(uint8_t i=0; i < size; i++) send(data[i]);}
 658:	dd 20       	and	r13, r13
 65a:	09 f3       	breq	.-62     	; 0x61e <main+0x11c>
 65c:	0a 2d       	mov	r16, r10
 65e:	1b 2d       	mov	r17, r11
 660:	f8 01       	movw	r30, r16
 662:	61 91       	ld	r22, Z+
 664:	8f 01       	movw	r16, r30
 666:	82 e1       	ldi	r24, 0x12	; 18
 668:	91 e0       	ldi	r25, 0x01	; 1
 66a:	0e 94 de 01 	call	0x3bc	; 0x3bc <_ZNK4Rosa7UartStd4sendEh>
 66e:	80 2f       	mov	r24, r16
 670:	8e 19       	sub	r24, r14
 672:	8d 15       	cp	r24, r13
 674:	a8 f3       	brcs	.-22     	; 0x660 <main+0x15e>
 676:	d3 cf       	rjmp	.-90     	; 0x61e <main+0x11c>

00000678 <_ZN4Rosa8Velki48510initializeEv>:
		return true; // NOT ALL FINE - CHECK STAT pressure_msg[6] BYTE!!
		
	}

	bool Velki485::initialize( void )
	{
 678:	ef 92       	push	r14
 67a:	ff 92       	push	r15
 67c:	0f 93       	push	r16
 67e:	cf 93       	push	r28
 680:	df 93       	push	r29
 682:	cd b7       	in	r28, 0x3d	; 61
 684:	de b7       	in	r29, 0x3e	; 62
 686:	2f 97       	sbiw	r28, 0x0f	; 15
 688:	0f b6       	in	r0, 0x3f	; 63
 68a:	f8 94       	cli
 68c:	de bf       	out	0x3e, r29	; 62
 68e:	0f be       	out	0x3f, r0	; 63
 690:	cd bf       	out	0x3d, r28	; 61
 692:	7c 01       	movw	r14, r24
		
		uint8_t SensorInit[4] = {0xfa, 0x30, 0x04, 0x43};// 0xFA = 250 - Broadcast; 0x30 = 48 initialization; 0x0443 - CRC
 694:	8a ef       	ldi	r24, 0xFA	; 250
 696:	8b 87       	std	Y+11, r24	; 0x0b
 698:	80 e3       	ldi	r24, 0x30	; 48
 69a:	8c 87       	std	Y+12, r24	; 0x0c
 69c:	84 e0       	ldi	r24, 0x04	; 4
 69e:	8d 87       	std	Y+13, r24	; 0x0d
 6a0:	83 e4       	ldi	r24, 0x43	; 67
 6a2:	8e 87       	std	Y+14, r24	; 0x0e
		send_msg(4,SensorInit);
 6a4:	ae 01       	movw	r20, r28
 6a6:	45 5f       	subi	r20, 0xF5	; 245
 6a8:	5f 4f       	sbci	r21, 0xFF	; 255
 6aa:	64 e0       	ldi	r22, 0x04	; 4
 6ac:	c7 01       	movw	r24, r14
 6ae:	0e 94 75 00 	call	0xea	; 0xea <_ZN4Rosa8Rs485Std8send_msgEhPh>
		uint8_t answer[10];
		uint8_t received_size = 10;
 6b2:	8a e0       	ldi	r24, 0x0A	; 10
 6b4:	8f 87       	std	Y+15, r24	; 0x0f
		
		if(!read_msg(received_size,answer,1.8,100)){
 6b6:	04 e6       	ldi	r16, 0x64	; 100
 6b8:	21 e0       	ldi	r18, 0x01	; 1
 6ba:	ae 01       	movw	r20, r28
 6bc:	4f 5f       	subi	r20, 0xFF	; 255
 6be:	5f 4f       	sbci	r21, 0xFF	; 255
 6c0:	be 01       	movw	r22, r28
 6c2:	61 5f       	subi	r22, 0xF1	; 241
 6c4:	7f 4f       	sbci	r23, 0xFF	; 255
 6c6:	c7 01       	movw	r24, r14
 6c8:	0e 94 c4 00 	call	0x188	; 0x188 <_ZN4Rosa8Rs485Std8read_msgERhPhhh>
 6cc:	81 11       	cpse	r24, r1
 6ce:	09 c0       	rjmp	.+18     	; 0x6e2 <_ZN4Rosa8Velki48510initializeEv+0x6a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6d0:	ef ec       	ldi	r30, 0xCF	; 207
 6d2:	f7 e0       	ldi	r31, 0x07	; 7
 6d4:	31 97       	sbiw	r30, 0x01	; 1
 6d6:	f1 f7       	brne	.-4      	; 0x6d4 <_ZN4Rosa8Velki48510initializeEv+0x5c>
 6d8:	00 c0       	rjmp	.+0      	; 0x6da <_ZN4Rosa8Velki48510initializeEv+0x62>
 6da:	00 00       	nop
			_delay_ms(1);
			return (initialized = false);
 6dc:	f7 01       	movw	r30, r14
 6de:	16 82       	std	Z+6, r1	; 0x06
 6e0:	55 c0       	rjmp	.+170    	; 0x78c <_ZN4Rosa8Velki48510initializeEv+0x114>
 6e2:	ef ec       	ldi	r30, 0xCF	; 207
 6e4:	f7 e0       	ldi	r31, 0x07	; 7
 6e6:	31 97       	sbiw	r30, 0x01	; 1
 6e8:	f1 f7       	brne	.-4      	; 0x6e6 <_ZN4Rosa8Velki48510initializeEv+0x6e>
 6ea:	00 c0       	rjmp	.+0      	; 0x6ec <_ZN4Rosa8Velki48510initializeEv+0x74>
 6ec:	00 00       	nop
		}
		
		_delay_ms(1);
		
		// CRC16 recebido do sensor
		uint16_t CRCRec = (answer[received_size-2]<<8) + answer[received_size-1];
 6ee:	2f 85       	ldd	r18, Y+15	; 0x0f
 6f0:	30 e0       	ldi	r19, 0x00	; 0
 6f2:	b9 01       	movw	r22, r18
 6f4:	62 50       	subi	r22, 0x02	; 2
 6f6:	71 09       	sbc	r23, r1
 6f8:	fe 01       	movw	r30, r28
 6fa:	e6 0f       	add	r30, r22
 6fc:	f7 1f       	adc	r31, r23
 6fe:	e1 81       	ldd	r30, Z+1	; 0x01
 700:	f0 e0       	ldi	r31, 0x00	; 0
 702:	fe 2f       	mov	r31, r30
 704:	ee 27       	eor	r30, r30
 706:	de 01       	movw	r26, r28
 708:	a2 0f       	add	r26, r18
 70a:	b3 1f       	adc	r27, r19
 70c:	9c 91       	ld	r25, X
 70e:	e9 0f       	add	r30, r25
 710:	f1 1d       	adc	r31, r1

		// Calculo de CRC16 dos dados recebidos
		uint16_t CRC = 0xFFFF;
		for(uint8_t i=0; i < (received_size-2); i++)
 712:	16 16       	cp	r1, r22
 714:	17 06       	cpc	r1, r23
 716:	0c f0       	brlt	.+2      	; 0x71a <_ZN4Rosa8Velki48510initializeEv+0xa2>
 718:	2a c0       	rjmp	.+84     	; 0x76e <_ZN4Rosa8Velki48510initializeEv+0xf6>
 71a:	40 e0       	ldi	r20, 0x00	; 0
 71c:	50 e0       	ldi	r21, 0x00	; 0
 71e:	90 e0       	ldi	r25, 0x00	; 0
		
		// CRC16 recebido do sensor
		uint16_t CRCRec = (answer[received_size-2]<<8) + answer[received_size-1];

		// Calculo de CRC16 dos dados recebidos
		uint16_t CRC = 0xFFFF;
 720:	2f ef       	ldi	r18, 0xFF	; 255
 722:	3f ef       	ldi	r19, 0xFF	; 255
		for(uint8_t i=0; i < (received_size-2); i++)
		CRC = _crc16_update(CRC, answer[i]);
 724:	a1 e0       	ldi	r26, 0x01	; 1
 726:	b0 e0       	ldi	r27, 0x00	; 0
 728:	ac 0f       	add	r26, r28
 72a:	bd 1f       	adc	r27, r29
 72c:	a4 0f       	add	r26, r20
 72e:	b5 1f       	adc	r27, r21
		"eor %B0,__tmp_reg__" "\n\t"
		"eor %A0,%1"
		: "=r" (__ret), "=d" (__tmp)
		: "r" (__data), "0" (__crc)
		: "r0"
	);
 730:	4c 91       	ld	r20, X
 732:	24 27       	eor	r18, r20
 734:	42 2f       	mov	r20, r18
 736:	42 95       	swap	r20
 738:	42 27       	eor	r20, r18
 73a:	04 2e       	mov	r0, r20
 73c:	46 95       	lsr	r20
 73e:	46 95       	lsr	r20
 740:	40 25       	eor	r20, r0
 742:	04 2e       	mov	r0, r20
 744:	46 95       	lsr	r20
 746:	40 25       	eor	r20, r0
 748:	47 70       	andi	r20, 0x07	; 7
 74a:	02 2e       	mov	r0, r18
 74c:	23 2f       	mov	r18, r19
 74e:	46 95       	lsr	r20
 750:	07 94       	ror	r0
 752:	47 95       	ror	r20
 754:	30 2d       	mov	r19, r0
 756:	24 27       	eor	r18, r20
 758:	06 94       	lsr	r0
 75a:	47 95       	ror	r20
 75c:	30 25       	eor	r19, r0
 75e:	24 27       	eor	r18, r20
		// CRC16 recebido do sensor
		uint16_t CRCRec = (answer[received_size-2]<<8) + answer[received_size-1];

		// Calculo de CRC16 dos dados recebidos
		uint16_t CRC = 0xFFFF;
		for(uint8_t i=0; i < (received_size-2); i++)
 760:	9f 5f       	subi	r25, 0xFF	; 255
 762:	49 2f       	mov	r20, r25
 764:	50 e0       	ldi	r21, 0x00	; 0
 766:	46 17       	cp	r20, r22
 768:	57 07       	cpc	r21, r23
 76a:	e4 f2       	brlt	.-72     	; 0x724 <_ZN4Rosa8Velki48510initializeEv+0xac>
 76c:	02 c0       	rjmp	.+4      	; 0x772 <_ZN4Rosa8Velki48510initializeEv+0xfa>
		
		// CRC16 recebido do sensor
		uint16_t CRCRec = (answer[received_size-2]<<8) + answer[received_size-1];

		// Calculo de CRC16 dos dados recebidos
		uint16_t CRC = 0xFFFF;
 76e:	2f ef       	ldi	r18, 0xFF	; 255
 770:	3f ef       	ldi	r19, 0xFF	; 255
		for(uint8_t i=0; i < (received_size-2); i++)
		CRC = _crc16_update(CRC, answer[i]);

		if(CRC != CRCRec || answer[1]!=0x30)
 772:	2e 17       	cp	r18, r30
 774:	3f 07       	cpc	r19, r31
 776:	19 f4       	brne	.+6      	; 0x77e <_ZN4Rosa8Velki48510initializeEv+0x106>
 778:	9a 81       	ldd	r25, Y+2	; 0x02
 77a:	90 33       	cpi	r25, 0x30	; 48
 77c:	21 f0       	breq	.+8      	; 0x786 <_ZN4Rosa8Velki48510initializeEv+0x10e>
		return (initialized = false); //CRC ERROR
 77e:	f7 01       	movw	r30, r14
 780:	16 82       	std	Z+6, r1	; 0x06
 782:	80 e0       	ldi	r24, 0x00	; 0
 784:	03 c0       	rjmp	.+6      	; 0x78c <_ZN4Rosa8Velki48510initializeEv+0x114>
		
		return (initialized = true);
 786:	91 e0       	ldi	r25, 0x01	; 1
 788:	f7 01       	movw	r30, r14
 78a:	96 83       	std	Z+6, r25	; 0x06
	}
 78c:	2f 96       	adiw	r28, 0x0f	; 15
 78e:	0f b6       	in	r0, 0x3f	; 63
 790:	f8 94       	cli
 792:	de bf       	out	0x3e, r29	; 62
 794:	0f be       	out	0x3f, r0	; 63
 796:	cd bf       	out	0x3d, r28	; 61
 798:	df 91       	pop	r29
 79a:	cf 91       	pop	r28
 79c:	0f 91       	pop	r16
 79e:	ff 90       	pop	r15
 7a0:	ef 90       	pop	r14
 7a2:	08 95       	ret

000007a4 <_ZN4Rosa8Velki4857forwardEPhhS1_Rh>:

bool Velki485::forward( uint8_t* command, uint8_t command_size, uint8_t* response, uint8_t& response_size )
{
 7a4:	9f 92       	push	r9
 7a6:	af 92       	push	r10
 7a8:	bf 92       	push	r11
 7aa:	cf 92       	push	r12
 7ac:	df 92       	push	r13
 7ae:	ef 92       	push	r14
 7b0:	ff 92       	push	r15
 7b2:	0f 93       	push	r16
 7b4:	1f 93       	push	r17
 7b6:	cf 93       	push	r28
 7b8:	df 93       	push	r29
 7ba:	ec 01       	movw	r28, r24
 7bc:	5b 01       	movw	r10, r22
 7be:	94 2e       	mov	r9, r20
 7c0:	69 01       	movw	r12, r18
 7c2:	78 01       	movw	r14, r16
			}
		
		void send_msg(uint8_t data_length, uint8_t *msg);
		uint8_t read_msg(uint8_t data_length, uint8_t *msg);
		bool read_msg( uint8_t& data_length, uint8_t *msg, uint8_t byte_timeout, uint8_t response_timeout);
		void flush(void){uart->flush();}
 7c4:	88 81       	ld	r24, Y
 7c6:	99 81       	ldd	r25, Y+1	; 0x01
 7c8:	0e 94 fe 01 	call	0x3fc	; 0x3fc <_ZNK4Rosa7UartStd5flushEv>
	flush();
	send_msg(command_size,command);
 7cc:	a5 01       	movw	r20, r10
 7ce:	69 2d       	mov	r22, r9
 7d0:	ce 01       	movw	r24, r28
 7d2:	0e 94 75 00 	call	0xea	; 0xea <_ZN4Rosa8Rs485Std8send_msgEhPh>
	
	read_msg(response_size,response,2,100);
 7d6:	04 e6       	ldi	r16, 0x64	; 100
 7d8:	22 e0       	ldi	r18, 0x02	; 2
 7da:	a6 01       	movw	r20, r12
 7dc:	b7 01       	movw	r22, r14
 7de:	ce 01       	movw	r24, r28
 7e0:	0e 94 c4 00 	call	0x188	; 0x188 <_ZN4Rosa8Rs485Std8read_msgERhPhhh>
 7e4:	8f ec       	ldi	r24, 0xCF	; 207
 7e6:	97 e0       	ldi	r25, 0x07	; 7
 7e8:	01 97       	sbiw	r24, 0x01	; 1
 7ea:	f1 f7       	brne	.-4      	; 0x7e8 <_ZN4Rosa8Velki4857forwardEPhhS1_Rh+0x44>
 7ec:	00 c0       	rjmp	.+0      	; 0x7ee <_ZN4Rosa8Velki4857forwardEPhhS1_Rh+0x4a>
 7ee:	00 00       	nop
	
	_delay_ms(1);
	
	if(response_size==0)
 7f0:	81 e0       	ldi	r24, 0x01	; 1
 7f2:	f7 01       	movw	r30, r14
 7f4:	90 81       	ld	r25, Z
 7f6:	91 11       	cpse	r25, r1
 7f8:	01 c0       	rjmp	.+2      	; 0x7fc <_ZN4Rosa8Velki4857forwardEPhhS1_Rh+0x58>
 7fa:	80 e0       	ldi	r24, 0x00	; 0
		return false;
		
	return true; // NOT ALL FINE - CHECK STAT pressure_msg[6] BYTE!!
	
}
 7fc:	df 91       	pop	r29
 7fe:	cf 91       	pop	r28
 800:	1f 91       	pop	r17
 802:	0f 91       	pop	r16
 804:	ff 90       	pop	r15
 806:	ef 90       	pop	r14
 808:	df 90       	pop	r13
 80a:	cf 90       	pop	r12
 80c:	bf 90       	pop	r11
 80e:	af 90       	pop	r10
 810:	9f 90       	pop	r9
 812:	08 95       	ret

00000814 <__udivmodsi4>:
 814:	a1 e2       	ldi	r26, 0x21	; 33
 816:	1a 2e       	mov	r1, r26
 818:	aa 1b       	sub	r26, r26
 81a:	bb 1b       	sub	r27, r27
 81c:	fd 01       	movw	r30, r26
 81e:	0d c0       	rjmp	.+26     	; 0x83a <__udivmodsi4_ep>

00000820 <__udivmodsi4_loop>:
 820:	aa 1f       	adc	r26, r26
 822:	bb 1f       	adc	r27, r27
 824:	ee 1f       	adc	r30, r30
 826:	ff 1f       	adc	r31, r31
 828:	a2 17       	cp	r26, r18
 82a:	b3 07       	cpc	r27, r19
 82c:	e4 07       	cpc	r30, r20
 82e:	f5 07       	cpc	r31, r21
 830:	20 f0       	brcs	.+8      	; 0x83a <__udivmodsi4_ep>
 832:	a2 1b       	sub	r26, r18
 834:	b3 0b       	sbc	r27, r19
 836:	e4 0b       	sbc	r30, r20
 838:	f5 0b       	sbc	r31, r21

0000083a <__udivmodsi4_ep>:
 83a:	66 1f       	adc	r22, r22
 83c:	77 1f       	adc	r23, r23
 83e:	88 1f       	adc	r24, r24
 840:	99 1f       	adc	r25, r25
 842:	1a 94       	dec	r1
 844:	69 f7       	brne	.-38     	; 0x820 <__udivmodsi4_loop>
 846:	60 95       	com	r22
 848:	70 95       	com	r23
 84a:	80 95       	com	r24
 84c:	90 95       	com	r25
 84e:	9b 01       	movw	r18, r22
 850:	ac 01       	movw	r20, r24
 852:	bd 01       	movw	r22, r26
 854:	cf 01       	movw	r24, r30
 856:	08 95       	ret

00000858 <__tablejump2__>:
 858:	ee 0f       	add	r30, r30
 85a:	ff 1f       	adc	r31, r31

0000085c <__tablejump__>:
 85c:	05 90       	lpm	r0, Z+
 85e:	f4 91       	lpm	r31, Z
 860:	e0 2d       	mov	r30, r0
 862:	09 94       	ijmp

00000864 <malloc>:
 864:	cf 93       	push	r28
 866:	df 93       	push	r29
 868:	82 30       	cpi	r24, 0x02	; 2
 86a:	91 05       	cpc	r25, r1
 86c:	10 f4       	brcc	.+4      	; 0x872 <malloc+0xe>
 86e:	82 e0       	ldi	r24, 0x02	; 2
 870:	90 e0       	ldi	r25, 0x00	; 0
 872:	e0 91 20 01 	lds	r30, 0x0120
 876:	f0 91 21 01 	lds	r31, 0x0121
 87a:	20 e0       	ldi	r18, 0x00	; 0
 87c:	30 e0       	ldi	r19, 0x00	; 0
 87e:	a0 e0       	ldi	r26, 0x00	; 0
 880:	b0 e0       	ldi	r27, 0x00	; 0
 882:	30 97       	sbiw	r30, 0x00	; 0
 884:	39 f1       	breq	.+78     	; 0x8d4 <malloc+0x70>
 886:	40 81       	ld	r20, Z
 888:	51 81       	ldd	r21, Z+1	; 0x01
 88a:	48 17       	cp	r20, r24
 88c:	59 07       	cpc	r21, r25
 88e:	b8 f0       	brcs	.+46     	; 0x8be <malloc+0x5a>
 890:	48 17       	cp	r20, r24
 892:	59 07       	cpc	r21, r25
 894:	71 f4       	brne	.+28     	; 0x8b2 <malloc+0x4e>
 896:	82 81       	ldd	r24, Z+2	; 0x02
 898:	93 81       	ldd	r25, Z+3	; 0x03
 89a:	10 97       	sbiw	r26, 0x00	; 0
 89c:	29 f0       	breq	.+10     	; 0x8a8 <malloc+0x44>
 89e:	13 96       	adiw	r26, 0x03	; 3
 8a0:	9c 93       	st	X, r25
 8a2:	8e 93       	st	-X, r24
 8a4:	12 97       	sbiw	r26, 0x02	; 2
 8a6:	2c c0       	rjmp	.+88     	; 0x900 <malloc+0x9c>
 8a8:	90 93 21 01 	sts	0x0121, r25
 8ac:	80 93 20 01 	sts	0x0120, r24
 8b0:	27 c0       	rjmp	.+78     	; 0x900 <malloc+0x9c>
 8b2:	21 15       	cp	r18, r1
 8b4:	31 05       	cpc	r19, r1
 8b6:	31 f0       	breq	.+12     	; 0x8c4 <malloc+0x60>
 8b8:	42 17       	cp	r20, r18
 8ba:	53 07       	cpc	r21, r19
 8bc:	18 f0       	brcs	.+6      	; 0x8c4 <malloc+0x60>
 8be:	a9 01       	movw	r20, r18
 8c0:	db 01       	movw	r26, r22
 8c2:	01 c0       	rjmp	.+2      	; 0x8c6 <malloc+0x62>
 8c4:	ef 01       	movw	r28, r30
 8c6:	9a 01       	movw	r18, r20
 8c8:	bd 01       	movw	r22, r26
 8ca:	df 01       	movw	r26, r30
 8cc:	02 80       	ldd	r0, Z+2	; 0x02
 8ce:	f3 81       	ldd	r31, Z+3	; 0x03
 8d0:	e0 2d       	mov	r30, r0
 8d2:	d7 cf       	rjmp	.-82     	; 0x882 <malloc+0x1e>
 8d4:	21 15       	cp	r18, r1
 8d6:	31 05       	cpc	r19, r1
 8d8:	f9 f0       	breq	.+62     	; 0x918 <malloc+0xb4>
 8da:	28 1b       	sub	r18, r24
 8dc:	39 0b       	sbc	r19, r25
 8de:	24 30       	cpi	r18, 0x04	; 4
 8e0:	31 05       	cpc	r19, r1
 8e2:	80 f4       	brcc	.+32     	; 0x904 <malloc+0xa0>
 8e4:	8a 81       	ldd	r24, Y+2	; 0x02
 8e6:	9b 81       	ldd	r25, Y+3	; 0x03
 8e8:	61 15       	cp	r22, r1
 8ea:	71 05       	cpc	r23, r1
 8ec:	21 f0       	breq	.+8      	; 0x8f6 <malloc+0x92>
 8ee:	fb 01       	movw	r30, r22
 8f0:	93 83       	std	Z+3, r25	; 0x03
 8f2:	82 83       	std	Z+2, r24	; 0x02
 8f4:	04 c0       	rjmp	.+8      	; 0x8fe <malloc+0x9a>
 8f6:	90 93 21 01 	sts	0x0121, r25
 8fa:	80 93 20 01 	sts	0x0120, r24
 8fe:	fe 01       	movw	r30, r28
 900:	32 96       	adiw	r30, 0x02	; 2
 902:	44 c0       	rjmp	.+136    	; 0x98c <malloc+0x128>
 904:	fe 01       	movw	r30, r28
 906:	e2 0f       	add	r30, r18
 908:	f3 1f       	adc	r31, r19
 90a:	81 93       	st	Z+, r24
 90c:	91 93       	st	Z+, r25
 90e:	22 50       	subi	r18, 0x02	; 2
 910:	31 09       	sbc	r19, r1
 912:	39 83       	std	Y+1, r19	; 0x01
 914:	28 83       	st	Y, r18
 916:	3a c0       	rjmp	.+116    	; 0x98c <malloc+0x128>
 918:	20 91 1e 01 	lds	r18, 0x011E
 91c:	30 91 1f 01 	lds	r19, 0x011F
 920:	23 2b       	or	r18, r19
 922:	41 f4       	brne	.+16     	; 0x934 <malloc+0xd0>
 924:	20 91 02 01 	lds	r18, 0x0102
 928:	30 91 03 01 	lds	r19, 0x0103
 92c:	30 93 1f 01 	sts	0x011F, r19
 930:	20 93 1e 01 	sts	0x011E, r18
 934:	20 91 00 01 	lds	r18, 0x0100
 938:	30 91 01 01 	lds	r19, 0x0101
 93c:	21 15       	cp	r18, r1
 93e:	31 05       	cpc	r19, r1
 940:	41 f4       	brne	.+16     	; 0x952 <malloc+0xee>
 942:	2d b7       	in	r18, 0x3d	; 61
 944:	3e b7       	in	r19, 0x3e	; 62
 946:	40 91 04 01 	lds	r20, 0x0104
 94a:	50 91 05 01 	lds	r21, 0x0105
 94e:	24 1b       	sub	r18, r20
 950:	35 0b       	sbc	r19, r21
 952:	e0 91 1e 01 	lds	r30, 0x011E
 956:	f0 91 1f 01 	lds	r31, 0x011F
 95a:	e2 17       	cp	r30, r18
 95c:	f3 07       	cpc	r31, r19
 95e:	a0 f4       	brcc	.+40     	; 0x988 <malloc+0x124>
 960:	2e 1b       	sub	r18, r30
 962:	3f 0b       	sbc	r19, r31
 964:	28 17       	cp	r18, r24
 966:	39 07       	cpc	r19, r25
 968:	78 f0       	brcs	.+30     	; 0x988 <malloc+0x124>
 96a:	ac 01       	movw	r20, r24
 96c:	4e 5f       	subi	r20, 0xFE	; 254
 96e:	5f 4f       	sbci	r21, 0xFF	; 255
 970:	24 17       	cp	r18, r20
 972:	35 07       	cpc	r19, r21
 974:	48 f0       	brcs	.+18     	; 0x988 <malloc+0x124>
 976:	4e 0f       	add	r20, r30
 978:	5f 1f       	adc	r21, r31
 97a:	50 93 1f 01 	sts	0x011F, r21
 97e:	40 93 1e 01 	sts	0x011E, r20
 982:	81 93       	st	Z+, r24
 984:	91 93       	st	Z+, r25
 986:	02 c0       	rjmp	.+4      	; 0x98c <malloc+0x128>
 988:	e0 e0       	ldi	r30, 0x00	; 0
 98a:	f0 e0       	ldi	r31, 0x00	; 0
 98c:	cf 01       	movw	r24, r30
 98e:	df 91       	pop	r29
 990:	cf 91       	pop	r28
 992:	08 95       	ret

00000994 <free>:
 994:	cf 93       	push	r28
 996:	df 93       	push	r29
 998:	00 97       	sbiw	r24, 0x00	; 0
 99a:	09 f4       	brne	.+2      	; 0x99e <free+0xa>
 99c:	87 c0       	rjmp	.+270    	; 0xaac <free+0x118>
 99e:	fc 01       	movw	r30, r24
 9a0:	32 97       	sbiw	r30, 0x02	; 2
 9a2:	13 82       	std	Z+3, r1	; 0x03
 9a4:	12 82       	std	Z+2, r1	; 0x02
 9a6:	c0 91 20 01 	lds	r28, 0x0120
 9aa:	d0 91 21 01 	lds	r29, 0x0121
 9ae:	20 97       	sbiw	r28, 0x00	; 0
 9b0:	81 f4       	brne	.+32     	; 0x9d2 <free+0x3e>
 9b2:	20 81       	ld	r18, Z
 9b4:	31 81       	ldd	r19, Z+1	; 0x01
 9b6:	28 0f       	add	r18, r24
 9b8:	39 1f       	adc	r19, r25
 9ba:	80 91 1e 01 	lds	r24, 0x011E
 9be:	90 91 1f 01 	lds	r25, 0x011F
 9c2:	82 17       	cp	r24, r18
 9c4:	93 07       	cpc	r25, r19
 9c6:	79 f5       	brne	.+94     	; 0xa26 <free+0x92>
 9c8:	f0 93 1f 01 	sts	0x011F, r31
 9cc:	e0 93 1e 01 	sts	0x011E, r30
 9d0:	6d c0       	rjmp	.+218    	; 0xaac <free+0x118>
 9d2:	de 01       	movw	r26, r28
 9d4:	20 e0       	ldi	r18, 0x00	; 0
 9d6:	30 e0       	ldi	r19, 0x00	; 0
 9d8:	ae 17       	cp	r26, r30
 9da:	bf 07       	cpc	r27, r31
 9dc:	50 f4       	brcc	.+20     	; 0x9f2 <free+0x5e>
 9de:	12 96       	adiw	r26, 0x02	; 2
 9e0:	4d 91       	ld	r20, X+
 9e2:	5c 91       	ld	r21, X
 9e4:	13 97       	sbiw	r26, 0x03	; 3
 9e6:	9d 01       	movw	r18, r26
 9e8:	41 15       	cp	r20, r1
 9ea:	51 05       	cpc	r21, r1
 9ec:	09 f1       	breq	.+66     	; 0xa30 <free+0x9c>
 9ee:	da 01       	movw	r26, r20
 9f0:	f3 cf       	rjmp	.-26     	; 0x9d8 <free+0x44>
 9f2:	b3 83       	std	Z+3, r27	; 0x03
 9f4:	a2 83       	std	Z+2, r26	; 0x02
 9f6:	40 81       	ld	r20, Z
 9f8:	51 81       	ldd	r21, Z+1	; 0x01
 9fa:	84 0f       	add	r24, r20
 9fc:	95 1f       	adc	r25, r21
 9fe:	8a 17       	cp	r24, r26
 a00:	9b 07       	cpc	r25, r27
 a02:	71 f4       	brne	.+28     	; 0xa20 <free+0x8c>
 a04:	8d 91       	ld	r24, X+
 a06:	9c 91       	ld	r25, X
 a08:	11 97       	sbiw	r26, 0x01	; 1
 a0a:	84 0f       	add	r24, r20
 a0c:	95 1f       	adc	r25, r21
 a0e:	02 96       	adiw	r24, 0x02	; 2
 a10:	91 83       	std	Z+1, r25	; 0x01
 a12:	80 83       	st	Z, r24
 a14:	12 96       	adiw	r26, 0x02	; 2
 a16:	8d 91       	ld	r24, X+
 a18:	9c 91       	ld	r25, X
 a1a:	13 97       	sbiw	r26, 0x03	; 3
 a1c:	93 83       	std	Z+3, r25	; 0x03
 a1e:	82 83       	std	Z+2, r24	; 0x02
 a20:	21 15       	cp	r18, r1
 a22:	31 05       	cpc	r19, r1
 a24:	29 f4       	brne	.+10     	; 0xa30 <free+0x9c>
 a26:	f0 93 21 01 	sts	0x0121, r31
 a2a:	e0 93 20 01 	sts	0x0120, r30
 a2e:	3e c0       	rjmp	.+124    	; 0xaac <free+0x118>
 a30:	d9 01       	movw	r26, r18
 a32:	13 96       	adiw	r26, 0x03	; 3
 a34:	fc 93       	st	X, r31
 a36:	ee 93       	st	-X, r30
 a38:	12 97       	sbiw	r26, 0x02	; 2
 a3a:	4d 91       	ld	r20, X+
 a3c:	5d 91       	ld	r21, X+
 a3e:	a4 0f       	add	r26, r20
 a40:	b5 1f       	adc	r27, r21
 a42:	ea 17       	cp	r30, r26
 a44:	fb 07       	cpc	r31, r27
 a46:	79 f4       	brne	.+30     	; 0xa66 <free+0xd2>
 a48:	80 81       	ld	r24, Z
 a4a:	91 81       	ldd	r25, Z+1	; 0x01
 a4c:	84 0f       	add	r24, r20
 a4e:	95 1f       	adc	r25, r21
 a50:	02 96       	adiw	r24, 0x02	; 2
 a52:	d9 01       	movw	r26, r18
 a54:	11 96       	adiw	r26, 0x01	; 1
 a56:	9c 93       	st	X, r25
 a58:	8e 93       	st	-X, r24
 a5a:	82 81       	ldd	r24, Z+2	; 0x02
 a5c:	93 81       	ldd	r25, Z+3	; 0x03
 a5e:	13 96       	adiw	r26, 0x03	; 3
 a60:	9c 93       	st	X, r25
 a62:	8e 93       	st	-X, r24
 a64:	12 97       	sbiw	r26, 0x02	; 2
 a66:	e0 e0       	ldi	r30, 0x00	; 0
 a68:	f0 e0       	ldi	r31, 0x00	; 0
 a6a:	8a 81       	ldd	r24, Y+2	; 0x02
 a6c:	9b 81       	ldd	r25, Y+3	; 0x03
 a6e:	00 97       	sbiw	r24, 0x00	; 0
 a70:	19 f0       	breq	.+6      	; 0xa78 <free+0xe4>
 a72:	fe 01       	movw	r30, r28
 a74:	ec 01       	movw	r28, r24
 a76:	f9 cf       	rjmp	.-14     	; 0xa6a <free+0xd6>
 a78:	ce 01       	movw	r24, r28
 a7a:	02 96       	adiw	r24, 0x02	; 2
 a7c:	28 81       	ld	r18, Y
 a7e:	39 81       	ldd	r19, Y+1	; 0x01
 a80:	82 0f       	add	r24, r18
 a82:	93 1f       	adc	r25, r19
 a84:	20 91 1e 01 	lds	r18, 0x011E
 a88:	30 91 1f 01 	lds	r19, 0x011F
 a8c:	28 17       	cp	r18, r24
 a8e:	39 07       	cpc	r19, r25
 a90:	69 f4       	brne	.+26     	; 0xaac <free+0x118>
 a92:	30 97       	sbiw	r30, 0x00	; 0
 a94:	29 f4       	brne	.+10     	; 0xaa0 <free+0x10c>
 a96:	10 92 21 01 	sts	0x0121, r1
 a9a:	10 92 20 01 	sts	0x0120, r1
 a9e:	02 c0       	rjmp	.+4      	; 0xaa4 <free+0x110>
 aa0:	13 82       	std	Z+3, r1	; 0x03
 aa2:	12 82       	std	Z+2, r1	; 0x02
 aa4:	d0 93 1f 01 	sts	0x011F, r29
 aa8:	c0 93 1e 01 	sts	0x011E, r28
 aac:	df 91       	pop	r29
 aae:	cf 91       	pop	r28
 ab0:	08 95       	ret

00000ab2 <_exit>:
 ab2:	f8 94       	cli

00000ab4 <__stop_program>:
 ab4:	ff cf       	rjmp	.-2      	; 0xab4 <__stop_program>
