Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/jsousa/sandbox/rv32-eth/fpga/altera/cyclone_v_gt/quartus_18.0/components/clk_buf.qsys --block-symbol-file --output-directory=/home/jsousa/sandbox/rv32-eth/fpga/altera/cyclone_v_gt/quartus_18.0/components/clk_buf --family="Cyclone V" --part=5CGTFD9E5F35C7
Progress: Loading components/clk_buf.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_buf.altclkctrl_0: Targeting device family: Cyclone V.
: clk_buf.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clk_buf.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jsousa/sandbox/rv32-eth/fpga/altera/cyclone_v_gt/quartus_18.0/components/clk_buf.qsys --synthesis=VERILOG --output-directory=/home/jsousa/sandbox/rv32-eth/fpga/altera/cyclone_v_gt/quartus_18.0/components/clk_buf/synthesis --family="Cyclone V" --part=5CGTFD9E5F35C7
Progress: Loading components/clk_buf.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_buf.altclkctrl_0: Targeting device family: Cyclone V.
: clk_buf.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clk_buf.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: clk_buf: Generating clk_buf "clk_buf" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clk_buf_altclkctrl_0.
Info: altclkctrl_0: "clk_buf" instantiated altclkctrl "altclkctrl_0"
Info: clk_buf: Done "clk_buf" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
