#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 25 15:52:18 2020
# Process ID: 8692
# Current directory: C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/example/xsim_script.tcl}
# Log file: C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/solution1/sim/verilog/xsim.log
# Journal file: C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "127000"
// RTL Simulation : 1 / 1 [100.00%] @ "500000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 553610 ps : File "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/solution1/sim/verilog/example.autotb.v" Line 326
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec 25 15:52:24 2020...
