{
  "Top": "krnl_proj_split",
  "RtlTop": "krnl_proj_split",
  "RtlPrefix": "",
  "RtlSubPrefix": "krnl_proj_split_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<512>, 1, 1, 16, '8', false>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<512>, 1, 1, 16, '8', false>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "processed_bytes": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<64>&",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "processed_bytes_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "processed_bytes_2",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "processed_cycles": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<64>&",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "processed_cycles_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "processed_cycles_2",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_cosim -O=1",
      "config_cosim -trace_level=port",
      "config_cosim -wave_debug=0",
      "config_export -format=xo",
      "config_export -flow=none"
    ],
    "DirectiveTcl": ["set_directive_top krnl_proj_split -name krnl_proj_split"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "krnl_proj_split"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "krnl_proj_split",
    "Version": "1.0",
    "DisplayName": "Krnl_proj_split",
    "Revision": "2114440093",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_krnl_proj_split_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/m2_2\/shared\/dat480-final\/Project_kernels_HLS_split\/src\/krnl_proj_split.cpp"],
    "Vhdl": [
      "impl\/vhdl\/krnl_proj_split_Block_entry211_proc.vhd",
      "impl\/vhdl\/krnl_proj_split_control_s_axi.vhd",
      "impl\/vhdl\/krnl_proj_split_fifo_w9_d64_S.vhd",
      "impl\/vhdl\/krnl_proj_split_fifo_w16_d3_S.vhd",
      "impl\/vhdl\/krnl_proj_split_fifo_w33_d64_A.vhd",
      "impl\/vhdl\/krnl_proj_split_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/krnl_proj_split_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/krnl_proj_split_input_split.vhd",
      "impl\/vhdl\/krnl_proj_split_input_split_Pipeline_VITIS_LOOP_39_2.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_957_214_Pipeline_init_state.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_957_214_Pipeline_reset_state.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_957_214_s.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_init_state.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_Pipeline_reset_state.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_s.vhd",
      "impl\/vhdl\/krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/krnl_proj_split_merge_matches.vhd",
      "impl\/vhdl\/krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1.vhd",
      "impl\/vhdl\/krnl_proj_split_regslice_both.vhd",
      "impl\/vhdl\/krnl_proj_split_sparsemux_513_8_1_1_1.vhd",
      "impl\/vhdl\/krnl_proj_split_start_for_matcher_engine_957_214_U0.vhd",
      "impl\/vhdl\/krnl_proj_split_start_for_matcher_engine_1720_16_U0.vhd",
      "impl\/vhdl\/krnl_proj_split.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/krnl_proj_split_Block_entry211_proc.v",
      "impl\/verilog\/krnl_proj_split_control_s_axi.v",
      "impl\/verilog\/krnl_proj_split_fifo_w9_d64_S.v",
      "impl\/verilog\/krnl_proj_split_fifo_w16_d3_S.v",
      "impl\/verilog\/krnl_proj_split_fifo_w33_d64_A.v",
      "impl\/verilog\/krnl_proj_split_fifo_w64_d2_S.v",
      "impl\/verilog\/krnl_proj_split_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/krnl_proj_split_hls_deadlock_detection_unit.v",
      "impl\/verilog\/krnl_proj_split_hls_deadlock_detector.vh",
      "impl\/verilog\/krnl_proj_split_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/krnl_proj_split_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/krnl_proj_split_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/krnl_proj_split_hls_deadlock_report_unit.vh",
      "impl\/verilog\/krnl_proj_split_input_split.v",
      "impl\/verilog\/krnl_proj_split_input_split_Pipeline_VITIS_LOOP_39_2.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_Pipeline_init_state.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_Pipeline_reset_state.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_s.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_s_pattern_id_LONG_ROM_AUTO_1R.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_s_pattern_len_LONG_ROM_AUTO_1R.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_957_214_s_state_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_init_state.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_Pipeline_reset_state.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_s.v",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/krnl_proj_split_matcher_engine_1720_16_s_state_1_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/krnl_proj_split_merge_matches.v",
      "impl\/verilog\/krnl_proj_split_merge_matches_Pipeline_VITIS_LOOP_146_1.v",
      "impl\/verilog\/krnl_proj_split_regslice_both.v",
      "impl\/verilog\/krnl_proj_split_sparsemux_513_8_1_1_1.v",
      "impl\/verilog\/krnl_proj_split_start_for_matcher_engine_957_214_U0.v",
      "impl\/verilog\/krnl_proj_split_start_for_matcher_engine_1720_16_U0.v",
      "impl\/verilog\/krnl_proj_split.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/data\/krnl_proj_split.mdd",
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/data\/krnl_proj_split.tcl",
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/data\/krnl_proj_split.yaml",
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/src\/xkrnl_proj_split.c",
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/src\/xkrnl_proj_split.h",
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/src\/xkrnl_proj_split_hw.h",
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/src\/xkrnl_proj_split_linux.c",
      "impl\/misc\/drivers\/krnl_proj_split_v1_0\/src\/xkrnl_proj_split_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/krnl_proj_split.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/krnl_proj_split.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "processed_bytes_1",
          "access": "R",
          "description": "Data signal of processed_bytes",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "processed_bytes",
              "access": "R",
              "description": "Bit 31 to 0 of processed_bytes"
            }]
        },
        {
          "offset": "0x14",
          "name": "processed_bytes_2",
          "access": "R",
          "description": "Data signal of processed_bytes",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "processed_bytes",
              "access": "R",
              "description": "Bit 63 to 32 of processed_bytes"
            }]
        },
        {
          "offset": "0x28",
          "name": "processed_cycles_1",
          "access": "R",
          "description": "Data signal of processed_cycles",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "processed_cycles",
              "access": "R",
              "description": "Bit 31 to 0 of processed_cycles"
            }]
        },
        {
          "offset": "0x2c",
          "name": "processed_cycles_2",
          "access": "R",
          "description": "Data signal of processed_cycles",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "processed_cycles",
              "access": "R",
              "description": "Bit 63 to 32 of processed_cycles"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "processed_bytes"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "processed_cycles"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:input_stream:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "512",
      "portPrefix": "input_stream_",
      "ports": [
        "input_stream_TDATA",
        "input_stream_TDEST",
        "input_stream_TID",
        "input_stream_TKEEP",
        "input_stream_TLAST",
        "input_stream_TREADY",
        "input_stream_TSTRB",
        "input_stream_TUSER",
        "input_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "input_stream"
        }]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TDEST",
        "output_stream_TID",
        "output_stream_TKEEP",
        "output_stream_TLAST",
        "output_stream_TREADY",
        "output_stream_TSTRB",
        "output_stream_TUSER",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "input_stream_TKEEP": {
      "dir": "in",
      "width": "64"
    },
    "input_stream_TSTRB": {
      "dir": "in",
      "width": "64"
    },
    "input_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TDEST": {
      "dir": "in",
      "width": "16"
    },
    "input_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "64"
    },
    "output_stream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TDEST": {
      "dir": "out",
      "width": "16"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "krnl_proj_split",
      "Instances": [
        {
          "ModuleName": "input_split",
          "InstanceName": "input_split_U0",
          "Instances": [{
              "ModuleName": "input_split_Pipeline_VITIS_LOOP_39_2",
              "InstanceName": "grp_input_split_Pipeline_VITIS_LOOP_39_2_fu_108"
            }]
        },
        {
          "ModuleName": "Block_entry211_proc",
          "InstanceName": "Block_entry211_proc_U0"
        },
        {
          "ModuleName": "matcher_engine_1720_16_s",
          "InstanceName": "matcher_engine_1720_16_U0",
          "Instances": [
            {
              "ModuleName": "matcher_engine_1720_16_Pipeline_init_state",
              "InstanceName": "grp_matcher_engine_1720_16_Pipeline_init_state_fu_198754"
            },
            {
              "ModuleName": "matcher_engine_1720_16_Pipeline_pattern_loop",
              "InstanceName": "grp_matcher_engine_1720_16_Pipeline_pattern_loop_fu_198760"
            },
            {
              "ModuleName": "matcher_engine_1720_16_Pipeline_reset_state",
              "InstanceName": "grp_matcher_engine_1720_16_Pipeline_reset_state_fu_199316"
            }
          ]
        },
        {
          "ModuleName": "matcher_engine_957_214_s",
          "InstanceName": "matcher_engine_957_214_U0",
          "Instances": [
            {
              "ModuleName": "matcher_engine_957_214_Pipeline_init_state",
              "InstanceName": "grp_matcher_engine_957_214_Pipeline_init_state_fu_198820"
            },
            {
              "ModuleName": "matcher_engine_957_214_Pipeline_reset_state",
              "InstanceName": "grp_matcher_engine_957_214_Pipeline_reset_state_fu_198826"
            },
            {
              "ModuleName": "matcher_engine_957_214_Pipeline_match_mask_loop",
              "InstanceName": "grp_matcher_engine_957_214_Pipeline_match_mask_loop_fu_198832"
            }
          ]
        },
        {
          "ModuleName": "merge_matches",
          "InstanceName": "merge_matches_U0",
          "Instances": [{
              "ModuleName": "merge_matches_Pipeline_VITIS_LOOP_146_1",
              "InstanceName": "grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109"
            }]
        }
      ]
    },
    "Info": {
      "input_split_Pipeline_VITIS_LOOP_39_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "input_split": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matcher_engine_1720_16_Pipeline_init_state": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matcher_engine_1720_16_Pipeline_pattern_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matcher_engine_1720_16_Pipeline_reset_state": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matcher_engine_1720_16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matcher_engine_957_214_Pipeline_init_state": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matcher_engine_957_214_Pipeline_match_mask_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matcher_engine_957_214_Pipeline_reset_state": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matcher_engine_957_214_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merge_matches_Pipeline_VITIS_LOOP_146_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "merge_matches": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry211_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "krnl_proj_split": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "input_split_Pipeline_VITIS_LOOP_39_2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.322"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "148",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2668",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "input_split": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.322"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "70"
          }],
        "Area": {
          "FF": "877",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2812",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matcher_engine_1720_16_Pipeline_init_state": {
        "Latency": {
          "LatencyBest": "1722",
          "LatencyAvg": "1722",
          "LatencyWorst": "1722",
          "PipelineII": "1722",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.325"
        },
        "Loops": [{
            "Name": "init_state",
            "TripCount": "1720",
            "Latency": "1720",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matcher_engine_1720_16_Pipeline_pattern_loop": {
        "Latency": {
          "LatencyBest": "3444",
          "LatencyAvg": "3444",
          "LatencyWorst": "3444",
          "PipelineII": "3444",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.399"
        },
        "Loops": [{
            "Name": "pattern_loop",
            "TripCount": "1720",
            "Latency": "3442",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "118",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "22295",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matcher_engine_1720_16_Pipeline_reset_state": {
        "Latency": {
          "LatencyBest": "1722",
          "LatencyAvg": "1722",
          "LatencyWorst": "1722",
          "PipelineII": "1722",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.325"
        },
        "Loops": [{
            "Name": "reset_state",
            "TripCount": "1720",
            "Latency": "1720",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matcher_engine_1720_16_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.399"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_80_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3446"
          }],
        "Area": {
          "BRAM_18K": "21",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "409",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "22586",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matcher_engine_957_214_Pipeline_init_state": {
        "Latency": {
          "LatencyBest": "959",
          "LatencyAvg": "959",
          "LatencyWorst": "959",
          "PipelineII": "959",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.312"
        },
        "Loops": [{
            "Name": "init_state",
            "TripCount": "957",
            "Latency": "957",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matcher_engine_957_214_Pipeline_match_mask_loop": {
        "Latency": {
          "LatencyBest": "217",
          "LatencyAvg": "217",
          "LatencyWorst": "217",
          "PipelineII": "217",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.432"
        },
        "Loops": [{
            "Name": "match_mask_loop",
            "TripCount": "214",
            "Latency": "215",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "100",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "2",
          "FF": "247",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1481",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matcher_engine_957_214_Pipeline_reset_state": {
        "Latency": {
          "LatencyBest": "959",
          "LatencyAvg": "959",
          "LatencyWorst": "959",
          "PipelineII": "959",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.312"
        },
        "Loops": [{
            "Name": "reset_state",
            "TripCount": "957",
            "Latency": "957",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matcher_engine_957_214_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.432"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_80_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "2873",
            "PipelineDepthMax": "213413",
            "PipelineDepth": "2873 ~ 213413",
            "Loops": [{
                "Name": "pattern_loop",
                "TripCount": "957",
                "LatencyMin": "2871",
                "LatencyMax": "213411",
                "Latency": "2871 ~ 213411",
                "PipelineII": "",
                "PipelineDepthMin": "3",
                "PipelineDepthMax": "223",
                "PipelineDepth": "3 ~ 223"
              }]
          }],
        "Area": {
          "BRAM_18K": "117",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "2",
          "FF": "1054",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3965",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "merge_matches_Pipeline_VITIS_LOOP_146_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.100"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_146_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "3092",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "12975",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "merge_matches": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.100"
        },
        "Area": {
          "FF": "3708",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "13200",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry211_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "130",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "krnl_proj_split": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.100"
        },
        "Area": {
          "BRAM_18K": "138",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "3",
          "FF": "6951",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "43478",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-17 14:13:19 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
