{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602431429276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602431429309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 23:50:28 2020 " "Processing started: Sun Oct 11 23:50:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602431429309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431429309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp_five_clock -c exp_five_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp_five_clock -c exp_five_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431429309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602431432066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602431432066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_five_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file exp_five_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp_five_clock " "Found entity 1: exp_five_clock" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431461194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431461194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_five_clock " "Elaborating entity \"exp_five_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 exp_five_clock.v(38) " "Verilog HDL assignment warning at exp_five_clock.v(38): truncated value with size 32 to match size of target (25)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(52) " "Verilog HDL assignment warning at exp_five_clock.v(52): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(53) " "Verilog HDL assignment warning at exp_five_clock.v(53): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(54) " "Verilog HDL assignment warning at exp_five_clock.v(54): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(55) " "Verilog HDL assignment warning at exp_five_clock.v(55): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(56) " "Verilog HDL assignment warning at exp_five_clock.v(56): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(57) " "Verilog HDL assignment warning at exp_five_clock.v(57): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(70) " "Verilog HDL assignment warning at exp_five_clock.v(70): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(71) " "Verilog HDL assignment warning at exp_five_clock.v(71): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(72) " "Verilog HDL assignment warning at exp_five_clock.v(72): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(73) " "Verilog HDL assignment warning at exp_five_clock.v(73): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(81) " "Verilog HDL assignment warning at exp_five_clock.v(81): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(82) " "Verilog HDL assignment warning at exp_five_clock.v(82): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(83) " "Verilog HDL assignment warning at exp_five_clock.v(83): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(84) " "Verilog HDL assignment warning at exp_five_clock.v(84): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(88) " "Verilog HDL assignment warning at exp_five_clock.v(88): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(89) " "Verilog HDL assignment warning at exp_five_clock.v(89): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(90) " "Verilog HDL assignment warning at exp_five_clock.v(90): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(91) " "Verilog HDL assignment warning at exp_five_clock.v(91): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(92) " "Verilog HDL assignment warning at exp_five_clock.v(92): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(93) " "Verilog HDL assignment warning at exp_five_clock.v(93): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(107) " "Verilog HDL assignment warning at exp_five_clock.v(107): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(108) " "Verilog HDL assignment warning at exp_five_clock.v(108): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(109) " "Verilog HDL assignment warning at exp_five_clock.v(109): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(110) " "Verilog HDL assignment warning at exp_five_clock.v(110): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461510 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(115) " "Verilog HDL assignment warning at exp_five_clock.v(115): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(116) " "Verilog HDL assignment warning at exp_five_clock.v(116): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(121) " "Verilog HDL assignment warning at exp_five_clock.v(121): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(122) " "Verilog HDL assignment warning at exp_five_clock.v(122): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(126) " "Verilog HDL assignment warning at exp_five_clock.v(126): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(127) " "Verilog HDL assignment warning at exp_five_clock.v(127): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(128) " "Verilog HDL assignment warning at exp_five_clock.v(128): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(129) " "Verilog HDL assignment warning at exp_five_clock.v(129): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(130) " "Verilog HDL assignment warning at exp_five_clock.v(130): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(131) " "Verilog HDL assignment warning at exp_five_clock.v(131): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(145) " "Verilog HDL assignment warning at exp_five_clock.v(145): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(146) " "Verilog HDL assignment warning at exp_five_clock.v(146): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(147) " "Verilog HDL assignment warning at exp_five_clock.v(147): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(148) " "Verilog HDL assignment warning at exp_five_clock.v(148): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(153) " "Verilog HDL assignment warning at exp_five_clock.v(153): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(154) " "Verilog HDL assignment warning at exp_five_clock.v(154): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(155) " "Verilog HDL assignment warning at exp_five_clock.v(155): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(156) " "Verilog HDL assignment warning at exp_five_clock.v(156): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(163) " "Verilog HDL assignment warning at exp_five_clock.v(163): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(164) " "Verilog HDL assignment warning at exp_five_clock.v(164): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(165) " "Verilog HDL assignment warning at exp_five_clock.v(165): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(166) " "Verilog HDL assignment warning at exp_five_clock.v(166): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(167) " "Verilog HDL assignment warning at exp_five_clock.v(167): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(168) " "Verilog HDL assignment warning at exp_five_clock.v(168): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(173) " "Verilog HDL assignment warning at exp_five_clock.v(173): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(174) " "Verilog HDL assignment warning at exp_five_clock.v(174): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(175) " "Verilog HDL assignment warning at exp_five_clock.v(175): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(176) " "Verilog HDL assignment warning at exp_five_clock.v(176): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(178) " "Verilog HDL assignment warning at exp_five_clock.v(178): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(179) " "Verilog HDL assignment warning at exp_five_clock.v(179): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(180) " "Verilog HDL assignment warning at exp_five_clock.v(180): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(181) " "Verilog HDL assignment warning at exp_five_clock.v(181): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(182) " "Verilog HDL assignment warning at exp_five_clock.v(182): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(183) " "Verilog HDL assignment warning at exp_five_clock.v(183): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(198) " "Verilog HDL assignment warning at exp_five_clock.v(198): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(200) " "Verilog HDL assignment warning at exp_five_clock.v(200): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(201) " "Verilog HDL assignment warning at exp_five_clock.v(201): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(202) " "Verilog HDL assignment warning at exp_five_clock.v(202): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(204) " "Verilog HDL assignment warning at exp_five_clock.v(204): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(205) " "Verilog HDL assignment warning at exp_five_clock.v(205): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(206) " "Verilog HDL assignment warning at exp_five_clock.v(206): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(207) " "Verilog HDL assignment warning at exp_five_clock.v(207): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(208) " "Verilog HDL assignment warning at exp_five_clock.v(208): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(209) " "Verilog HDL assignment warning at exp_five_clock.v(209): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(217) " "Verilog HDL assignment warning at exp_five_clock.v(217): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(219) " "Verilog HDL assignment warning at exp_five_clock.v(219): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(220) " "Verilog HDL assignment warning at exp_five_clock.v(220): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(221) " "Verilog HDL assignment warning at exp_five_clock.v(221): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(222) " "Verilog HDL assignment warning at exp_five_clock.v(222): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(223) " "Verilog HDL assignment warning at exp_five_clock.v(223): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(224) " "Verilog HDL assignment warning at exp_five_clock.v(224): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(228) " "Verilog HDL assignment warning at exp_five_clock.v(228): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(229) " "Verilog HDL assignment warning at exp_five_clock.v(229): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(230) " "Verilog HDL assignment warning at exp_five_clock.v(230): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461526 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(231) " "Verilog HDL assignment warning at exp_five_clock.v(231): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(232) " "Verilog HDL assignment warning at exp_five_clock.v(232): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(234) " "Verilog HDL assignment warning at exp_five_clock.v(234): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(235) " "Verilog HDL assignment warning at exp_five_clock.v(235): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(236) " "Verilog HDL assignment warning at exp_five_clock.v(236): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(237) " "Verilog HDL assignment warning at exp_five_clock.v(237): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(238) " "Verilog HDL assignment warning at exp_five_clock.v(238): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(239) " "Verilog HDL assignment warning at exp_five_clock.v(239): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(245) " "Verilog HDL assignment warning at exp_five_clock.v(245): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(247) " "Verilog HDL assignment warning at exp_five_clock.v(247): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(248) " "Verilog HDL assignment warning at exp_five_clock.v(248): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(249) " "Verilog HDL assignment warning at exp_five_clock.v(249): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(262) " "Verilog HDL assignment warning at exp_five_clock.v(262): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(263) " "Verilog HDL assignment warning at exp_five_clock.v(263): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(264) " "Verilog HDL assignment warning at exp_five_clock.v(264): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(265) " "Verilog HDL assignment warning at exp_five_clock.v(265): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(273) " "Verilog HDL assignment warning at exp_five_clock.v(273): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(274) " "Verilog HDL assignment warning at exp_five_clock.v(274): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(275) " "Verilog HDL assignment warning at exp_five_clock.v(275): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(276) " "Verilog HDL assignment warning at exp_five_clock.v(276): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(280) " "Verilog HDL assignment warning at exp_five_clock.v(280): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(281) " "Verilog HDL assignment warning at exp_five_clock.v(281): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(282) " "Verilog HDL assignment warning at exp_five_clock.v(282): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(283) " "Verilog HDL assignment warning at exp_five_clock.v(283): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(284) " "Verilog HDL assignment warning at exp_five_clock.v(284): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(285) " "Verilog HDL assignment warning at exp_five_clock.v(285): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(299) " "Verilog HDL assignment warning at exp_five_clock.v(299): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(300) " "Verilog HDL assignment warning at exp_five_clock.v(300): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(301) " "Verilog HDL assignment warning at exp_five_clock.v(301): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(302) " "Verilog HDL assignment warning at exp_five_clock.v(302): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(307) " "Verilog HDL assignment warning at exp_five_clock.v(307): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(308) " "Verilog HDL assignment warning at exp_five_clock.v(308): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(313) " "Verilog HDL assignment warning at exp_five_clock.v(313): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461541 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(314) " "Verilog HDL assignment warning at exp_five_clock.v(314): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(318) " "Verilog HDL assignment warning at exp_five_clock.v(318): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(319) " "Verilog HDL assignment warning at exp_five_clock.v(319): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(320) " "Verilog HDL assignment warning at exp_five_clock.v(320): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(321) " "Verilog HDL assignment warning at exp_five_clock.v(321): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(322) " "Verilog HDL assignment warning at exp_five_clock.v(322): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(323) " "Verilog HDL assignment warning at exp_five_clock.v(323): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(337) " "Verilog HDL assignment warning at exp_five_clock.v(337): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(338) " "Verilog HDL assignment warning at exp_five_clock.v(338): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(339) " "Verilog HDL assignment warning at exp_five_clock.v(339): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(340) " "Verilog HDL assignment warning at exp_five_clock.v(340): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461557 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(345) " "Verilog HDL assignment warning at exp_five_clock.v(345): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(346) " "Verilog HDL assignment warning at exp_five_clock.v(346): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(347) " "Verilog HDL assignment warning at exp_five_clock.v(347): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(348) " "Verilog HDL assignment warning at exp_five_clock.v(348): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(355) " "Verilog HDL assignment warning at exp_five_clock.v(355): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(356) " "Verilog HDL assignment warning at exp_five_clock.v(356): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(357) " "Verilog HDL assignment warning at exp_five_clock.v(357): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(358) " "Verilog HDL assignment warning at exp_five_clock.v(358): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(359) " "Verilog HDL assignment warning at exp_five_clock.v(359): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(360) " "Verilog HDL assignment warning at exp_five_clock.v(360): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(381) " "Verilog HDL assignment warning at exp_five_clock.v(381): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(382) " "Verilog HDL assignment warning at exp_five_clock.v(382): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(383) " "Verilog HDL assignment warning at exp_five_clock.v(383): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(384) " "Verilog HDL assignment warning at exp_five_clock.v(384): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(385) " "Verilog HDL assignment warning at exp_five_clock.v(385): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(386) " "Verilog HDL assignment warning at exp_five_clock.v(386): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431461563 "|exp_five_clock"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "99 " "Inferred 99 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod15\"" {  } { { "exp_five_clock.v" "Mod15" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "exp_five_clock.v" "Mod6" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "exp_five_clock.v" "Div5" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "exp_five_clock.v" "Mod9" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div13\"" {  } { { "exp_five_clock.v" "Div13" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod18\"" {  } { { "exp_five_clock.v" "Mod18" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod12\"" {  } { { "exp_five_clock.v" "Mod12" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "exp_five_clock.v" "Mod0" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "exp_five_clock.v" "Div0" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "exp_five_clock.v" "Mod3" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod21\"" {  } { { "exp_five_clock.v" "Mod21" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 220 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod24\"" {  } { { "exp_five_clock.v" "Mod24" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div21\"" {  } { { "exp_five_clock.v" "Div21" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod27\"" {  } { { "exp_five_clock.v" "Mod27" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 235 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod38\"" {  } { { "exp_five_clock.v" "Mod38" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 299 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div33\"" {  } { { "exp_five_clock.v" "Div33" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div26\"" {  } { { "exp_five_clock.v" "Div26" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod41\"" {  } { { "exp_five_clock.v" "Mod41" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 319 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod50 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod50\"" {  } { { "exp_five_clock.v" "Mod50" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 382 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod44\"" {  } { { "exp_five_clock.v" "Mod44" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 337 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div38\"" {  } { { "exp_five_clock.v" "Div38" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 338 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod47\"" {  } { { "exp_five_clock.v" "Mod47" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 356 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod32\"" {  } { { "exp_five_clock.v" "Mod32" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 262 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div28\"" {  } { { "exp_five_clock.v" "Div28" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod35\"" {  } { { "exp_five_clock.v" "Mod35" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "exp_five_clock.v" "Div7" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div15\"" {  } { { "exp_five_clock.v" "Div15" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "exp_five_clock.v" "Div10" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "exp_five_clock.v" "Div2" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div18\"" {  } { { "exp_five_clock.v" "Div18" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 219 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div23\"" {  } { { "exp_five_clock.v" "Div23" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 234 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div35\"" {  } { { "exp_five_clock.v" "Div35" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 318 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div43\"" {  } { { "exp_five_clock.v" "Div43" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 381 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div40\"" {  } { { "exp_five_clock.v" "Div40" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 355 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div30\"" {  } { { "exp_five_clock.v" "Div30" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 280 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod16\"" {  } { { "exp_five_clock.v" "Mod16" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div14\"" {  } { { "exp_five_clock.v" "Div14" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div16\"" {  } { { "exp_five_clock.v" "Div16" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "exp_five_clock.v" "Mod7" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "exp_five_clock.v" "Div6" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "exp_five_clock.v" "Div8" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "exp_five_clock.v" "Div11" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "exp_five_clock.v" "Mod1" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "exp_five_clock.v" "Div1" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "exp_five_clock.v" "Div3" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div19\"" {  } { { "exp_five_clock.v" "Div19" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 221 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod25\"" {  } { { "exp_five_clock.v" "Mod25" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div22\"" {  } { { "exp_five_clock.v" "Div22" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div24\"" {  } { { "exp_five_clock.v" "Div24" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 236 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod30\"" {  } { { "exp_five_clock.v" "Mod30" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div27\"" {  } { { "exp_five_clock.v" "Div27" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div44\"" {  } { { "exp_five_clock.v" "Div44" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 383 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod39\"" {  } { { "exp_five_clock.v" "Mod39" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div34\"" {  } { { "exp_five_clock.v" "Div34" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div36\"" {  } { { "exp_five_clock.v" "Div36" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 320 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod45\"" {  } { { "exp_five_clock.v" "Mod45" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 339 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div39\"" {  } { { "exp_five_clock.v" "Div39" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 339 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div41\"" {  } { { "exp_five_clock.v" "Div41" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod33\"" {  } { { "exp_five_clock.v" "Mod33" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div29\"" {  } { { "exp_five_clock.v" "Div29" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div31\"" {  } { { "exp_five_clock.v" "Div31" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod19\"" {  } { { "exp_five_clock.v" "Mod19" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod10\"" {  } { { "exp_five_clock.v" "Mod10" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod13\"" {  } { { "exp_five_clock.v" "Mod13" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "exp_five_clock.v" "Mod4" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod22\"" {  } { { "exp_five_clock.v" "Mod22" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 222 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod28\"" {  } { { "exp_five_clock.v" "Mod28" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod51 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod51\"" {  } { { "exp_five_clock.v" "Mod51" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 384 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod42\"" {  } { { "exp_five_clock.v" "Mod42" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 321 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod48 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod48\"" {  } { { "exp_five_clock.v" "Mod48" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 358 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod36\"" {  } { { "exp_five_clock.v" "Mod36" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "exp_five_clock.v" "Mod8" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "exp_five_clock.v" "Div9" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod17\"" {  } { { "exp_five_clock.v" "Mod17" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div17\"" {  } { { "exp_five_clock.v" "Div17" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "exp_five_clock.v" "Div12" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "exp_five_clock.v" "Mod2" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "exp_five_clock.v" "Div4" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div20\"" {  } { { "exp_five_clock.v" "Div20" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 223 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod26\"" {  } { { "exp_five_clock.v" "Mod26" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div25\"" {  } { { "exp_five_clock.v" "Div25" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod40\"" {  } { { "exp_five_clock.v" "Mod40" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod31\"" {  } { { "exp_five_clock.v" "Mod31" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div37\"" {  } { { "exp_five_clock.v" "Div37" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 322 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div45\"" {  } { { "exp_five_clock.v" "Div45" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 385 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod46 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod46\"" {  } { { "exp_five_clock.v" "Mod46" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div42\"" {  } { { "exp_five_clock.v" "Div42" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 359 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod34\"" {  } { { "exp_five_clock.v" "Mod34" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 265 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div32\"" {  } { { "exp_five_clock.v" "Div32" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 284 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod11\"" {  } { { "exp_five_clock.v" "Mod11" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod20\"" {  } { { "exp_five_clock.v" "Mod20" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod14\"" {  } { { "exp_five_clock.v" "Mod14" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "exp_five_clock.v" "Mod5" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod23\"" {  } { { "exp_five_clock.v" "Mod23" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 224 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod29\"" {  } { { "exp_five_clock.v" "Mod29" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod43\"" {  } { { "exp_five_clock.v" "Mod43" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 323 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod52 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod52\"" {  } { { "exp_five_clock.v" "Mod52" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 386 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod49 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod49\"" {  } { { "exp_five_clock.v" "Mod49" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 360 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod37\"" {  } { { "exp_five_clock.v" "Mod37" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 285 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431462728 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602431462728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod15 " "Elaborated megafunction instantiation \"lpm_divide:Mod15\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431462897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod15 " "Instantiated megafunction \"lpm_divide:Mod15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431462897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431462897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431462897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431462897 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431462897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d5m " "Found entity 1: lpm_divide_d5m" {  } { { "db/lpm_divide_d5m.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_d5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431463067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431463067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_gnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431463129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431463129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_63f " "Found entity 1: alt_u_div_63f" {  } { { "db/alt_u_div_63f.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_63f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431463245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431463245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431463330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431463330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431463330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431463330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431463330 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431463330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431463483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431463483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431463561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431463561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431463668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431463668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod9 " "Elaborated megafunction instantiation \"lpm_divide:Mod9\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431463699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod9 " "Instantiated megafunction \"lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431463699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431463699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431463699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431463699 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431463699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431463850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431463850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431463915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431463915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431464000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431464000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431464664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431464664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431464664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431464664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431464664 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431464664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431464802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431464802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod16 " "Elaborated megafunction instantiation \"lpm_divide:Mod16\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431465118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod16 " "Instantiated megafunction \"lpm_divide:Mod16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431465118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431465118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431465118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431465118 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431465118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431465272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431465272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div14 " "Elaborated megafunction instantiation \"lpm_divide:Div14\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431465303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div14 " "Instantiated megafunction \"lpm_divide:Div14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431465303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431465303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431465303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431465303 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431465303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431465450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431465450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431465534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431465534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431465635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431465635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod8 " "Elaborated megafunction instantiation \"lpm_divide:Mod8\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431466706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod8 " "Instantiated megafunction \"lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431466706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431466706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431466706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431466706 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431466706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_q3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431466838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431466838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431466924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431466924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431467038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431467038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602431501012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602431508954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431508954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8316 " "Implemented 8316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602431509856 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602431509856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8261 " "Implemented 8261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602431509856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602431509856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602431509956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 23:51:49 2020 " "Processing ended: Sun Oct 11 23:51:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602431509956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602431509956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602431509956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431509956 ""}
