# ğŸ’» **Multi-Sensor-Based Finite State Machine (FSM) Control Architecture**

### *An HDL and Supervisory C# Implementation Study for Automated Liquid Filling Systems*

---

## ğŸ‘©â€ğŸ’» **Author**

**Sintia Ompusunggu_2042241113**
Department of Instrumentation Engineering
Institut Teknologi Sepuluh Nopember (ITS)

ğŸ“… **Year:** 2025

---

## ğŸ“˜ **Project Overview**

This repository contains the complete **HDL design, simulation results, and Supervisory C# implementation** supporting the research paper:

> **â€œMulti-Sensor-Based Finite State Machine (FSM) Control Architecture for Optimized Liquid Filling Precision:
> An HDL and Supervisory C# Implementation Study.â€**

The project presents an **Automatic Bottle Filling System** controlled using an **8-State Mealy Finite State Machine (FSM)** integrating **multi-sensor inputs**, **safety logic**, and **actuator coordination**.
The system is further analyzed using **state transition matrices** and extended into a **quantum logic representation** to demonstrate design scalability toward reversible and quantum computation models.

---

## ğŸ¯ **Research Objectives**

The main objectives of this work are:

* âœ… Design a deterministic **FSM-based control architecture** for liquid filling automation
* âœ… Integrate **6 digital sensors** and **6 actuators** under safety constraints
* âœ… Implement FSM logic using **HDL (Verilog)** and verify it through waveform simulation
* âœ… Develop a **Supervisory Control Application using C#** to validate state transitions
* âœ… Represent FSM behavior using **matrix representation and braâ€“ket notation**
* âœ… Demonstrate the feasibility of **quantum gate mapping** (Toffoli, CNOT) for critical actuators

---

## ğŸ§© **System Architecture Overview**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      Supervisory Layer     â”‚
â”‚        C# Application      â”‚
â”‚  (State Monitoring & GUI)  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚     FSM Control Logic      â”‚
â”‚   HDL (Verilog - Mealy)    â”‚
â”‚   8 States, 3 JK FFs       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Sensors & Actuators Layer  â”‚
â”‚ I1â€“I6  â†’  O1â€“O6             â”‚
â”‚ (Filling, Safety, Motion)  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## âš™ï¸ **System Specifications**

### ğŸ”¹ Input Sensors

| Code | Sensor Type        | Function                  |
| ---- | ------------------ | ------------------------- |
| I1   | Level Sensor       | Detects bottle fill level |
| I2   | Speed Feedback     | Ensures filling precision |
| I3   | Position Sensor    | Nozzle positioning        |
| I4   | Pressure Sensor    | Safety condition          |
| I5   | Proximity Sensor   | Bottle detection          |
| I6   | Temperature Sensor | Safety condition          |

---

### ğŸ”¹ Output Actuators

| Code | Actuator       | Function               |
| ---- | -------------- | ---------------------- |
| O1   | Solenoid Valve | Main liquid flow       |
| O2   | Pump Motor     | Liquid supply          |
| O3   | Stepper Motor  | Conveyor movement      |
| O4   | Servo Motor    | Nozzle positioning     |
| O5   | Cleaning Motor | Nozzle cleaning        |
| O6   | Safety Lock    | Alarm & emergency stop |

---

## ğŸ” **Finite State Machine (FSM) Design**

* **FSM Type:** Mealy Machine
* **Number of States:** 8 (S0â€“S7)
* **Flip-Flops Used:** 3 JK Flip-Flops
* **Safety Condition:**
  [
  C = I4 \cdot I6
  ]

### ğŸ§  Key States

* **S0:** Idle
* **S2:** Positioning
* **S4:** Stable Filling
* **S7:** ALARM (Safety Lock Active)

The Mealy architecture allows **immediate actuator response** (e.g., Safety Lock activation) without waiting for the next clock cycle.

---

## ğŸ§ª **Verification & Simulation**

### ğŸ”¹ HDL Simulation

* Implemented using **Icarus Verilog**
* Verified:

  * Correct state transitions
  * Proper actuator activation during filling
  * Immediate alarm response under unsafe conditions

### ğŸ”¹ Supervisory C# Simulation

* FSM logic monitored via **C# supervisory application**
* Confirms:

  * State transition correctness
  * Real-time output response
  * Agreement with HDL waveform results

---

## âš›ï¸ **Quantum Logic Representation**

Critical actuator logic (e.g., **O1 â€“ Solenoid Valve**) is mapped into:

* âœ” Reversible Boolean Logic
* âœ” Quantum Gate Representation (Toffoli, CNOT, Pauli-X)
* âœ” Braâ€“Ket State Notation

This demonstrates that the FSM design is **compatible with reversible and quantum computation models**.

---

## ğŸ“ **Repository Structure**

```
PAPER-IEEE-ELDIG/
â”‚â”€â”€ Design_icarus_verilog.txt     # FSM HDL design
â”‚â”€â”€ Testbench_icarus_verilog.txt  # HDL testbench
â”‚â”€â”€ CODINGAN_C#_FINAL.txt         # Supervisory C# application
â”‚â”€â”€ main.tex                      # Paper (LaTeX)
â”‚â”€â”€ README.md                     # Project documentation
```

---

## ğŸ“Š **Key Results**

* âœ” Deterministic FSM behavior
* âœ” Zero unsafe transitions
* âœ” Mealy-based safety response validated
* âœ” HDL and C# simulations fully consistent
* âœ” Quantum mapping logically valid

---

## ğŸ“ **Academic Context**

This project was developed as part of an academic research study in **Digital Logic Design, Instrumentation Systems, and Control Architecture**, and is suitable for:

* Industrial automation research
* FSM-based control systems
* Safety-critical system design
* HDL verification studies
* Introductory quantum logic modeling

---

## ğŸ“Œ **Citation & Reproducibility**

All source code and simulations are provided to ensure **transparency and reproducibility** of the proposed FSM design.

ğŸ”— **GitHub Repository:**
[https://github.com/sintiiaa08-cyber/PAPER-IEEE-ELDIG](https://github.com/sintiiaa08-cyber/PAPER-IEEE-ELDIG)

---

## ğŸ **Project Status**

âœ” Completed
âœ” Verified
âœ” Academically validated
âœ” Ready for paper submission and evaluation

---

*For any academic or technical inquiries, please refer to the accompanying paper.*
