#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2S_bI2S */
#define I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2S_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define I2S_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define I2S_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define I2S_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define I2S_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2S_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define I2S_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define I2S_bI2S_CtlReg__0__MASK 0x01u
#define I2S_bI2S_CtlReg__0__POS 0
#define I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define I2S_bI2S_CtlReg__2__MASK 0x04u
#define I2S_bI2S_CtlReg__2__POS 2
#define I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define I2S_bI2S_CtlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define I2S_bI2S_CtlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define I2S_bI2S_CtlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define I2S_bI2S_CtlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define I2S_bI2S_CtlReg__MASK 0x05u
#define I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define I2S_bI2S_CtlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG CYREG_B0_UDB08_A0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG CYREG_B0_UDB08_A1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG CYREG_B0_UDB08_D0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG CYREG_B0_UDB08_D1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG CYREG_B0_UDB08_F0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG CYREG_B0_UDB08_F1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define I2S_bI2S_Tx_STS_0__Sts__0__MASK 0x01u
#define I2S_bI2S_Tx_STS_0__Sts__0__POS 0
#define I2S_bI2S_Tx_STS_0__Sts__1__MASK 0x02u
#define I2S_bI2S_Tx_STS_0__Sts__1__POS 1
#define I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define I2S_bI2S_Tx_STS_0__Sts__MASK 0x03u
#define I2S_bI2S_Tx_STS_0__Sts__MASK_REG CYREG_B1_UDB08_MSK
#define I2S_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define I2S_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_REG CYREG_B1_UDB08_ST

/* RXI */
#define RXI__0__INTTYPE CYREG_PICU2_INTTYPE0
#define RXI__0__MASK 0x01u
#define RXI__0__PC CYREG_PRT2_PC0
#define RXI__0__PORT 2u
#define RXI__0__SHIFT 0u
#define RXI__AG CYREG_PRT2_AG
#define RXI__AMUX CYREG_PRT2_AMUX
#define RXI__BIE CYREG_PRT2_BIE
#define RXI__BIT_MASK CYREG_PRT2_BIT_MASK
#define RXI__BYP CYREG_PRT2_BYP
#define RXI__CTL CYREG_PRT2_CTL
#define RXI__DM0 CYREG_PRT2_DM0
#define RXI__DM1 CYREG_PRT2_DM1
#define RXI__DM2 CYREG_PRT2_DM2
#define RXI__DR CYREG_PRT2_DR
#define RXI__INP_DIS CYREG_PRT2_INP_DIS
#define RXI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RXI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RXI__LCD_EN CYREG_PRT2_LCD_EN
#define RXI__MASK 0x01u
#define RXI__PORT 2u
#define RXI__PRT CYREG_PRT2_PRT
#define RXI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RXI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RXI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RXI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RXI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RXI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RXI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RXI__PS CYREG_PRT2_PS
#define RXI__SHIFT 0u
#define RXI__SLW CYREG_PRT2_SLW

/* TXO */
#define TXO__0__INTTYPE CYREG_PICU2_INTTYPE1
#define TXO__0__MASK 0x02u
#define TXO__0__PC CYREG_PRT2_PC1
#define TXO__0__PORT 2u
#define TXO__0__SHIFT 1u
#define TXO__AG CYREG_PRT2_AG
#define TXO__AMUX CYREG_PRT2_AMUX
#define TXO__BIE CYREG_PRT2_BIE
#define TXO__BIT_MASK CYREG_PRT2_BIT_MASK
#define TXO__BYP CYREG_PRT2_BYP
#define TXO__CTL CYREG_PRT2_CTL
#define TXO__DM0 CYREG_PRT2_DM0
#define TXO__DM1 CYREG_PRT2_DM1
#define TXO__DM2 CYREG_PRT2_DM2
#define TXO__DR CYREG_PRT2_DR
#define TXO__INP_DIS CYREG_PRT2_INP_DIS
#define TXO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TXO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TXO__LCD_EN CYREG_PRT2_LCD_EN
#define TXO__MASK 0x02u
#define TXO__PORT 2u
#define TXO__PRT CYREG_PRT2_PRT
#define TXO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TXO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TXO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TXO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TXO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TXO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TXO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TXO__PS CYREG_PRT2_PS
#define TXO__SHIFT 1u
#define TXO__SLW CYREG_PRT2_SLW

/* MCLK */
#define MCLK__0__INTTYPE CYREG_PICU15_INTTYPE4
#define MCLK__0__MASK 0x10u
#define MCLK__0__PC CYREG_IO_PC_PRT15_PC4
#define MCLK__0__PORT 15u
#define MCLK__0__SHIFT 4u
#define MCLK__AG CYREG_PRT15_AG
#define MCLK__AMUX CYREG_PRT15_AMUX
#define MCLK__BIE CYREG_PRT15_BIE
#define MCLK__BIT_MASK CYREG_PRT15_BIT_MASK
#define MCLK__BYP CYREG_PRT15_BYP
#define MCLK__CTL CYREG_PRT15_CTL
#define MCLK__DM0 CYREG_PRT15_DM0
#define MCLK__DM1 CYREG_PRT15_DM1
#define MCLK__DM2 CYREG_PRT15_DM2
#define MCLK__DR CYREG_PRT15_DR
#define MCLK__INP_DIS CYREG_PRT15_INP_DIS
#define MCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MCLK__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MCLK__LCD_EN CYREG_PRT15_LCD_EN
#define MCLK__MASK 0x10u
#define MCLK__PORT 15u
#define MCLK__PRT CYREG_PRT15_PRT
#define MCLK__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MCLK__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MCLK__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MCLK__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MCLK__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MCLK__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MCLK__PS CYREG_PRT15_PS
#define MCLK__SHIFT 4u
#define MCLK__SLW CYREG_PRT15_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB14_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB14_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB14_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB14_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB14_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB15_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x03u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x08u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x08u

/* WS_1 */
#define WS_1__0__INTTYPE CYREG_PICU6_INTTYPE1
#define WS_1__0__MASK 0x02u
#define WS_1__0__PC CYREG_PRT6_PC1
#define WS_1__0__PORT 6u
#define WS_1__0__SHIFT 1u
#define WS_1__AG CYREG_PRT6_AG
#define WS_1__AMUX CYREG_PRT6_AMUX
#define WS_1__BIE CYREG_PRT6_BIE
#define WS_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define WS_1__BYP CYREG_PRT6_BYP
#define WS_1__CTL CYREG_PRT6_CTL
#define WS_1__DM0 CYREG_PRT6_DM0
#define WS_1__DM1 CYREG_PRT6_DM1
#define WS_1__DM2 CYREG_PRT6_DM2
#define WS_1__DR CYREG_PRT6_DR
#define WS_1__INP_DIS CYREG_PRT6_INP_DIS
#define WS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define WS_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define WS_1__LCD_EN CYREG_PRT6_LCD_EN
#define WS_1__MASK 0x02u
#define WS_1__PORT 6u
#define WS_1__PRT CYREG_PRT6_PRT
#define WS_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define WS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define WS_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define WS_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define WS_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define WS_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define WS_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define WS_1__PS CYREG_PRT6_PS
#define WS_1__SHIFT 1u
#define WS_1__SLW CYREG_PRT6_SLW

/* Green */
#define Green__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Green__0__MASK 0x08u
#define Green__0__PC CYREG_PRT2_PC3
#define Green__0__PORT 2u
#define Green__0__SHIFT 3u
#define Green__AG CYREG_PRT2_AG
#define Green__AMUX CYREG_PRT2_AMUX
#define Green__BIE CYREG_PRT2_BIE
#define Green__BIT_MASK CYREG_PRT2_BIT_MASK
#define Green__BYP CYREG_PRT2_BYP
#define Green__CTL CYREG_PRT2_CTL
#define Green__DM0 CYREG_PRT2_DM0
#define Green__DM1 CYREG_PRT2_DM1
#define Green__DM2 CYREG_PRT2_DM2
#define Green__DR CYREG_PRT2_DR
#define Green__INP_DIS CYREG_PRT2_INP_DIS
#define Green__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Green__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Green__LCD_EN CYREG_PRT2_LCD_EN
#define Green__MASK 0x08u
#define Green__PORT 2u
#define Green__PRT CYREG_PRT2_PRT
#define Green__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Green__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Green__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Green__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Green__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Green__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Green__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Green__PS CYREG_PRT2_PS
#define Green__SHIFT 3u
#define Green__SLW CYREG_PRT2_SLW

/* SCK_1 */
#define SCK_1__0__INTTYPE CYREG_PICU6_INTTYPE3
#define SCK_1__0__MASK 0x08u
#define SCK_1__0__PC CYREG_PRT6_PC3
#define SCK_1__0__PORT 6u
#define SCK_1__0__SHIFT 3u
#define SCK_1__AG CYREG_PRT6_AG
#define SCK_1__AMUX CYREG_PRT6_AMUX
#define SCK_1__BIE CYREG_PRT6_BIE
#define SCK_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define SCK_1__BYP CYREG_PRT6_BYP
#define SCK_1__CTL CYREG_PRT6_CTL
#define SCK_1__DM0 CYREG_PRT6_DM0
#define SCK_1__DM1 CYREG_PRT6_DM1
#define SCK_1__DM2 CYREG_PRT6_DM2
#define SCK_1__DR CYREG_PRT6_DR
#define SCK_1__INP_DIS CYREG_PRT6_INP_DIS
#define SCK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SCK_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SCK_1__LCD_EN CYREG_PRT6_LCD_EN
#define SCK_1__MASK 0x08u
#define SCK_1__PORT 6u
#define SCK_1__PRT CYREG_PRT6_PRT
#define SCK_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SCK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SCK_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SCK_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SCK_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SCK_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SCK_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SCK_1__PS CYREG_PRT6_PS
#define SCK_1__SHIFT 3u
#define SCK_1__SLW CYREG_PRT6_SLW

/* SDO_1 */
#define SDO_1__0__INTTYPE CYREG_PICU6_INTTYPE2
#define SDO_1__0__MASK 0x04u
#define SDO_1__0__PC CYREG_PRT6_PC2
#define SDO_1__0__PORT 6u
#define SDO_1__0__SHIFT 2u
#define SDO_1__AG CYREG_PRT6_AG
#define SDO_1__AMUX CYREG_PRT6_AMUX
#define SDO_1__BIE CYREG_PRT6_BIE
#define SDO_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define SDO_1__BYP CYREG_PRT6_BYP
#define SDO_1__CTL CYREG_PRT6_CTL
#define SDO_1__DM0 CYREG_PRT6_DM0
#define SDO_1__DM1 CYREG_PRT6_DM1
#define SDO_1__DM2 CYREG_PRT6_DM2
#define SDO_1__DR CYREG_PRT6_DR
#define SDO_1__INP_DIS CYREG_PRT6_INP_DIS
#define SDO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SDO_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SDO_1__LCD_EN CYREG_PRT6_LCD_EN
#define SDO_1__MASK 0x04u
#define SDO_1__PORT 6u
#define SDO_1__PRT CYREG_PRT6_PRT
#define SDO_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SDO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SDO_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SDO_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SDO_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SDO_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SDO_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SDO_1__PS CYREG_PRT6_PS
#define SDO_1__SHIFT 2u
#define SDO_1__SLW CYREG_PRT6_SLW

/* White */
#define White__0__INTTYPE CYREG_PICU2_INTTYPE4
#define White__0__MASK 0x10u
#define White__0__PC CYREG_PRT2_PC4
#define White__0__PORT 2u
#define White__0__SHIFT 4u
#define White__AG CYREG_PRT2_AG
#define White__AMUX CYREG_PRT2_AMUX
#define White__BIE CYREG_PRT2_BIE
#define White__BIT_MASK CYREG_PRT2_BIT_MASK
#define White__BYP CYREG_PRT2_BYP
#define White__CTL CYREG_PRT2_CTL
#define White__DM0 CYREG_PRT2_DM0
#define White__DM1 CYREG_PRT2_DM1
#define White__DM2 CYREG_PRT2_DM2
#define White__DR CYREG_PRT2_DR
#define White__INP_DIS CYREG_PRT2_INP_DIS
#define White__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define White__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define White__LCD_EN CYREG_PRT2_LCD_EN
#define White__MASK 0x10u
#define White__PORT 2u
#define White__PRT CYREG_PRT2_PRT
#define White__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define White__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define White__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define White__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define White__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define White__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define White__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define White__PS CYREG_PRT2_PS
#define White__SHIFT 4u
#define White__SLW CYREG_PRT2_SLW

/* Yellow */
#define Yellow__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Yellow__0__MASK 0x04u
#define Yellow__0__PC CYREG_PRT2_PC2
#define Yellow__0__PORT 2u
#define Yellow__0__SHIFT 2u
#define Yellow__AG CYREG_PRT2_AG
#define Yellow__AMUX CYREG_PRT2_AMUX
#define Yellow__BIE CYREG_PRT2_BIE
#define Yellow__BIT_MASK CYREG_PRT2_BIT_MASK
#define Yellow__BYP CYREG_PRT2_BYP
#define Yellow__CTL CYREG_PRT2_CTL
#define Yellow__DM0 CYREG_PRT2_DM0
#define Yellow__DM1 CYREG_PRT2_DM1
#define Yellow__DM2 CYREG_PRT2_DM2
#define Yellow__DR CYREG_PRT2_DR
#define Yellow__INP_DIS CYREG_PRT2_INP_DIS
#define Yellow__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Yellow__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Yellow__LCD_EN CYREG_PRT2_LCD_EN
#define Yellow__MASK 0x04u
#define Yellow__PORT 2u
#define Yellow__PRT CYREG_PRT2_PRT
#define Yellow__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Yellow__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Yellow__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Yellow__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Yellow__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Yellow__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Yellow__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Yellow__PS CYREG_PRT2_PS
#define Yellow__SHIFT 2u
#define Yellow__SLW CYREG_PRT2_SLW

/* emFile_Clock_1 */
#define emFile_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define emFile_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define emFile_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define emFile_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_Clock_1__INDEX 0x00u
#define emFile_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_Clock_1__PM_ACT_MSK 0x01u
#define emFile_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_Clock_1__PM_STBY_MSK 0x01u

/* emFile_miso0 */
#define emFile_miso0__0__INTTYPE CYREG_PICU6_INTTYPE6
#define emFile_miso0__0__MASK 0x40u
#define emFile_miso0__0__PC CYREG_PRT6_PC6
#define emFile_miso0__0__PORT 6u
#define emFile_miso0__0__SHIFT 6u
#define emFile_miso0__AG CYREG_PRT6_AG
#define emFile_miso0__AMUX CYREG_PRT6_AMUX
#define emFile_miso0__BIE CYREG_PRT6_BIE
#define emFile_miso0__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_miso0__BYP CYREG_PRT6_BYP
#define emFile_miso0__CTL CYREG_PRT6_CTL
#define emFile_miso0__DM0 CYREG_PRT6_DM0
#define emFile_miso0__DM1 CYREG_PRT6_DM1
#define emFile_miso0__DM2 CYREG_PRT6_DM2
#define emFile_miso0__DR CYREG_PRT6_DR
#define emFile_miso0__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_miso0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define emFile_miso0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_miso0__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_miso0__MASK 0x40u
#define emFile_miso0__PORT 6u
#define emFile_miso0__PRT CYREG_PRT6_PRT
#define emFile_miso0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_miso0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_miso0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_miso0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_miso0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_miso0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_miso0__PS CYREG_PRT6_PS
#define emFile_miso0__SHIFT 6u
#define emFile_miso0__SLW CYREG_PRT6_SLW

/* emFile_mosi0 */
#define emFile_mosi0__0__INTTYPE CYREG_PICU6_INTTYPE5
#define emFile_mosi0__0__MASK 0x20u
#define emFile_mosi0__0__PC CYREG_PRT6_PC5
#define emFile_mosi0__0__PORT 6u
#define emFile_mosi0__0__SHIFT 5u
#define emFile_mosi0__AG CYREG_PRT6_AG
#define emFile_mosi0__AMUX CYREG_PRT6_AMUX
#define emFile_mosi0__BIE CYREG_PRT6_BIE
#define emFile_mosi0__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_mosi0__BYP CYREG_PRT6_BYP
#define emFile_mosi0__CTL CYREG_PRT6_CTL
#define emFile_mosi0__DM0 CYREG_PRT6_DM0
#define emFile_mosi0__DM1 CYREG_PRT6_DM1
#define emFile_mosi0__DM2 CYREG_PRT6_DM2
#define emFile_mosi0__DR CYREG_PRT6_DR
#define emFile_mosi0__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_mosi0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define emFile_mosi0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_mosi0__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_mosi0__MASK 0x20u
#define emFile_mosi0__PORT 6u
#define emFile_mosi0__PRT CYREG_PRT6_PRT
#define emFile_mosi0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_mosi0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_mosi0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_mosi0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_mosi0__PS CYREG_PRT6_PS
#define emFile_mosi0__SHIFT 5u
#define emFile_mosi0__SLW CYREG_PRT6_SLW

/* emFile_sclk0 */
#define emFile_sclk0__0__INTTYPE CYREG_PICU6_INTTYPE7
#define emFile_sclk0__0__MASK 0x80u
#define emFile_sclk0__0__PC CYREG_PRT6_PC7
#define emFile_sclk0__0__PORT 6u
#define emFile_sclk0__0__SHIFT 7u
#define emFile_sclk0__AG CYREG_PRT6_AG
#define emFile_sclk0__AMUX CYREG_PRT6_AMUX
#define emFile_sclk0__BIE CYREG_PRT6_BIE
#define emFile_sclk0__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_sclk0__BYP CYREG_PRT6_BYP
#define emFile_sclk0__CTL CYREG_PRT6_CTL
#define emFile_sclk0__DM0 CYREG_PRT6_DM0
#define emFile_sclk0__DM1 CYREG_PRT6_DM1
#define emFile_sclk0__DM2 CYREG_PRT6_DM2
#define emFile_sclk0__DR CYREG_PRT6_DR
#define emFile_sclk0__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_sclk0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define emFile_sclk0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_sclk0__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_sclk0__MASK 0x80u
#define emFile_sclk0__PORT 6u
#define emFile_sclk0__PRT CYREG_PRT6_PRT
#define emFile_sclk0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_sclk0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_sclk0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_sclk0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_sclk0__PS CYREG_PRT6_PS
#define emFile_sclk0__SHIFT 7u
#define emFile_sclk0__SLW CYREG_PRT6_SLW

/* emFile_SPI0_BSPIM */
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define emFile_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB11_ST
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB12_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB12_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB12_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB12_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB12_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB12_F1
#define emFile_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define emFile_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB12_ST

/* emFile_SPI0_CS */
#define emFile_SPI0_CS__0__INTTYPE CYREG_PICU12_INTTYPE4
#define emFile_SPI0_CS__0__MASK 0x10u
#define emFile_SPI0_CS__0__PC CYREG_PRT12_PC4
#define emFile_SPI0_CS__0__PORT 12u
#define emFile_SPI0_CS__0__SHIFT 4u
#define emFile_SPI0_CS__AG CYREG_PRT12_AG
#define emFile_SPI0_CS__BIE CYREG_PRT12_BIE
#define emFile_SPI0_CS__BIT_MASK CYREG_PRT12_BIT_MASK
#define emFile_SPI0_CS__BYP CYREG_PRT12_BYP
#define emFile_SPI0_CS__DM0 CYREG_PRT12_DM0
#define emFile_SPI0_CS__DM1 CYREG_PRT12_DM1
#define emFile_SPI0_CS__DM2 CYREG_PRT12_DM2
#define emFile_SPI0_CS__DR CYREG_PRT12_DR
#define emFile_SPI0_CS__INP_DIS CYREG_PRT12_INP_DIS
#define emFile_SPI0_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define emFile_SPI0_CS__MASK 0x10u
#define emFile_SPI0_CS__PORT 12u
#define emFile_SPI0_CS__PRT CYREG_PRT12_PRT
#define emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define emFile_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define emFile_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define emFile_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define emFile_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define emFile_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define emFile_SPI0_CS__PS CYREG_PRT12_PS
#define emFile_SPI0_CS__SHIFT 4u
#define emFile_SPI0_CS__SIO_CFG CYREG_PRT12_SIO_CFG
#define emFile_SPI0_CS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define emFile_SPI0_CS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define emFile_SPI0_CS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define emFile_SPI0_CS__SLW CYREG_PRT12_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* TestPin */
#define TestPin__0__INTTYPE CYREG_PICU5_INTTYPE0
#define TestPin__0__MASK 0x01u
#define TestPin__0__PC CYREG_PRT5_PC0
#define TestPin__0__PORT 5u
#define TestPin__0__SHIFT 0u
#define TestPin__AG CYREG_PRT5_AG
#define TestPin__AMUX CYREG_PRT5_AMUX
#define TestPin__BIE CYREG_PRT5_BIE
#define TestPin__BIT_MASK CYREG_PRT5_BIT_MASK
#define TestPin__BYP CYREG_PRT5_BYP
#define TestPin__CTL CYREG_PRT5_CTL
#define TestPin__DM0 CYREG_PRT5_DM0
#define TestPin__DM1 CYREG_PRT5_DM1
#define TestPin__DM2 CYREG_PRT5_DM2
#define TestPin__DR CYREG_PRT5_DR
#define TestPin__INP_DIS CYREG_PRT5_INP_DIS
#define TestPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TestPin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TestPin__LCD_EN CYREG_PRT5_LCD_EN
#define TestPin__MASK 0x01u
#define TestPin__PORT 5u
#define TestPin__PRT CYREG_PRT5_PRT
#define TestPin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TestPin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TestPin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TestPin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TestPin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TestPin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TestPin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TestPin__PS CYREG_PRT5_PS
#define TestPin__SHIFT 0u
#define TestPin__SLW CYREG_PRT5_SLW

/* Audio_Timer_TimerHW */
#define Audio_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Audio_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Audio_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Audio_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Audio_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Audio_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Audio_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Audio_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Audio_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Audio_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Audio_Timer_TimerHW__PM_ACT_MSK 0x01u
#define Audio_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Audio_Timer_TimerHW__PM_STBY_MSK 0x01u
#define Audio_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Audio_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Audio_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* Audio_Interrupt */
#define Audio_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Audio_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Audio_Interrupt__INTC_MASK 0x20000u
#define Audio_Interrupt__INTC_NUMBER 17u
#define Audio_Interrupt__INTC_PRIOR_NUM 7u
#define Audio_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define Audio_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Audio_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Spectacle_Audio_Output_Board"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
