// Seed: 842791410
module module_0 (
    output wand id_0,
    input  tri0 id_1
);
  assign id_0 = ~id_1 || 1'd0;
  assign module_1.type_5 = 0;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input logic id_2
    , id_11, id_12,
    input tri id_3,
    output tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    output logic id_7,
    input uwire id_8,
    input wand id_9
);
  initial begin : LABEL_0
    id_7 <= id_2;
  end
  wire id_13;
  module_0 modCall_1 (
      id_4,
      id_5
  );
endmodule
