

================================================================
== Vivado HLS Report for 'pgconv64_32u_s'
================================================================
* Date:           Sun Sep  6 14:18:19 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.372 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      331|      331| 1.655 us | 1.655 us |  331|  331|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                              |                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |           Instance           |       Module      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_compute_engine_64_fu_426  |compute_engine_64  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_436  |compute_engine_64  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_relu_fu_448               |relu               |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |sum_V_ret_sum_engine_fu_453   |sum_engine         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |norm_V_batch_norm_fu_466      |batch_norm         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- biconv_row_biconv_col  |      329|      329|        15|          5|          5|    64|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    312|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     213|   1288|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    194|    -|
|Register         |        0|      -|     340|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     553|   1858|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+----+-----+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E| FF | LUT | URAM|
    +------------------------------+-------------------+---------+-------+----+-----+-----+
    |norm_V_batch_norm_fu_466      |batch_norm         |        0|      0|   0|   94|    0|
    |grp_compute_engine_64_fu_426  |compute_engine_64  |        0|      0|  67|  344|    0|
    |grp_compute_engine_64_fu_436  |compute_engine_64  |        0|      0|  67|  344|    0|
    |grp_relu_fu_448               |relu               |        0|      0|  79|  378|    0|
    |sum_V_ret_sum_engine_fu_453   |sum_engine         |        0|      0|   0|  128|    0|
    +------------------------------+-------------------+---------+-------+----+-----+-----+
    |Total                         |                   |        0|      0| 213| 1288|    0|
    +------------------------------+-------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_489_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln109_2_fu_567_p2     |     +    |      0|  0|  12|           2|           4|
    |add_ln109_4_fu_561_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln109_5_fu_576_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln109_fu_471_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln110_fu_590_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln111_2_fu_648_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln112_2_fu_629_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln112_fu_623_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln113_fu_691_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln114_fu_705_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln115_3_fu_680_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln115_4_fu_686_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln115_fu_525_p2       |     +    |      0|  0|  12|           2|           4|
    |add_ln116_fu_700_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln117_fu_714_p2       |     +    |      0|  0|  15|           8|           8|
    |col_fu_639_p2             |     +    |      0|  0|  12|           1|           4|
    |row_fu_477_p2             |     +    |      0|  0|  12|           4|           1|
    |icmp_ln103_fu_483_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln104_fu_495_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1494_fu_741_p2     |   icmp   |      0|  0|  11|           5|           1|
    |select_ln109_4_fu_509_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln109_5_fu_517_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln109_6_fu_531_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln109_fu_501_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln131_fu_751_p3    |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 312|         138|         148|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_419_p4           |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_397_p4  |   9|          2|    7|         14|
    |ap_phi_mux_row_0_phi_fu_408_p4           |   9|          2|    4|          8|
    |bottom1_V_address0                       |  33|          6|    7|         42|
    |bottom1_V_address1                       |  27|          5|    7|         35|
    |col_0_reg_415                            |   9|          2|    4|          8|
    |grp_compute_engine_64_fu_426_b_V         |  15|          3|   64|        192|
    |grp_compute_engine_64_fu_436_b_V         |  15|          3|   64|        192|
    |indvar_flatten_reg_393                   |   9|          2|    7|         14|
    |row_0_reg_404                            |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 194|         39|  174|        531|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln103_reg_762                          |   7|   0|    7|          0|
    |add_ln109_4_reg_793                        |   7|   0|    8|          1|
    |add_ln112_reg_820                          |   7|   0|    8|          1|
    |add_ln115_4_reg_847                        |   8|   0|    8|          0|
    |add_ln116_reg_877                          |   8|   0|    8|          0|
    |add_ln117_reg_887                          |   8|   0|    8|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |col_0_reg_415                              |   4|   0|    4|          0|
    |col_reg_831                                |   4|   0|    4|          0|
    |grp_compute_engine_64_fu_426_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_436_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln103_reg_758                         |   1|   0|    1|          0|
    |indvar_flatten_reg_393                     |   7|   0|    7|          0|
    |norm_V_reg_968                             |  12|   0|   12|          0|
    |op_V_assign_reg_973                        |  12|   0|   12|          0|
    |p_s_reg_902                                |   6|   0|    6|          0|
    |row_0_reg_404                              |   4|   0|    4|          0|
    |select_ln109_4_reg_774                     |   4|   0|    4|          0|
    |select_ln109_5_reg_780                     |   4|   0|    4|          0|
    |select_ln109_6_reg_787                     |   4|   0|    4|          0|
    |select_ln109_reg_767                       |   4|   0|    4|          0|
    |select_ln131_reg_963                       |   8|   0|    8|          0|
    |sum_V_ret_reg_952                          |   8|   0|    8|          0|
    |tmp1_V_reg_907                             |   6|   0|    6|          0|
    |tmp2_V_reg_917                             |   6|   0|    6|          0|
    |tmp3_V_reg_922                             |   6|   0|    6|          0|
    |tmp4_V_reg_927                             |   6|   0|    6|          0|
    |tmp5_V_reg_932                             |   6|   0|    6|          0|
    |tmp6_V_reg_937                             |   6|   0|    6|          0|
    |tmp7_V_reg_942                             |   6|   0|    6|          0|
    |tmp8_V_reg_947                             |   6|   0|    6|          0|
    |tmp_114_reg_958                            |   5|   0|    5|          0|
    |zext_ln109_5_reg_798                       |   4|   0|    8|          4|
    |zext_ln110_reg_809                         |   4|   0|    8|          4|
    |zext_ln111_reg_836                         |   4|   0|    8|          4|
    |zext_ln113_reg_852                         |   8|   0|   64|         56|
    |icmp_ln103_reg_758                         |  64|  32|    1|          0|
    |zext_ln113_reg_852                         |  64|  32|   64|         56|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 340|  64|  347|        126|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_done             | out |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|bottom1_V_address0  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce0       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q0        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_address1  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce1       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q1        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|top_0_V_address0    | out |    7|  ap_memory |    top_0_V    |     array    |
|top_0_V_ce0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_we0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_d0          | out |   12|  ap_memory |    top_0_V    |     array    |
|top_1_V_address0    | out |    7|  ap_memory |    top_1_V    |     array    |
|top_1_V_ce0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_we0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_d0          | out |   12|  ap_memory |    top_1_V    |     array    |
|top_2_V_address0    | out |    7|  ap_memory |    top_2_V    |     array    |
|top_2_V_ce0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_we0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_d0          | out |   12|  ap_memory |    top_2_V    |     array    |
|top_3_V_address0    | out |    7|  ap_memory |    top_3_V    |     array    |
|top_3_V_ce0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_we0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_d0          | out |   12|  ap_memory |    top_3_V    |     array    |
|top_4_V_address0    | out |    7|  ap_memory |    top_4_V    |     array    |
|top_4_V_ce0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_we0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_d0          | out |   12|  ap_memory |    top_4_V    |     array    |
|top_5_V_address0    | out |    7|  ap_memory |    top_5_V    |     array    |
|top_5_V_ce0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_we0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_d0          | out |   12|  ap_memory |    top_5_V    |     array    |
|top_6_V_address0    | out |    7|  ap_memory |    top_6_V    |     array    |
|top_6_V_ce0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_we0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_d0          | out |   12|  ap_memory |    top_6_V    |     array    |
|top_7_V_address0    | out |    7|  ap_memory |    top_7_V    |     array    |
|top_7_V_ce0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_we0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_d0          | out |   12|  ap_memory |    top_7_V    |     array    |
|top_8_V_address0    | out |    7|  ap_memory |    top_8_V    |     array    |
|top_8_V_ce0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_we0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_d0          | out |   12|  ap_memory |    top_8_V    |     array    |
|top_9_V_address0    | out |    7|  ap_memory |    top_9_V    |     array    |
|top_9_V_ce0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_we0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_d0          | out |   12|  ap_memory |    top_9_V    |     array    |
|top_10_V_address0   | out |    7|  ap_memory |    top_10_V   |     array    |
|top_10_V_ce0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_we0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_d0         | out |   12|  ap_memory |    top_10_V   |     array    |
|top_11_V_address0   | out |    7|  ap_memory |    top_11_V   |     array    |
|top_11_V_ce0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_we0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_d0         | out |   12|  ap_memory |    top_11_V   |     array    |
|top_12_V_address0   | out |    7|  ap_memory |    top_12_V   |     array    |
|top_12_V_ce0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_we0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_d0         | out |   12|  ap_memory |    top_12_V   |     array    |
|top_13_V_address0   | out |    7|  ap_memory |    top_13_V   |     array    |
|top_13_V_ce0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_we0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_d0         | out |   12|  ap_memory |    top_13_V   |     array    |
|top_14_V_address0   | out |    7|  ap_memory |    top_14_V   |     array    |
|top_14_V_ce0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_we0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_d0         | out |   12|  ap_memory |    top_14_V   |     array    |
|top_15_V_address0   | out |    7|  ap_memory |    top_15_V   |     array    |
|top_15_V_ce0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_we0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_d0         | out |   12|  ap_memory |    top_15_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 5, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "br label %1" [ResNet/pgconv64.h:103]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln103, %biconv_col ]" [ResNet/pgconv64.h:103]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ 1, %0 ], [ %select_ln109_5, %biconv_col ]" [ResNet/pgconv64.h:109]   --->   Operation 20 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ 1, %0 ], [ %col, %biconv_col ]"   --->   Operation 21 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln109 = add i4 %row_0, -1" [ResNet/pgconv64.h:109]   --->   Operation 22 'add' 'add_ln109' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.86ns)   --->   "%row = add i4 %row_0, 1" [ResNet/pgconv64.h:115]   --->   Operation 23 'add' 'row' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln103 = icmp eq i7 %indvar_flatten, -64" [ResNet/pgconv64.h:103]   --->   Operation 24 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.89ns)   --->   "%add_ln103 = add i7 %indvar_flatten, 1" [ResNet/pgconv64.h:103]   --->   Operation 25 'add' 'add_ln103' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %2, label %biconv_col" [ResNet/pgconv64.h:103]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%icmp_ln104 = icmp eq i4 %col_0, -7" [ResNet/pgconv64.h:104]   --->   Operation 27 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %icmp_ln104, i4 1, i4 %col_0" [ResNet/pgconv64.h:109]   --->   Operation 28 'select' 'select_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.45ns)   --->   "%select_ln109_4 = select i1 %icmp_ln104, i4 %row_0, i4 %add_ln109" [ResNet/pgconv64.h:109]   --->   Operation 29 'select' 'select_ln109_4' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.45ns)   --->   "%select_ln109_5 = select i1 %icmp_ln104, i4 %row, i4 %row_0" [ResNet/pgconv64.h:109]   --->   Operation 30 'select' 'select_ln109_5' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%add_ln115 = add i4 2, %row_0" [ResNet/pgconv64.h:115]   --->   Operation 31 'add' 'add_ln115' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.45ns)   --->   "%select_ln109_6 = select i1 %icmp_ln104, i4 %add_ln115, i4 %row" [ResNet/pgconv64.h:109]   --->   Operation 32 'select' 'select_ln109_6' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_4, i3 0)" [ResNet/pgconv64.h:109]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i7 %tmp to i8" [ResNet/pgconv64.h:109]   --->   Operation 34 'zext' 'zext_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_109 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_4, i1 false)" [ResNet/pgconv64.h:109]   --->   Operation 35 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln109_4 = zext i5 %tmp_109 to i8" [ResNet/pgconv64.h:109]   --->   Operation 36 'zext' 'zext_ln109_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.89ns)   --->   "%add_ln109_4 = add i8 %zext_ln109, %zext_ln109_4" [ResNet/pgconv64.h:109]   --->   Operation 37 'add' 'add_ln109_4' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.86ns)   --->   "%add_ln109_2 = add i4 -1, %select_ln109" [ResNet/pgconv64.h:109]   --->   Operation 38 'add' 'add_ln109_2' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln109_5 = zext i4 %add_ln109_2 to i8" [ResNet/pgconv64.h:109]   --->   Operation 39 'zext' 'zext_ln109_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.90ns)   --->   "%add_ln109_5 = add i8 %zext_ln109_5, %add_ln109_4" [ResNet/pgconv64.h:109]   --->   Operation 40 'add' 'add_ln109_5' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln109_6 = zext i8 %add_ln109_5 to i64" [ResNet/pgconv64.h:109]   --->   Operation 41 'zext' 'zext_ln109_6' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%bottom1_V_addr = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln109_6" [ResNet/pgconv64.h:109]   --->   Operation 42 'getelementptr' 'bottom1_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %select_ln109 to i8" [ResNet/pgconv64.h:110]   --->   Operation 43 'zext' 'zext_ln110' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.90ns)   --->   "%add_ln110 = add i8 %zext_ln110, %add_ln109_4" [ResNet/pgconv64.h:110]   --->   Operation 44 'add' 'add_ln110' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i8 %add_ln110 to i64" [ResNet/pgconv64.h:110]   --->   Operation 45 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bottom1_V_addr_25 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln110_2" [ResNet/pgconv64.h:110]   --->   Operation 46 'getelementptr' 'bottom1_V_addr_25' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.35ns)   --->   "%bottom1_V_load = load i64* %bottom1_V_addr, align 8" [ResNet/pgconv64.h:109]   --->   Operation 47 'load' 'bottom1_V_load' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 48 [2/2] (1.35ns)   --->   "%bottom1_V_load_25 = load i64* %bottom1_V_addr_25, align 8" [ResNet/pgconv64.h:110]   --->   Operation 48 'load' 'bottom1_V_load_25' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_110 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_5, i3 0)" [ResNet/pgconv64.h:112]   --->   Operation 49 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i7 %tmp_110 to i8" [ResNet/pgconv64.h:112]   --->   Operation 50 'zext' 'zext_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_111 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_5, i1 false)" [ResNet/pgconv64.h:112]   --->   Operation 51 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i5 %tmp_111 to i8" [ResNet/pgconv64.h:112]   --->   Operation 52 'zext' 'zext_ln112_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.89ns)   --->   "%add_ln112 = add i8 %zext_ln112, %zext_ln112_3" [ResNet/pgconv64.h:112]   --->   Operation 53 'add' 'add_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.90ns)   --->   "%add_ln112_2 = add i8 %zext_ln109_5, %add_ln112" [ResNet/pgconv64.h:112]   --->   Operation 54 'add' 'add_ln112_2' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i8 %add_ln112_2 to i64" [ResNet/pgconv64.h:112]   --->   Operation 55 'zext' 'zext_ln112_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%bottom1_V_addr_27 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln112_4" [ResNet/pgconv64.h:112]   --->   Operation 56 'getelementptr' 'bottom1_V_addr_27' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.86ns)   --->   "%col = add i4 1, %select_ln109" [ResNet/pgconv64.h:111]   --->   Operation 57 'add' 'col' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %col to i8" [ResNet/pgconv64.h:111]   --->   Operation 58 'zext' 'zext_ln111' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.90ns)   --->   "%add_ln111_2 = add i8 %zext_ln111, %add_ln109_4" [ResNet/pgconv64.h:111]   --->   Operation 59 'add' 'add_ln111_2' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i8 %add_ln111_2 to i64" [ResNet/pgconv64.h:111]   --->   Operation 60 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%bottom1_V_addr_26 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln111_2" [ResNet/pgconv64.h:111]   --->   Operation 61 'getelementptr' 'bottom1_V_addr_26' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (1.35ns)   --->   "%bottom1_V_load = load i64* %bottom1_V_addr, align 8" [ResNet/pgconv64.h:109]   --->   Operation 62 'load' 'bottom1_V_load' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 63 [3/3] (3.01ns)   --->   "%p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 4294967295)" [ResNet/pgconv64.h:109]   --->   Operation 63 'call' 'p_s' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [1/2] (1.35ns)   --->   "%bottom1_V_load_25 = load i64* %bottom1_V_addr_25, align 8" [ResNet/pgconv64.h:110]   --->   Operation 64 'load' 'bottom1_V_load_25' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 65 [3/3] (1.79ns)   --->   "%tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_25, i64 4294967295)" [ResNet/pgconv64.h:110]   --->   Operation 65 'call' 'tmp1_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [2/2] (1.35ns)   --->   "%bottom1_V_load_26 = load i64* %bottom1_V_addr_26, align 8" [ResNet/pgconv64.h:111]   --->   Operation 66 'load' 'bottom1_V_load_26' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 67 [2/2] (1.35ns)   --->   "%bottom1_V_load_27 = load i64* %bottom1_V_addr_27, align 8" [ResNet/pgconv64.h:112]   --->   Operation 67 'load' 'bottom1_V_load_27' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_112 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_6, i3 0)" [ResNet/pgconv64.h:115]   --->   Operation 68 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %tmp_112 to i8" [ResNet/pgconv64.h:115]   --->   Operation 69 'zext' 'zext_ln115' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_113 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_6, i1 false)" [ResNet/pgconv64.h:115]   --->   Operation 70 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i5 %tmp_113 to i8" [ResNet/pgconv64.h:115]   --->   Operation 71 'zext' 'zext_ln115_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.89ns)   --->   "%add_ln115_3 = add i8 %zext_ln115, %zext_ln115_3" [ResNet/pgconv64.h:115]   --->   Operation 72 'add' 'add_ln115_3' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.90ns)   --->   "%add_ln115_4 = add i8 %zext_ln109_5, %add_ln115_3" [ResNet/pgconv64.h:115]   --->   Operation 73 'add' 'add_ln115_4' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.90ns)   --->   "%add_ln113 = add i8 %zext_ln110, %add_ln112" [ResNet/pgconv64.h:113]   --->   Operation 74 'add' 'add_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %add_ln113 to i64" [ResNet/pgconv64.h:113]   --->   Operation 75 'zext' 'zext_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%bottom1_V_addr_28 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:113]   --->   Operation 76 'getelementptr' 'bottom1_V_addr_28' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.90ns)   --->   "%add_ln116 = add i8 %zext_ln110, %add_ln115_3" [ResNet/pgconv64.h:116]   --->   Operation 77 'add' 'add_ln116' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.90ns)   --->   "%add_ln114 = add i8 %zext_ln111, %add_ln112" [ResNet/pgconv64.h:114]   --->   Operation 78 'add' 'add_ln114' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %add_ln114 to i64" [ResNet/pgconv64.h:114]   --->   Operation 79 'zext' 'zext_ln114' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%bottom1_V_addr_29 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln114" [ResNet/pgconv64.h:114]   --->   Operation 80 'getelementptr' 'bottom1_V_addr_29' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.90ns)   --->   "%add_ln117 = add i8 %zext_ln111, %add_ln115_3" [ResNet/pgconv64.h:117]   --->   Operation 81 'add' 'add_ln117' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/3] (3.84ns)   --->   "%p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 4294967295)" [ResNet/pgconv64.h:109]   --->   Operation 82 'call' 'p_s' <Predicate = (!icmp_ln103)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 83 [2/3] (3.84ns)   --->   "%tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_25, i64 4294967295)" [ResNet/pgconv64.h:110]   --->   Operation 83 'call' 'tmp1_V' <Predicate = (!icmp_ln103)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 84 [1/2] (1.35ns)   --->   "%bottom1_V_load_26 = load i64* %bottom1_V_addr_26, align 8" [ResNet/pgconv64.h:111]   --->   Operation 84 'load' 'bottom1_V_load_26' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 85 [3/3] (3.01ns)   --->   "%tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_26, i64 4294967295)" [ResNet/pgconv64.h:111]   --->   Operation 85 'call' 'tmp2_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 86 [1/2] (1.35ns)   --->   "%bottom1_V_load_27 = load i64* %bottom1_V_addr_27, align 8" [ResNet/pgconv64.h:112]   --->   Operation 86 'load' 'bottom1_V_load_27' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 87 [3/3] (1.79ns)   --->   "%tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_27, i64 4294967295)" [ResNet/pgconv64.h:112]   --->   Operation 87 'call' 'tmp3_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 88 [2/2] (1.35ns)   --->   "%bottom1_V_load_28 = load i64* %bottom1_V_addr_28, align 8" [ResNet/pgconv64.h:113]   --->   Operation 88 'load' 'bottom1_V_load_28' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 89 [2/2] (1.35ns)   --->   "%bottom1_V_load_29 = load i64* %bottom1_V_addr_29, align 8" [ResNet/pgconv64.h:114]   --->   Operation 89 'load' 'bottom1_V_load_29' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i8 %add_ln115_4 to i64" [ResNet/pgconv64.h:115]   --->   Operation 90 'zext' 'zext_ln115_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%bottom1_V_addr_30 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln115_4" [ResNet/pgconv64.h:115]   --->   Operation 91 'getelementptr' 'bottom1_V_addr_30' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i8 %add_ln116 to i64" [ResNet/pgconv64.h:116]   --->   Operation 92 'zext' 'zext_ln116' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%bottom1_V_addr_31 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln116" [ResNet/pgconv64.h:116]   --->   Operation 93 'getelementptr' 'bottom1_V_addr_31' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 94 [1/3] (0.88ns)   --->   "%p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 4294967295)" [ResNet/pgconv64.h:109]   --->   Operation 94 'call' 'p_s' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 95 [1/3] (0.88ns)   --->   "%tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_25, i64 4294967295)" [ResNet/pgconv64.h:110]   --->   Operation 95 'call' 'tmp1_V' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 96 [2/3] (3.84ns)   --->   "%tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_26, i64 4294967295)" [ResNet/pgconv64.h:111]   --->   Operation 96 'call' 'tmp2_V' <Predicate = (!icmp_ln103)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 97 [2/3] (3.84ns)   --->   "%tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_27, i64 4294967295)" [ResNet/pgconv64.h:112]   --->   Operation 97 'call' 'tmp3_V' <Predicate = (!icmp_ln103)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 98 [1/2] (1.35ns)   --->   "%bottom1_V_load_28 = load i64* %bottom1_V_addr_28, align 8" [ResNet/pgconv64.h:113]   --->   Operation 98 'load' 'bottom1_V_load_28' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_6 : Operation 99 [3/3] (3.01ns)   --->   "%tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_28, i64 4294967295)" [ResNet/pgconv64.h:113]   --->   Operation 99 'call' 'tmp4_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 100 [1/2] (1.35ns)   --->   "%bottom1_V_load_29 = load i64* %bottom1_V_addr_29, align 8" [ResNet/pgconv64.h:114]   --->   Operation 100 'load' 'bottom1_V_load_29' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_6 : Operation 101 [3/3] (1.79ns)   --->   "%tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_29, i64 4294967295)" [ResNet/pgconv64.h:114]   --->   Operation 101 'call' 'tmp5_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [2/2] (1.35ns)   --->   "%bottom1_V_load_30 = load i64* %bottom1_V_addr_30, align 8" [ResNet/pgconv64.h:115]   --->   Operation 102 'load' 'bottom1_V_load_30' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_6 : Operation 103 [2/2] (1.35ns)   --->   "%bottom1_V_load_31 = load i64* %bottom1_V_addr_31, align 8" [ResNet/pgconv64.h:116]   --->   Operation 103 'load' 'bottom1_V_load_31' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %add_ln117 to i64" [ResNet/pgconv64.h:117]   --->   Operation 104 'zext' 'zext_ln117' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%bottom1_V_addr_32 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln117" [ResNet/pgconv64.h:117]   --->   Operation 105 'getelementptr' 'bottom1_V_addr_32' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_7 : Operation 106 [1/3] (0.88ns)   --->   "%tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_26, i64 4294967295)" [ResNet/pgconv64.h:111]   --->   Operation 106 'call' 'tmp2_V' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 107 [1/3] (0.88ns)   --->   "%tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_27, i64 4294967295)" [ResNet/pgconv64.h:112]   --->   Operation 107 'call' 'tmp3_V' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 108 [2/3] (3.84ns)   --->   "%tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_28, i64 4294967295)" [ResNet/pgconv64.h:113]   --->   Operation 108 'call' 'tmp4_V' <Predicate = (!icmp_ln103)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 109 [2/3] (3.84ns)   --->   "%tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_29, i64 4294967295)" [ResNet/pgconv64.h:114]   --->   Operation 109 'call' 'tmp5_V' <Predicate = (!icmp_ln103)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 110 [1/2] (1.35ns)   --->   "%bottom1_V_load_30 = load i64* %bottom1_V_addr_30, align 8" [ResNet/pgconv64.h:115]   --->   Operation 110 'load' 'bottom1_V_load_30' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_7 : Operation 111 [3/3] (3.01ns)   --->   "%tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_30, i64 4294967295)" [ResNet/pgconv64.h:115]   --->   Operation 111 'call' 'tmp6_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 112 [1/2] (1.35ns)   --->   "%bottom1_V_load_31 = load i64* %bottom1_V_addr_31, align 8" [ResNet/pgconv64.h:116]   --->   Operation 112 'load' 'bottom1_V_load_31' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_7 : Operation 113 [3/3] (1.79ns)   --->   "%tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_31, i64 4294967295)" [ResNet/pgconv64.h:116]   --->   Operation 113 'call' 'tmp7_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 114 [2/2] (1.35ns)   --->   "%bottom1_V_load_32 = load i64* %bottom1_V_addr_32, align 8" [ResNet/pgconv64.h:117]   --->   Operation 114 'load' 'bottom1_V_load_32' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 115 [1/3] (0.88ns)   --->   "%tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_28, i64 4294967295)" [ResNet/pgconv64.h:113]   --->   Operation 115 'call' 'tmp4_V' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 116 [1/3] (0.88ns)   --->   "%tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_29, i64 4294967295)" [ResNet/pgconv64.h:114]   --->   Operation 116 'call' 'tmp5_V' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 117 [2/3] (3.84ns)   --->   "%tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_30, i64 4294967295)" [ResNet/pgconv64.h:115]   --->   Operation 117 'call' 'tmp6_V' <Predicate = (!icmp_ln103)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 118 [2/3] (3.84ns)   --->   "%tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_31, i64 4294967295)" [ResNet/pgconv64.h:116]   --->   Operation 118 'call' 'tmp7_V' <Predicate = (!icmp_ln103)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 119 [1/2] (1.35ns)   --->   "%bottom1_V_load_32 = load i64* %bottom1_V_addr_32, align 8" [ResNet/pgconv64.h:117]   --->   Operation 119 'load' 'bottom1_V_load_32' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_8 : Operation 120 [3/3] (3.01ns)   --->   "%tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_32, i64 4294967295)" [ResNet/pgconv64.h:117]   --->   Operation 120 'call' 'tmp8_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.84>
ST_9 : Operation 121 [1/3] (0.88ns)   --->   "%tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_30, i64 4294967295)" [ResNet/pgconv64.h:115]   --->   Operation 121 'call' 'tmp6_V' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 122 [1/3] (0.88ns)   --->   "%tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_31, i64 4294967295)" [ResNet/pgconv64.h:116]   --->   Operation 122 'call' 'tmp7_V' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 123 [2/3] (3.84ns)   --->   "%tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_32, i64 4294967295)" [ResNet/pgconv64.h:117]   --->   Operation 123 'call' 'tmp8_V' <Predicate = (!icmp_ln103)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.88>
ST_10 : Operation 124 [1/3] (0.88ns)   --->   "%tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_32, i64 4294967295)" [ResNet/pgconv64.h:117]   --->   Operation 124 'call' 'tmp8_V' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.72>
ST_11 : Operation 125 [1/1] (3.72ns)   --->   "%sum_V_ret = call fastcc i8 @sum_engine(i6 %p_s, i6 %tmp1_V, i6 %tmp2_V, i6 %tmp3_V, i6 %tmp4_V, i6 %tmp5_V, i6 %tmp6_V, i6 %tmp7_V, i6 %tmp8_V)" [ResNet/pgconv64.h:118]   --->   Operation 125 'call' 'sum_V_ret' <Predicate = (!icmp_ln103)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_114 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret, i32 3, i32 7)" [ResNet/pgconv64.h:131]   --->   Operation 126 'partselect' 'tmp_114' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.32>
ST_12 : Operation 127 [1/1] (0.87ns)   --->   "%icmp_ln1494 = icmp ne i5 %tmp_114, 0" [ResNet/pgconv64.h:131]   --->   Operation 127 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln103)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%shl_ln700 = shl i8 %sum_V_ret, 1" [ResNet/pgconv64.h:132]   --->   Operation 128 'shl' 'shl_ln700' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %icmp_ln1494, i8 %shl_ln700, i8 %sum_V_ret" [ResNet/pgconv64.h:131]   --->   Operation 129 'select' 'select_ln131' <Predicate = (!icmp_ln103)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.37>
ST_13 : Operation 130 [1/1] (3.37ns)   --->   "%norm_V = call fastcc i12 @batch_norm(i8 %select_ln131)" [ResNet/pgconv64.h:134]   --->   Operation 130 'call' 'norm_V' <Predicate = (!icmp_ln103)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.90>
ST_14 : Operation 131 [2/2] (2.90ns)   --->   "%op_V_assign = call fastcc i12 @relu(i12 %norm_V)" [ResNet/pgconv64.h:135]   --->   Operation 131 'call' 'op_V_assign' <Predicate = (!icmp_ln103)> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.93>
ST_15 : Operation 132 [1/2] (3.93ns)   --->   "%op_V_assign = call fastcc i12 @relu(i12 %norm_V)" [ResNet/pgconv64.h:135]   --->   Operation 132 'call' 'op_V_assign' <Predicate = (!icmp_ln103)> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.35>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @biconv_row_biconv_co)"   --->   Operation 133 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 134 'speclooptripcount' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str267) nounwind" [ResNet/pgconv64.h:104]   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str267)" [ResNet/pgconv64.h:104]   --->   Operation 136 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/pgconv64.h:105]   --->   Operation 137 'specpipeline' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%top_0_V_addr = getelementptr [100 x i12]* %top_0_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 138 'getelementptr' 'top_0_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%top_1_V_addr = getelementptr [100 x i12]* %top_1_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 139 'getelementptr' 'top_1_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%top_2_V_addr = getelementptr [100 x i12]* %top_2_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 140 'getelementptr' 'top_2_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%top_3_V_addr = getelementptr [100 x i12]* %top_3_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 141 'getelementptr' 'top_3_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%top_4_V_addr = getelementptr [100 x i12]* %top_4_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 142 'getelementptr' 'top_4_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%top_5_V_addr = getelementptr [100 x i12]* %top_5_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 143 'getelementptr' 'top_5_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%top_6_V_addr = getelementptr [100 x i12]* %top_6_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 144 'getelementptr' 'top_6_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%top_7_V_addr = getelementptr [100 x i12]* %top_7_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 145 'getelementptr' 'top_7_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%top_8_V_addr = getelementptr [100 x i12]* %top_8_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 146 'getelementptr' 'top_8_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%top_9_V_addr = getelementptr [100 x i12]* %top_9_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 147 'getelementptr' 'top_9_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%top_10_V_addr = getelementptr [100 x i12]* %top_10_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 148 'getelementptr' 'top_10_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%top_11_V_addr = getelementptr [100 x i12]* %top_11_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 149 'getelementptr' 'top_11_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%top_12_V_addr = getelementptr [100 x i12]* %top_12_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 150 'getelementptr' 'top_12_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%top_13_V_addr = getelementptr [100 x i12]* %top_13_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 151 'getelementptr' 'top_13_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%top_14_V_addr = getelementptr [100 x i12]* %top_14_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 152 'getelementptr' 'top_14_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%top_15_V_addr = getelementptr [100 x i12]* %top_15_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 153 'getelementptr' 'top_15_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_0_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 154 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 155 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_1_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 155 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 156 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_2_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 156 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 157 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_3_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 157 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 158 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_4_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 158 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 159 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_5_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 159 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 160 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_6_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 160 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 161 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_7_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 161 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 162 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_8_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 162 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 163 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_9_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 163 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 164 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_10_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 164 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 165 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_11_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 165 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 166 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_12_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 166 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 167 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_13_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 167 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 168 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_14_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 168 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 169 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_15_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 169 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str267, i32 %tmp_4)" [ResNet/pgconv64.h:138]   --->   Operation 170 'specregionend' 'empty_34' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "br label %1" [ResNet/pgconv64.h:104]   --->   Operation 171 'br' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [ResNet/pgconv64.h:140]   --->   Operation 172 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bottom1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ top_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut16_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln103           (br               ) [ 011111111111111110]
indvar_flatten     (phi              ) [ 001000000000000000]
row_0              (phi              ) [ 001000000000000000]
col_0              (phi              ) [ 001000000000000000]
add_ln109          (add              ) [ 000000000000000000]
row                (add              ) [ 000000000000000000]
icmp_ln103         (icmp             ) [ 001111111111111110]
add_ln103          (add              ) [ 011111111111111110]
br_ln103           (br               ) [ 000000000000000000]
icmp_ln104         (icmp             ) [ 000000000000000000]
select_ln109       (select           ) [ 000110000000000000]
select_ln109_4     (select           ) [ 000100000000000000]
select_ln109_5     (select           ) [ 011111111111111110]
add_ln115          (add              ) [ 000000000000000000]
select_ln109_6     (select           ) [ 000111000000000000]
tmp                (bitconcatenate   ) [ 000000000000000000]
zext_ln109         (zext             ) [ 000000000000000000]
tmp_109            (bitconcatenate   ) [ 000000000000000000]
zext_ln109_4       (zext             ) [ 000000000000000000]
add_ln109_4        (add              ) [ 000010000000000000]
add_ln109_2        (add              ) [ 000000000000000000]
zext_ln109_5       (zext             ) [ 000011000000000000]
add_ln109_5        (add              ) [ 000000000000000000]
zext_ln109_6       (zext             ) [ 000000000000000000]
bottom1_V_addr     (getelementptr    ) [ 000010000000000000]
zext_ln110         (zext             ) [ 000011000000000000]
add_ln110          (add              ) [ 000000000000000000]
zext_ln110_2       (zext             ) [ 000000000000000000]
bottom1_V_addr_25  (getelementptr    ) [ 000010000000000000]
tmp_110            (bitconcatenate   ) [ 000000000000000000]
zext_ln112         (zext             ) [ 000000000000000000]
tmp_111            (bitconcatenate   ) [ 000000000000000000]
zext_ln112_3       (zext             ) [ 000000000000000000]
add_ln112          (add              ) [ 000001000000000000]
add_ln112_2        (add              ) [ 000000000000000000]
zext_ln112_4       (zext             ) [ 000000000000000000]
bottom1_V_addr_27  (getelementptr    ) [ 000001000000000000]
col                (add              ) [ 011111111111111110]
zext_ln111         (zext             ) [ 000001000000000000]
add_ln111_2        (add              ) [ 000000000000000000]
zext_ln111_2       (zext             ) [ 000000000000000000]
bottom1_V_addr_26  (getelementptr    ) [ 000001000000000000]
bottom1_V_load     (load             ) [ 000000000000000000]
bottom1_V_load_25  (load             ) [ 000000000000000000]
tmp_112            (bitconcatenate   ) [ 000000000000000000]
zext_ln115         (zext             ) [ 000000000000000000]
tmp_113            (bitconcatenate   ) [ 000000000000000000]
zext_ln115_3       (zext             ) [ 000000000000000000]
add_ln115_3        (add              ) [ 000000000000000000]
add_ln115_4        (add              ) [ 000000100000000000]
add_ln113          (add              ) [ 000000000000000000]
zext_ln113         (zext             ) [ 001111111111111110]
bottom1_V_addr_28  (getelementptr    ) [ 000000100000000000]
add_ln116          (add              ) [ 000000100000000000]
add_ln114          (add              ) [ 000000000000000000]
zext_ln114         (zext             ) [ 000000000000000000]
bottom1_V_addr_29  (getelementptr    ) [ 000000100000000000]
add_ln117          (add              ) [ 001000110000000000]
bottom1_V_load_26  (load             ) [ 000000000000000000]
bottom1_V_load_27  (load             ) [ 000000000000000000]
zext_ln115_4       (zext             ) [ 000000000000000000]
bottom1_V_addr_30  (getelementptr    ) [ 001000010000000000]
zext_ln116         (zext             ) [ 000000000000000000]
bottom1_V_addr_31  (getelementptr    ) [ 001000010000000000]
p_s                (call             ) [ 001111111111000000]
tmp1_V             (call             ) [ 001111111111000000]
bottom1_V_load_28  (load             ) [ 000000000000000000]
bottom1_V_load_29  (load             ) [ 000000000000000000]
zext_ln117         (zext             ) [ 000000000000000000]
bottom1_V_addr_32  (getelementptr    ) [ 000100001000000000]
tmp2_V             (call             ) [ 000111101111000000]
tmp3_V             (call             ) [ 000111101111000000]
bottom1_V_load_30  (load             ) [ 000000000000000000]
bottom1_V_load_31  (load             ) [ 000000000000000000]
tmp4_V             (call             ) [ 000011100111000000]
tmp5_V             (call             ) [ 000011100111000000]
bottom1_V_load_32  (load             ) [ 000000000000000000]
tmp6_V             (call             ) [ 000001100011000000]
tmp7_V             (call             ) [ 000001100011000000]
tmp8_V             (call             ) [ 000000100001000000]
sum_V_ret          (call             ) [ 001000000000100000]
tmp_114            (partselect       ) [ 001000000000100000]
icmp_ln1494        (icmp             ) [ 000000000000000000]
shl_ln700          (shl              ) [ 000000000000000000]
select_ln131       (select           ) [ 000100000000010000]
norm_V             (call             ) [ 000010000000001000]
op_V_assign        (call             ) [ 000000100000000010]
specloopname_ln0   (specloopname     ) [ 000000000000000000]
empty              (speclooptripcount) [ 000000000000000000]
specloopname_ln104 (specloopname     ) [ 000000000000000000]
tmp_4              (specregionbegin  ) [ 000000000000000000]
specpipeline_ln105 (specpipeline     ) [ 000000000000000000]
top_0_V_addr       (getelementptr    ) [ 000000000000000000]
top_1_V_addr       (getelementptr    ) [ 000000000000000000]
top_2_V_addr       (getelementptr    ) [ 000000000000000000]
top_3_V_addr       (getelementptr    ) [ 000000000000000000]
top_4_V_addr       (getelementptr    ) [ 000000000000000000]
top_5_V_addr       (getelementptr    ) [ 000000000000000000]
top_6_V_addr       (getelementptr    ) [ 000000000000000000]
top_7_V_addr       (getelementptr    ) [ 000000000000000000]
top_8_V_addr       (getelementptr    ) [ 000000000000000000]
top_9_V_addr       (getelementptr    ) [ 000000000000000000]
top_10_V_addr      (getelementptr    ) [ 000000000000000000]
top_11_V_addr      (getelementptr    ) [ 000000000000000000]
top_12_V_addr      (getelementptr    ) [ 000000000000000000]
top_13_V_addr      (getelementptr    ) [ 000000000000000000]
top_14_V_addr      (getelementptr    ) [ 000000000000000000]
top_15_V_addr      (getelementptr    ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
store_ln135        (store            ) [ 000000000000000000]
empty_34           (specregionend    ) [ 000000000000000000]
br_ln104           (br               ) [ 011111111111111110]
ret_ln140          (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bottom1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom1_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="top_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_8_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_9_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="top_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_10_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="top_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_11_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="top_12_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_12_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="top_13_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_13_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="top_14_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_14_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="top_15_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_15_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="lut16_V_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut16_V_1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_engine_64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_engine"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="biconv_row_biconv_co"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="bottom1_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="bottom1_V_addr_25_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_25/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="0"/>
<pin id="127" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bottom1_V_load/3 bottom1_V_load_25/3 bottom1_V_load_26/4 bottom1_V_load_27/4 bottom1_V_load_28/5 bottom1_V_load_29/5 bottom1_V_load_30/6 bottom1_V_load_31/6 bottom1_V_load_32/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="bottom1_V_addr_27_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_27/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bottom1_V_addr_26_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_26/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="bottom1_V_addr_28_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_28/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bottom1_V_addr_29_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_29/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="bottom1_V_addr_30_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_30/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bottom1_V_addr_31_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_31/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bottom1_V_addr_32_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_32/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="top_0_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="11"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_0_V_addr/16 "/>
</bind>
</comp>

<comp id="192" class="1004" name="top_1_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="11"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_1_V_addr/16 "/>
</bind>
</comp>

<comp id="199" class="1004" name="top_2_V_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="11"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_2_V_addr/16 "/>
</bind>
</comp>

<comp id="206" class="1004" name="top_3_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="11"/>
<pin id="210" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_3_V_addr/16 "/>
</bind>
</comp>

<comp id="213" class="1004" name="top_4_V_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="11"/>
<pin id="217" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_4_V_addr/16 "/>
</bind>
</comp>

<comp id="220" class="1004" name="top_5_V_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="11"/>
<pin id="224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_5_V_addr/16 "/>
</bind>
</comp>

<comp id="227" class="1004" name="top_6_V_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="11"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_6_V_addr/16 "/>
</bind>
</comp>

<comp id="234" class="1004" name="top_7_V_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="11"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_7_V_addr/16 "/>
</bind>
</comp>

<comp id="241" class="1004" name="top_8_V_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="11"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_8_V_addr/16 "/>
</bind>
</comp>

<comp id="248" class="1004" name="top_9_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="11"/>
<pin id="252" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_9_V_addr/16 "/>
</bind>
</comp>

<comp id="255" class="1004" name="top_10_V_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="11"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_10_V_addr/16 "/>
</bind>
</comp>

<comp id="262" class="1004" name="top_11_V_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="11"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_11_V_addr/16 "/>
</bind>
</comp>

<comp id="269" class="1004" name="top_12_V_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="11"/>
<pin id="273" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_12_V_addr/16 "/>
</bind>
</comp>

<comp id="276" class="1004" name="top_13_V_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="11"/>
<pin id="280" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_13_V_addr/16 "/>
</bind>
</comp>

<comp id="283" class="1004" name="top_14_V_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="11"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_14_V_addr/16 "/>
</bind>
</comp>

<comp id="290" class="1004" name="top_15_V_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="11"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_15_V_addr/16 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln135_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="1"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln135_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="12" slack="1"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln135_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="12" slack="1"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln135_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="12" slack="1"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln135_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="12" slack="1"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln135_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="12" slack="1"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln135_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="0" index="1" bw="12" slack="1"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln135_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="12" slack="1"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln135_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="1"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln135_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="1"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln135_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="12" slack="1"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln135_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="1"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln135_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="12" slack="1"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln135_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="1"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln135_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="12" slack="1"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln135_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="1"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/16 "/>
</bind>
</comp>

<comp id="393" class="1005" name="indvar_flatten_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="1"/>
<pin id="395" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="indvar_flatten_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="row_0_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="row_0_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="col_0_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="col_0_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="4" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_compute_engine_64_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="0" index="2" bw="33" slack="0"/>
<pin id="430" dir="0" index="3" bw="3" slack="0"/>
<pin id="431" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/4 tmp2_V/5 tmp4_V/6 tmp6_V/7 tmp8_V/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_compute_engine_64_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="0" index="2" bw="33" slack="0"/>
<pin id="440" dir="0" index="3" bw="3" slack="0"/>
<pin id="441" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp1_V/4 tmp3_V/5 tmp5_V/6 tmp7_V/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_relu_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="1"/>
<pin id="451" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign/14 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sum_V_ret_sum_engine_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="5"/>
<pin id="456" dir="0" index="2" bw="6" slack="5"/>
<pin id="457" dir="0" index="3" bw="6" slack="4"/>
<pin id="458" dir="0" index="4" bw="6" slack="4"/>
<pin id="459" dir="0" index="5" bw="6" slack="3"/>
<pin id="460" dir="0" index="6" bw="6" slack="3"/>
<pin id="461" dir="0" index="7" bw="6" slack="2"/>
<pin id="462" dir="0" index="8" bw="6" slack="2"/>
<pin id="463" dir="0" index="9" bw="6" slack="1"/>
<pin id="464" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_V_ret/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="norm_V_batch_norm_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="1"/>
<pin id="469" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="norm_V/13 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln109_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="row_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln103_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln103_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln104_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln109_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="0"/>
<pin id="504" dir="0" index="2" bw="4" slack="0"/>
<pin id="505" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln109_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="4" slack="0"/>
<pin id="512" dir="0" index="2" bw="4" slack="0"/>
<pin id="513" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_4/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln109_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="0" index="2" bw="4" slack="0"/>
<pin id="521" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_5/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln115_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln109_6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="0" index="2" bw="4" slack="0"/>
<pin id="535" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_6/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="0"/>
<pin id="541" dir="0" index="1" bw="4" slack="1"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln109_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_109_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="1"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_109/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln109_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_4/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln109_4_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="0" index="1" bw="5" slack="0"/>
<pin id="564" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_4/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln109_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="4" slack="1"/>
<pin id="570" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_2/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln109_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_5/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln109_5_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_5/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln109_6_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_6/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln110_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="1"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln110_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln110_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_110_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="0"/>
<pin id="603" dir="0" index="1" bw="4" slack="2"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_110/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln112_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="0"/>
<pin id="610" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_111_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="0" index="1" bw="4" slack="2"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_111/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln112_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln112_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="0"/>
<pin id="626" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln112_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="1"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln112_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="col_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="4" slack="2"/>
<pin id="642" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln111_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln111_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="0"/>
<pin id="650" dir="0" index="1" bw="8" slack="1"/>
<pin id="651" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_2/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln111_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_112_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="3"/>
<pin id="661" dir="0" index="2" bw="1" slack="0"/>
<pin id="662" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_112/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln115_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="0"/>
<pin id="667" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_113_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="0" index="1" bw="4" slack="3"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln115_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_3/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln115_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="0"/>
<pin id="682" dir="0" index="1" bw="5" slack="0"/>
<pin id="683" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_3/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln115_4_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="2"/>
<pin id="688" dir="0" index="1" bw="8" slack="0"/>
<pin id="689" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_4/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln113_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="2"/>
<pin id="693" dir="0" index="1" bw="8" slack="1"/>
<pin id="694" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln113_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln116_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="2"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add_ln114_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="1"/>
<pin id="707" dir="0" index="1" bw="8" slack="1"/>
<pin id="708" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln114_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln117_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="1"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln115_4_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_4/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln116_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="1"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln117_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="2"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_114_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="3" slack="0"/>
<pin id="735" dir="0" index="3" bw="4" slack="0"/>
<pin id="736" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_114/11 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln1494_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="1"/>
<pin id="743" dir="0" index="1" bw="5" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/12 "/>
</bind>
</comp>

<comp id="746" class="1004" name="shl_ln700_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln700/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln131_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="0" index="2" bw="8" slack="1"/>
<pin id="755" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/12 "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln103_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln103_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="7" slack="0"/>
<pin id="764" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="767" class="1005" name="select_ln109_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="1"/>
<pin id="769" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln109 "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln109_4_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="1"/>
<pin id="776" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln109_4 "/>
</bind>
</comp>

<comp id="780" class="1005" name="select_ln109_5_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="4" slack="0"/>
<pin id="782" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln109_5 "/>
</bind>
</comp>

<comp id="787" class="1005" name="select_ln109_6_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="3"/>
<pin id="789" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln109_6 "/>
</bind>
</comp>

<comp id="793" class="1005" name="add_ln109_4_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="1"/>
<pin id="795" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_4 "/>
</bind>
</comp>

<comp id="798" class="1005" name="zext_ln109_5_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="1"/>
<pin id="800" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109_5 "/>
</bind>
</comp>

<comp id="804" class="1005" name="bottom1_V_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="1"/>
<pin id="806" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="zext_ln110_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="2"/>
<pin id="811" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="815" class="1005" name="bottom1_V_addr_25_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="7" slack="1"/>
<pin id="817" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_25 "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln112_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="1"/>
<pin id="822" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="826" class="1005" name="bottom1_V_addr_27_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="1"/>
<pin id="828" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_27 "/>
</bind>
</comp>

<comp id="831" class="1005" name="col_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="1"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="836" class="1005" name="zext_ln111_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="1"/>
<pin id="838" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln111 "/>
</bind>
</comp>

<comp id="842" class="1005" name="bottom1_V_addr_26_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="7" slack="1"/>
<pin id="844" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_26 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln115_4_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln115_4 "/>
</bind>
</comp>

<comp id="852" class="1005" name="zext_ln113_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="11"/>
<pin id="854" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln113 "/>
</bind>
</comp>

<comp id="872" class="1005" name="bottom1_V_addr_28_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="7" slack="1"/>
<pin id="874" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_28 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln116_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="1"/>
<pin id="879" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="882" class="1005" name="bottom1_V_addr_29_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="7" slack="1"/>
<pin id="884" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_29 "/>
</bind>
</comp>

<comp id="887" class="1005" name="add_ln117_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="2"/>
<pin id="889" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="892" class="1005" name="bottom1_V_addr_30_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="7" slack="1"/>
<pin id="894" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_30 "/>
</bind>
</comp>

<comp id="897" class="1005" name="bottom1_V_addr_31_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="1"/>
<pin id="899" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_31 "/>
</bind>
</comp>

<comp id="902" class="1005" name="p_s_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="6" slack="5"/>
<pin id="904" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp1_V_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="6" slack="5"/>
<pin id="909" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp1_V "/>
</bind>
</comp>

<comp id="912" class="1005" name="bottom1_V_addr_32_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="7" slack="1"/>
<pin id="914" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_32 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp2_V_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="6" slack="4"/>
<pin id="919" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp2_V "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp3_V_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="6" slack="4"/>
<pin id="924" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp3_V "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp4_V_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="6" slack="3"/>
<pin id="929" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp4_V "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp5_V_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="6" slack="3"/>
<pin id="934" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp5_V "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp6_V_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="6" slack="2"/>
<pin id="939" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp6_V "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp7_V_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="2"/>
<pin id="944" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp7_V "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp8_V_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="6" slack="1"/>
<pin id="949" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp8_V "/>
</bind>
</comp>

<comp id="952" class="1005" name="sum_V_ret_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="1"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_ret "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_114_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="5" slack="1"/>
<pin id="960" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="963" class="1005" name="select_ln131_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="1"/>
<pin id="965" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln131 "/>
</bind>
</comp>

<comp id="968" class="1005" name="norm_V_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="12" slack="1"/>
<pin id="970" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="norm_V "/>
</bind>
</comp>

<comp id="973" class="1005" name="op_V_assign_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="12" slack="1"/>
<pin id="975" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="op_V_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="58" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="104" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="111" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="144"><net_src comp="129" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="145" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="161" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="185" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="192" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="199" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="206" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="213" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="220" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="227" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="234" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="241" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="248" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="255" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="262" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="269" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="276" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="283" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="290" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="38" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="118" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="118" pin="7"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="446"><net_src comp="118" pin="7"/><net_sink comp="426" pin=1"/></net>

<net id="447"><net_src comp="118" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="452"><net_src comp="78" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="408" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="40" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="408" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="38" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="397" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="397" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="44" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="419" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="46" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="419" pin="4"/><net_sink comp="501" pin=2"/></net>

<net id="514"><net_src comp="495" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="408" pin="4"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="471" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="495" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="477" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="408" pin="4"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="48" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="408" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="495" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="477" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="544"><net_src comp="50" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="52" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="549"><net_src comp="539" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="54" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="56" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="560"><net_src comp="550" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="546" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="40" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="567" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="561" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="561" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="606"><net_src comp="50" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="52" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="611"><net_src comp="601" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="54" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="56" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="622"><net_src comp="612" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="608" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="643"><net_src comp="38" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="663"><net_src comp="50" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="52" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="668"><net_src comp="658" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="54" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="56" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="679"><net_src comp="669" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="665" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="698"><net_src comp="691" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="704"><net_src comp="680" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="705" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="718"><net_src comp="680" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="730"><net_src comp="727" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="737"><net_src comp="66" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="453" pin="10"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="68" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="70" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="745"><net_src comp="72" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="74" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="741" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="483" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="489" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="770"><net_src comp="501" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="777"><net_src comp="509" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="783"><net_src comp="517" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="790"><net_src comp="531" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="796"><net_src comp="561" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="801"><net_src comp="572" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="807"><net_src comp="104" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="812"><net_src comp="587" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="818"><net_src comp="111" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="823"><net_src comp="623" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="829"><net_src comp="129" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="834"><net_src comp="639" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="839"><net_src comp="644" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="845"><net_src comp="136" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="850"><net_src comp="686" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="855"><net_src comp="695" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="861"><net_src comp="852" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="862"><net_src comp="852" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="863"><net_src comp="852" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="864"><net_src comp="852" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="865"><net_src comp="852" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="866"><net_src comp="852" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="867"><net_src comp="852" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="868"><net_src comp="852" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="869"><net_src comp="852" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="870"><net_src comp="852" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="871"><net_src comp="852" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="875"><net_src comp="145" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="880"><net_src comp="700" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="885"><net_src comp="152" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="890"><net_src comp="714" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="895"><net_src comp="161" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="900"><net_src comp="168" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="905"><net_src comp="426" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="910"><net_src comp="436" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="915"><net_src comp="177" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="920"><net_src comp="426" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="453" pin=3"/></net>

<net id="925"><net_src comp="436" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="453" pin=4"/></net>

<net id="930"><net_src comp="426" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="453" pin=5"/></net>

<net id="935"><net_src comp="436" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="453" pin=6"/></net>

<net id="940"><net_src comp="426" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="453" pin=7"/></net>

<net id="945"><net_src comp="436" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="453" pin=8"/></net>

<net id="950"><net_src comp="426" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="453" pin=9"/></net>

<net id="955"><net_src comp="453" pin="10"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="961"><net_src comp="731" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="966"><net_src comp="751" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="971"><net_src comp="466" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="976"><net_src comp="448" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="979"><net_src comp="973" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="980"><net_src comp="973" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="981"><net_src comp="973" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="982"><net_src comp="973" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="983"><net_src comp="973" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="984"><net_src comp="973" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="985"><net_src comp="973" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="986"><net_src comp="973" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="987"><net_src comp="973" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="988"><net_src comp="973" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="989"><net_src comp="973" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="990"><net_src comp="973" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="991"><net_src comp="973" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="992"><net_src comp="973" pin="1"/><net_sink comp="387" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bottom1_V | {}
	Port: top_0_V | {16 }
	Port: top_1_V | {16 }
	Port: top_2_V | {16 }
	Port: top_3_V | {16 }
	Port: top_4_V | {16 }
	Port: top_5_V | {16 }
	Port: top_6_V | {16 }
	Port: top_7_V | {16 }
	Port: top_8_V | {16 }
	Port: top_9_V | {16 }
	Port: top_10_V | {16 }
	Port: top_11_V | {16 }
	Port: top_12_V | {16 }
	Port: top_13_V | {16 }
	Port: top_14_V | {16 }
	Port: top_15_V | {16 }
	Port: lut16_V_1 | {}
 - Input state : 
	Port: pgconv64<32u> : bottom1_V | {3 4 5 6 7 8 }
	Port: pgconv64<32u> : top_0_V | {}
	Port: pgconv64<32u> : top_1_V | {}
	Port: pgconv64<32u> : top_2_V | {}
	Port: pgconv64<32u> : top_3_V | {}
	Port: pgconv64<32u> : top_4_V | {}
	Port: pgconv64<32u> : top_5_V | {}
	Port: pgconv64<32u> : top_6_V | {}
	Port: pgconv64<32u> : top_7_V | {}
	Port: pgconv64<32u> : top_8_V | {}
	Port: pgconv64<32u> : top_9_V | {}
	Port: pgconv64<32u> : top_10_V | {}
	Port: pgconv64<32u> : top_11_V | {}
	Port: pgconv64<32u> : top_12_V | {}
	Port: pgconv64<32u> : top_13_V | {}
	Port: pgconv64<32u> : top_14_V | {}
	Port: pgconv64<32u> : top_15_V | {}
	Port: pgconv64<32u> : lut16_V_1 | {4 5 6 7 8 9 }
  - Chain level:
	State 1
	State 2
		add_ln109 : 1
		row : 1
		icmp_ln103 : 1
		add_ln103 : 1
		br_ln103 : 2
		icmp_ln104 : 1
		select_ln109 : 2
		select_ln109_4 : 2
		select_ln109_5 : 2
		add_ln115 : 1
		select_ln109_6 : 2
	State 3
		zext_ln109 : 1
		zext_ln109_4 : 1
		add_ln109_4 : 2
		zext_ln109_5 : 1
		add_ln109_5 : 3
		zext_ln109_6 : 4
		bottom1_V_addr : 5
		add_ln110 : 3
		zext_ln110_2 : 4
		bottom1_V_addr_25 : 5
		bottom1_V_load : 6
		bottom1_V_load_25 : 6
	State 4
		zext_ln112 : 1
		zext_ln112_3 : 1
		add_ln112 : 2
		add_ln112_2 : 3
		zext_ln112_4 : 4
		bottom1_V_addr_27 : 5
		zext_ln111 : 1
		add_ln111_2 : 2
		zext_ln111_2 : 3
		bottom1_V_addr_26 : 4
		p_s : 1
		tmp1_V : 1
		bottom1_V_load_26 : 5
		bottom1_V_load_27 : 6
	State 5
		zext_ln115 : 1
		zext_ln115_3 : 1
		add_ln115_3 : 2
		add_ln115_4 : 3
		zext_ln113 : 1
		bottom1_V_addr_28 : 2
		add_ln116 : 3
		zext_ln114 : 1
		bottom1_V_addr_29 : 2
		add_ln117 : 3
		tmp2_V : 1
		tmp3_V : 1
		bottom1_V_load_28 : 3
		bottom1_V_load_29 : 3
	State 6
		bottom1_V_addr_30 : 1
		bottom1_V_addr_31 : 1
		tmp4_V : 1
		tmp5_V : 1
		bottom1_V_load_30 : 2
		bottom1_V_load_31 : 2
	State 7
		bottom1_V_addr_32 : 1
		tmp6_V : 1
		tmp7_V : 1
		bottom1_V_load_32 : 2
	State 8
		tmp8_V : 1
	State 9
	State 10
	State 11
		tmp_114 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		empty_34 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          | grp_compute_engine_64_fu_426 |  12.08  |    80   |   461   |
|          | grp_compute_engine_64_fu_436 |  12.08  |    80   |   461   |
|   call   |        grp_relu_fu_448       |    0    |    66   |   365   |
|          |  sum_V_ret_sum_engine_fu_453 |    0    |    0    |   128   |
|          |   norm_V_batch_norm_fu_466   |    0    |    0    |    93   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln109_fu_471       |    0    |    0    |    12   |
|          |          row_fu_477          |    0    |    0    |    12   |
|          |       add_ln103_fu_489       |    0    |    0    |    15   |
|          |       add_ln115_fu_525       |    0    |    0    |    12   |
|          |      add_ln109_4_fu_561      |    0    |    0    |    15   |
|          |      add_ln109_2_fu_567      |    0    |    0    |    12   |
|          |      add_ln109_5_fu_576      |    0    |    0    |    15   |
|          |       add_ln110_fu_590       |    0    |    0    |    15   |
|    add   |       add_ln112_fu_623       |    0    |    0    |    15   |
|          |      add_ln112_2_fu_629      |    0    |    0    |    15   |
|          |          col_fu_639          |    0    |    0    |    12   |
|          |      add_ln111_2_fu_648      |    0    |    0    |    15   |
|          |      add_ln115_3_fu_680      |    0    |    0    |    15   |
|          |      add_ln115_4_fu_686      |    0    |    0    |    15   |
|          |       add_ln113_fu_691       |    0    |    0    |    15   |
|          |       add_ln116_fu_700       |    0    |    0    |    15   |
|          |       add_ln114_fu_705       |    0    |    0    |    15   |
|          |       add_ln117_fu_714       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln103_fu_483      |    0    |    0    |    11   |
|   icmp   |       icmp_ln104_fu_495      |    0    |    0    |    9    |
|          |      icmp_ln1494_fu_741      |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln109_fu_501     |    0    |    0    |    4    |
|          |     select_ln109_4_fu_509    |    0    |    0    |    4    |
|  select  |     select_ln109_5_fu_517    |    0    |    0    |    4    |
|          |     select_ln109_6_fu_531    |    0    |    0    |    4    |
|          |      select_ln131_fu_751     |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_539          |    0    |    0    |    0    |
|          |        tmp_109_fu_550        |    0    |    0    |    0    |
|bitconcatenate|        tmp_110_fu_601        |    0    |    0    |    0    |
|          |        tmp_111_fu_612        |    0    |    0    |    0    |
|          |        tmp_112_fu_658        |    0    |    0    |    0    |
|          |        tmp_113_fu_669        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln109_fu_546      |    0    |    0    |    0    |
|          |      zext_ln109_4_fu_557     |    0    |    0    |    0    |
|          |      zext_ln109_5_fu_572     |    0    |    0    |    0    |
|          |      zext_ln109_6_fu_582     |    0    |    0    |    0    |
|          |       zext_ln110_fu_587      |    0    |    0    |    0    |
|          |      zext_ln110_2_fu_596     |    0    |    0    |    0    |
|          |       zext_ln112_fu_608      |    0    |    0    |    0    |
|          |      zext_ln112_3_fu_619     |    0    |    0    |    0    |
|   zext   |      zext_ln112_4_fu_634     |    0    |    0    |    0    |
|          |       zext_ln111_fu_644      |    0    |    0    |    0    |
|          |      zext_ln111_2_fu_653     |    0    |    0    |    0    |
|          |       zext_ln115_fu_665      |    0    |    0    |    0    |
|          |      zext_ln115_3_fu_676     |    0    |    0    |    0    |
|          |       zext_ln113_fu_695      |    0    |    0    |    0    |
|          |       zext_ln114_fu_709      |    0    |    0    |    0    |
|          |      zext_ln115_4_fu_719     |    0    |    0    |    0    |
|          |       zext_ln116_fu_723      |    0    |    0    |    0    |
|          |       zext_ln117_fu_727      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        tmp_114_fu_731        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |       shl_ln700_fu_746       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  24.16  |   226   |   1818  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln103_reg_762    |    7   |
|   add_ln109_4_reg_793   |    8   |
|    add_ln112_reg_820    |    8   |
|   add_ln115_4_reg_847   |    8   |
|    add_ln116_reg_877    |    8   |
|    add_ln117_reg_887    |    8   |
|bottom1_V_addr_25_reg_815|    7   |
|bottom1_V_addr_26_reg_842|    7   |
|bottom1_V_addr_27_reg_826|    7   |
|bottom1_V_addr_28_reg_872|    7   |
|bottom1_V_addr_29_reg_882|    7   |
|bottom1_V_addr_30_reg_892|    7   |
|bottom1_V_addr_31_reg_897|    7   |
|bottom1_V_addr_32_reg_912|    7   |
|  bottom1_V_addr_reg_804 |    7   |
|      col_0_reg_415      |    4   |
|       col_reg_831       |    4   |
|    icmp_ln103_reg_758   |    1   |
|  indvar_flatten_reg_393 |    7   |
|      norm_V_reg_968     |   12   |
|   op_V_assign_reg_973   |   12   |
|       p_s_reg_902       |    6   |
|      row_0_reg_404      |    4   |
|  select_ln109_4_reg_774 |    4   |
|  select_ln109_5_reg_780 |    4   |
|  select_ln109_6_reg_787 |    4   |
|   select_ln109_reg_767  |    4   |
|   select_ln131_reg_963  |    8   |
|    sum_V_ret_reg_952    |    8   |
|      tmp1_V_reg_907     |    6   |
|      tmp2_V_reg_917     |    6   |
|      tmp3_V_reg_922     |    6   |
|      tmp4_V_reg_927     |    6   |
|      tmp5_V_reg_932     |    6   |
|      tmp6_V_reg_937     |    6   |
|      tmp7_V_reg_942     |    6   |
|      tmp8_V_reg_947     |    6   |
|     tmp_114_reg_958     |    5   |
|   zext_ln109_5_reg_798  |    8   |
|    zext_ln110_reg_809   |    8   |
|    zext_ln111_reg_836   |    8   |
|    zext_ln113_reg_852   |   64   |
+-------------------------+--------+
|          Total          |   333  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_118      |  p0  |  10  |   7  |   70   ||    47   |
|       grp_access_fu_118      |  p2  |   8  |   0  |    0   ||    41   |
| grp_compute_engine_64_fu_426 |  p1  |   2  |  64  |   128  ||    9    |
| grp_compute_engine_64_fu_436 |  p1  |   2  |  64  |   128  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   326  ||  5.717  ||   106   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   24   |   226  |  1818  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   106  |
|  Register |    -   |   333  |    -   |
+-----------+--------+--------+--------+
|   Total   |   29   |   559  |  1924  |
+-----------+--------+--------+--------+
