{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682972390983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682972390987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 15:19:50 2023 " "Processing started: Mon May 01 15:19:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682972390987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972390987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-NES -c FPGA-NES " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-NES -c FPGA-NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972390987 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Power Effort dynamic power increased compilation time " "High Power Effort optimization mode selected -- dynamic power will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972391758 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1682972391784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972396994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972396994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file t65/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "t65/T65_Pack.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397213 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "t65/T65_Pack.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t65/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "t65/T65_ALU.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397215 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "t65/T65_ALU.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t65/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "t65/T65_MCode.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_MCode.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397216 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "t65/T65_MCode.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t65/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397218 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/toplevel_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/toplevel_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc " "Found entity 1: toplevel_soc" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_irq_mapper " "Found entity 1: toplevel_soc_irq_mapper" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0 " "Found entity 1: toplevel_soc_mm_interconnect_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_007" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_mux_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397260 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_mux " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_mux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_demux_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_demux " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_demux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_mux_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_mux " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_mux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_demux_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_demux " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_demux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397281 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397281 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397281 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397281 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_009_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_009_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397295 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_009 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_009" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_003_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397298 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_003 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_003" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_002_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397301 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_002 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_002" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_001_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397303 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_001 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_001" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397306 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router " "Found entity 2: toplevel_soc_mm_interconnect_0_router" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_usb_rst " "Found entity 1: toplevel_soc_usb_rst" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_usb_gpx " "Found entity 1: toplevel_soc_usb_gpx" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_timer_0 " "Found entity 1: toplevel_soc_timer_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_sysid_qsys_0 " "Found entity 1: toplevel_soc_sysid_qsys_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_spi_0 " "Found entity 1: toplevel_soc_spi_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_sdram_pll_dffpipe_l2c " "Found entity 1: toplevel_soc_sdram_pll_dffpipe_l2c" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397334 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_sdram_pll_stdsync_sv6 " "Found entity 2: toplevel_soc_sdram_pll_stdsync_sv6" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397334 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_sdram_pll_altpll_vg92 " "Found entity 3: toplevel_soc_sdram_pll_altpll_vg92" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397334 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_sdram_pll " "Found entity 4: toplevel_soc_sdram_pll" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_sdram_input_efifo_module " "Found entity 1: toplevel_soc_sdram_input_efifo_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397338 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_sdram " "Found entity 2: toplevel_soc_sdram" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0 " "Found entity 1: toplevel_soc_nios2_gen2_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "5 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "6 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "7 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "8 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "9 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "10 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "11 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "12 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "13 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "14 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "15 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "16 toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "17 toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "18 toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "19 toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "20 toplevel_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: toplevel_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""} { "Info" "ISGN_ENTITY_NAME" "21 toplevel_soc_nios2_gen2_0_cpu " "Found entity 21: toplevel_soc_nios2_gen2_0_cpu" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_test_bench" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_main_clkgen_pll_dffpipe_l2c " "Found entity 1: toplevel_soc_main_clkgen_pll_dffpipe_l2c" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397374 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_main_clkgen_pll_stdsync_sv6 " "Found entity 2: toplevel_soc_main_clkgen_pll_stdsync_sv6" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397374 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_main_clkgen_pll_altpll_nu22 " "Found entity 3: toplevel_soc_main_clkgen_pll_altpll_nu22" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397374 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_main_clkgen_pll " "Found entity 4: toplevel_soc_main_clkgen_pll" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_leds_pio " "Found entity 1: toplevel_soc_leds_pio" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_keycode " "Found entity 1: toplevel_soc_keycode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_key " "Found entity 1: toplevel_soc_key" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_key.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: toplevel_soc_jtag_uart_0_sim_scfifo_w" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397388 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_jtag_uart_0_scfifo_w " "Found entity 2: toplevel_soc_jtag_uart_0_scfifo_w" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397388 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: toplevel_soc_jtag_uart_0_sim_scfifo_r" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397388 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_jtag_uart_0_scfifo_r " "Found entity 4: toplevel_soc_jtag_uart_0_scfifo_r" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397388 ""} { "Info" "ISGN_ENTITY_NAME" "5 toplevel_soc_jtag_uart_0 " "Found entity 5: toplevel_soc_jtag_uart_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682972397396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682972397399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682972397399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682972397399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397405 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682972397406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682972397409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_hex_digits_pio " "Found entity 1: toplevel_soc_hex_digits_pio" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/rom_prgmr.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/rom_prgmr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PRGMR " "Found entity 1: ROM_PRGMR" {  } { { "toplevel_soc/synthesis/submodules/ROM_PRGMR.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/ROM_PRGMR.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397420 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/dev/FPGA-NES/src/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682972397421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/dev/FPGA-NES/src/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_2a03.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_2a03.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_2A03 " "Found entity 1: CPU_2A03" {  } { { "CPU_2A03.sv" "" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_architecture.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_architecture.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_ARCHITECUTRE " "Found entity 1: NES_ARCHITECUTRE" {  } { { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arch-testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file arch-testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cartridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file cartridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CARTRIDGE " "Found entity 1: CARTRIDGE" {  } { { "CARTRIDGE.sv" "" { Text "C:/dev/FPGA-NES/src/CARTRIDGE.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_RAM " "Found entity 1: SYS_RAM" {  } { { "SYS_RAM.sv" "" { Text "C:/dev/FPGA-NES/src/SYS_RAM.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_prgmr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_prgmr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PRGMR " "Found entity 1: ROM_PRGMR" {  } { { "ROM_PRGMR.sv" "" { Text "C:/dev/FPGA-NES/src/ROM_PRGMR.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizers.sv" "" { Text "C:/dev/FPGA-NES/src/synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397453 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizers.sv" "" { Text "C:/dev/FPGA-NES/src/synchronizers.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397453 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizers.sv" "" { Text "C:/dev/FPGA-NES/src/synchronizers.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prg_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file prg_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PRG_ROM " "Found entity 1: PRG_ROM" {  } { { "PRG_ROM.sv" "" { Text "C:/dev/FPGA-NES/src/PRG_ROM.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU " "Found entity 1: PPU" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CHR_ROM " "Found entity 1: CHR_ROM" {  } { { "CHR_ROM.sv" "" { Text "C:/dev/FPGA-NES/src/CHR_ROM.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.sv 1 1 " "Found 1 design units, including 1 entities, in source file vram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.sv" "" { Text "C:/dev/FPGA-NES/src/VRAM.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file main_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_clkgen " "Found entity 1: main_clkgen" {  } { { "main_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/main_clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file nes_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 nes_clkgen " "Found entity 1: nes_clkgen" {  } { { "nes_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller1280.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller1280.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller1280 " "Found entity 1: vga_controller1280" {  } { { "VGA_controller1280.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1280.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idiot_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file idiot_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 idiot_pll " "Found entity 1: idiot_pll" {  } { { "idiot_pll.v" "" { Text "C:/dev/FPGA-NES/src/idiot_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397486 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_controller1152.sv(36) " "Verilog HDL Expression warning at VGA_controller1152.sv(36): truncated literal to match 10 bits" {  } { { "VGA_controller1152.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1152.sv" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682972397487 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_controller1152.sv(82) " "Verilog HDL Expression warning at VGA_controller1152.sv(82): truncated literal to match 10 bits" {  } { { "VGA_controller1152.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1152.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682972397487 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_controller1152.sv(105) " "Verilog HDL Expression warning at VGA_controller1152.sv(105): truncated literal to match 10 bits" {  } { { "VGA_controller1152.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1152.sv" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682972397488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller1152.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller1152.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller1152 " "Found entity 1: vga_controller1152" {  } { { "VGA_controller1152.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1152.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller1024.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller1024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller1024 " "Found entity 1: vga_controller1024" {  } { { "VGA_controller1024.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller1024.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller342.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller342.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller342 " "Found entity 1: vga_controller342" {  } { { "VGA_controller342.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller342.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller640.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller640.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller640 " "Found entity 1: vga_controller640" {  } { { "VGA_controller640.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller640.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/dev/FPGA-NES/src/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COLOR_PALETTE " "Found entity 1: COLOR_PALETTE" {  } { { "COLOR_PALETTE.sv" "" { Text "C:/dev/FPGA-NES/src/COLOR_PALETTE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset ppu-testbench.sv(42) " "Verilog HDL Declaration information at ppu-testbench.sv(42): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "ppu-testbench.sv" "" { Text "C:/dev/FPGA-NES/src/ppu-testbench.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682972397508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu-testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu-testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_testbench " "Found entity 1: ppu_testbench" {  } { { "ppu-testbench.sv" "" { Text "C:/dev/FPGA-NES/src/ppu-testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/dev/FPGA-NES/src/clock_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file frame_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FRAME_PALETTE " "Found entity 1: FRAME_PALETTE" {  } { { "FRAME_PALETTE.sv" "" { Text "C:/dev/FPGA-NES/src/FRAME_PALETTE.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_sda_in toplevel.sv(415) " "Verilog HDL Implicit Net warning at toplevel.sv(415): created implicit net for \"s_sda_in\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_scl_in toplevel.sv(416) " "Verilog HDL Implicit Net warning at toplevel.sv(416): created implicit net for \"s_scl_in\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 416 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_sda_oe toplevel.sv(417) " "Verilog HDL Implicit Net warning at toplevel.sv(417): created implicit net for \"s_sda_oe\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 417 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_scl_oe toplevel.sv(418) " "Verilog HDL Implicit Net warning at toplevel.sv(418): created implicit net for \"s_scl_oe\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 418 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397519 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(318) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682972397531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(328) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682972397531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(338) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682972397531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(682) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682972397532 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at toplevel_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682972397533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682972397686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_SDA toplevel.sv(319) " "Verilog HDL or VHDL warning at toplevel.sv(319): object \"I2C_SDA\" assigned a value but never read" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397686 "|toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_SCL toplevel.sv(319) " "Verilog HDL or VHDL warning at toplevel.sv(319): object \"I2C_SCL\" assigned a value but never read" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397686 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver5 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver5\"" {  } { { "toplevel.sv" "hex_driver5" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:pushbuttons\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:pushbuttons\[0\]\"" {  } { { "toplevel.sv" "pushbuttons\[0\]" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_clkgen main_clkgen:mainclk_inst " "Elaborating entity \"main_clkgen\" for hierarchy \"main_clkgen:mainclk_inst\"" {  } { { "toplevel.sv" "mainclk_inst" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll main_clkgen:mainclk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"main_clkgen:mainclk_inst\|altpll:altpll_component\"" {  } { { "main_clkgen.v" "altpll_component" { Text "C:/dev/FPGA-NES/src/main_clkgen.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_clkgen:mainclk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"main_clkgen:mainclk_inst\|altpll:altpll_component\"" {  } { { "main_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/main_clkgen.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_clkgen:mainclk_inst\|altpll:altpll_component " "Instantiated megafunction \"main_clkgen:mainclk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 43 " "Parameter \"clk0_multiply_by\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=main_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=main_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397752 ""}  } { { "main_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/main_clkgen.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972397752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/main_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/main_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_clkgen_altpll " "Found entity 1: main_clkgen_altpll" {  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_clkgen_altpll main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated " "Elaborating entity \"main_clkgen_altpll\" for hierarchy \"main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_clkgen nes_clkgen:nesclk_inst " "Elaborating entity \"nes_clkgen\" for hierarchy \"nes_clkgen:nesclk_inst\"" {  } { { "toplevel.sv" "nesclk_inst" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nes_clkgen:nesclk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"nes_clkgen:nesclk_inst\|altpll:altpll_component\"" {  } { { "nes_clkgen.v" "altpll_component" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nes_clkgen:nesclk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"nes_clkgen:nesclk_inst\|altpll:altpll_component\"" {  } { { "nes_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nes_clkgen:nesclk_inst\|altpll:altpll_component " "Instantiated megafunction \"nes_clkgen:nesclk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 46511 " "Parameter \"inclk0_input_frequency\" = \"46511\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=nes_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=nes_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972397810 ""}  } { { "nes_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972397810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/nes_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/nes_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nes_clkgen_altpll " "Found entity 1: nes_clkgen_altpll" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972397843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972397843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_clkgen_altpll nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated " "Elaborating entity \"nes_clkgen_altpll\" for hierarchy \"nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES_ARCHITECUTRE NES_ARCHITECUTRE:NES " "Elaborating entity \"NES_ARCHITECUTRE\" for hierarchy \"NES_ARCHITECUTRE:NES\"" {  } { { "toplevel.sv" "NES" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sysram_enable NES_ARCHITECTURE.sv(320) " "Verilog HDL or VHDL warning at NES_ARCHITECTURE.sv(320): object \"sysram_enable\" assigned a value but never read" {  } { { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397853 "|toplevel|NES_ARCHITECUTRE:NES"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 NES_ARCHITECTURE.sv(117) " "Verilog HDL assignment warning at NES_ARCHITECTURE.sv(117): truncated value with size 32 to match size of target (8)" {  } { { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397853 "|toplevel|NES_ARCHITECUTRE:NES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER NES_ARCHITECUTRE:NES\|CONTROLLER:playerone " "Elaborating entity \"CONTROLLER\" for hierarchy \"NES_ARCHITECUTRE:NES\|CONTROLLER:playerone\"" {  } { { "NES_ARCHITECTURE.sv" "playerone" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_2A03 NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst " "Elaborating entity \"CPU_2A03\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\"" {  } { { "NES_ARCHITECTURE.sv" "cpu_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU " "Elaborating entity \"T65\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\"" {  } { { "CPU_2A03.sv" "CPU" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|T65_MCode:mcode\"" {  } { { "t65/T65.vhd" "mcode" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397880 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_en T65_MCode.vhd(560) " "VHDL Process Statement warning at T65_MCode.vhd(560): signal \"BCD_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "t65/T65_MCode.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_MCode.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682972397883 "|toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_MCode:mcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|T65_ALU:alu\"" {  } { { "t65/T65.vhd" "alu" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_RAM NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst " "Elaborating entity \"SYS_RAM\" for hierarchy \"NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\"" {  } { { "NES_ARCHITECTURE.sv" "sysram_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRG_ROM NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst " "Elaborating entity \"PRG_ROM\" for hierarchy \"NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\"" {  } { { "NES_ARCHITECTURE.sv" "prg_rom_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397893 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_out PRG_ROM.sv(27) " "Output port \"debug_out\" at PRG_ROM.sv(27) has no driver" {  } { { "PRG_ROM.sv" "" { Text "C:/dev/FPGA-NES/src/PRG_ROM.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682972397893 "|toplevel|NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHR_ROM NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst " "Elaborating entity \"CHR_ROM\" for hierarchy \"NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\"" {  } { { "NES_ARCHITECTURE.sv" "chr_rom_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397895 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_out CHR_ROM.sv(27) " "Output port \"debug_out\" at CHR_ROM.sv(27) has no driver" {  } { { "CHR_ROM.sv" "" { Text "C:/dev/FPGA-NES/src/CHR_ROM.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682972397896 "|toplevel|NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU NES_ARCHITECUTRE:NES\|PPU:ppu_inst " "Elaborating entity \"PPU\" for hierarchy \"NES_ARCHITECUTRE:NES\|PPU:ppu_inst\"" {  } { { "NES_ARCHITECTURE.sv" "ppu_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972397898 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "greyscale_enable PPU.sv(208) " "Verilog HDL or VHDL warning at PPU.sv(208): object \"greyscale_enable\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397899 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ppu_vs PPU.sv(443) " "Verilog HDL or VHDL warning at PPU.sv(443): object \"ppu_vs\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397899 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ppu_hs PPU.sv(443) " "Verilog HDL or VHDL warning at PPU.sv(443): object \"ppu_hs\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397899 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ppu_write_request PPU.sv(486) " "Verilog HDL warning at PPU.sv(486): object ppu_write_request used but never assigned" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 486 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682972397899 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "attribute_counter PPU.sv(515) " "Verilog HDL or VHDL warning at PPU.sv(515): object \"attribute_counter\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 515 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397900 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atable_byte PPU.sv(564) " "Verilog HDL or VHDL warning at PPU.sv(564): object \"atable_byte\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397900 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_byte_idx PPU.sv(590) " "Verilog HDL or VHDL warning at PPU.sv(590): object \"sprite_byte_idx\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 590 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397902 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bingle PPU.sv(1317) " "Verilog HDL or VHDL warning at PPU.sv(1317): object \"bingle\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972397902 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PPU.sv(329) " "Verilog HDL assignment warning at PPU.sv(329): truncated value with size 32 to match size of target (8)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397906 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PPU.sv(438) " "Verilog HDL assignment warning at PPU.sv(438): truncated value with size 32 to match size of target (10)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397922 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PPU.sv(462) " "Verilog HDL assignment warning at PPU.sv(462): truncated value with size 32 to match size of target (10)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397922 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PPU.sv(465) " "Verilog HDL assignment warning at PPU.sv(465): truncated value with size 32 to match size of target (10)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397922 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PPU.sv(517) " "Verilog HDL assignment warning at PPU.sv(517): truncated value with size 32 to match size of target (10)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397922 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PPU.sv(518) " "Verilog HDL assignment warning at PPU.sv(518): truncated value with size 32 to match size of target (3)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397922 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PPU.sv(620) " "Verilog HDL assignment warning at PPU.sv(620): truncated value with size 32 to match size of target (8)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397923 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 PPU.sv(622) " "Verilog HDL assignment warning at PPU.sv(622): truncated value with size 10 to match size of target (8)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397923 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 PPU.sv(734) " "Verilog HDL assignment warning at PPU.sv(734): truncated value with size 15 to match size of target (14)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397925 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PPU.sv(949) " "Verilog HDL assignment warning at PPU.sv(949): truncated value with size 32 to match size of target (8)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397926 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PPU.sv(974) " "Verilog HDL assignment warning at PPU.sv(974): truncated value with size 32 to match size of target (6)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397928 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PPU.sv(997) " "Verilog HDL assignment warning at PPU.sv(997): truncated value with size 32 to match size of target (4)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397929 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PPU.sv(1001) " "Verilog HDL assignment warning at PPU.sv(1001): truncated value with size 32 to match size of target (6)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397929 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PPU.sv(1057) " "Verilog HDL assignment warning at PPU.sv(1057): truncated value with size 32 to match size of target (6)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397931 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PPU.sv(1146) " "Verilog HDL assignment warning at PPU.sv(1146): truncated value with size 32 to match size of target (15)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397934 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PPU.sv(1148) " "Verilog HDL assignment warning at PPU.sv(1148): truncated value with size 32 to match size of target (15)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397934 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PPU.sv(1172) " "Verilog HDL assignment warning at PPU.sv(1172): truncated value with size 32 to match size of target (5)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397934 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PPU.sv(1183) " "Verilog HDL assignment warning at PPU.sv(1183): truncated value with size 32 to match size of target (3)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397935 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PPU.sv(1194) " "Verilog HDL assignment warning at PPU.sv(1194): truncated value with size 32 to match size of target (5)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397935 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 PPU.sv(1318) " "Verilog HDL assignment warning at PPU.sv(1318): truncated value with size 10 to match size of target (8)" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972397935 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ppu_write_request 0 PPU.sv(486) " "Net \"ppu_write_request\" at PPU.sv(486) has no driver or initial value, using a default initial value '0'" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682972397955 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "OAM " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"OAM\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682972398161 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprites " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprites\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682972398161 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite_shifters " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite_shifters\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682972398161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller342 NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|vga_controller342:vga_controller " "Elaborating entity \"vga_controller342\" for hierarchy \"NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|vga_controller342:vga_controller\"" {  } { { "PPU.sv" "vga_controller" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 VGA_controller342.sv(89) " "Verilog HDL assignment warning at VGA_controller342.sv(89): truncated value with size 12 to match size of target (11)" {  } { { "VGA_controller342.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller342.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972398227 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 VGA_controller342.sv(90) " "Verilog HDL assignment warning at VGA_controller342.sv(90): truncated value with size 12 to match size of target (11)" {  } { { "VGA_controller342.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller342.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972398227 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sync VGA_controller342.sv(30) " "Output port \"sync\" at VGA_controller342.sv(30) has no driver" {  } { { "VGA_controller342.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller342.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682972398227 "|toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM NES_ARCHITECUTRE:NES\|VRAM:vram_inst " "Elaborating entity \"VRAM\" for hierarchy \"NES_ARCHITECUTRE:NES\|VRAM:vram_inst\"" {  } { { "NES_ARCHITECTURE.sv" "vram_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAME_PALETTE NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst " "Elaborating entity \"FRAME_PALETTE\" for hierarchy \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\"" {  } { { "NES_ARCHITECTURE.sv" "frame_palette_inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc toplevel_soc:u0 " "Elaborating entity \"toplevel_soc\" for hierarchy \"toplevel_soc:u0\"" {  } { { "toplevel.sv" "u0" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PRGMR toplevel_soc:u0\|ROM_PRGMR:game_rom_programmer_0 " "Elaborating entity \"ROM_PRGMR\" for hierarchy \"toplevel_soc:u0\|ROM_PRGMR:game_rom_programmer_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "game_rom_programmer_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_hex_digits_pio toplevel_soc:u0\|toplevel_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"toplevel_soc_hex_digits_pio\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "hex_digits_pio" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c toplevel_soc:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "i2c_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972398300 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972398300 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972398301 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972398301 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972398301 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682972398301 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398383 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682972398384 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398441 ""}  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972398441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972398474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972398474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398493 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682972398494 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398511 ""}  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972398511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972398546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972398546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_jtag_uart_0 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"toplevel_soc_jtag_uart_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "jtag_uart_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_jtag_uart_0_scfifo_w toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"toplevel_soc_jtag_uart_0_scfifo_w\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "the_toplevel_soc_jtag_uart_0_scfifo_w" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "wfifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972398700 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972398700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/dev/FPGA-NES/src/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972398731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972398731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972398747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972398747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/dev/FPGA-NES/src/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/dev/FPGA-NES/src/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972398763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972398763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/dev/FPGA-NES/src/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972398799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972398799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/dev/FPGA-NES/src/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972398840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972398840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/dev/FPGA-NES/src/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972398881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972398881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_jtag_uart_0_scfifo_r toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"toplevel_soc_jtag_uart_0_scfifo_r\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "the_toplevel_soc_jtag_uart_0_scfifo_r" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972398906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "toplevel_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399140 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972399140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_key toplevel_soc:u0\|toplevel_soc_key:key " "Elaborating entity \"toplevel_soc_key\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_key:key\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "key" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_keycode toplevel_soc:u0\|toplevel_soc_keycode:keycode " "Elaborating entity \"toplevel_soc_keycode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_keycode:keycode\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "keycode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_leds_pio toplevel_soc:u0\|toplevel_soc_leds_pio:leds_pio " "Elaborating entity \"toplevel_soc_leds_pio\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_leds_pio:leds_pio\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "leds_pio" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_main_clkgen_pll toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll " "Elaborating entity \"toplevel_soc_main_clkgen_pll\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "main_clkgen_pll" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_main_clkgen_pll_stdsync_sv6 toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"toplevel_soc_main_clkgen_pll_stdsync_sv6\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "stdsync2" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_main_clkgen_pll_dffpipe_l2c toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2\|toplevel_soc_main_clkgen_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"toplevel_soc_main_clkgen_pll_dffpipe_l2c\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2\|toplevel_soc_main_clkgen_pll_dffpipe_l2c:dffpipe3\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "dffpipe3" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_main_clkgen_pll_altpll_nu22 toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1 " "Elaborating entity \"toplevel_soc_main_clkgen_pll_altpll_nu22\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "sd1" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0 toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"toplevel_soc_nios2_gen2_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "nios2_gen2_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" "cpu" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_test_bench toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_test_bench:the_toplevel_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_test_bench:the_toplevel_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "toplevel_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399490 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972399490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972399525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972399525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "toplevel_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399612 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972399612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:toplevel_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:toplevel_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399761 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972399761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972399795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972399795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972399882 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972399882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram toplevel_soc:u0\|toplevel_soc_sdram:sdram " "Elaborating entity \"toplevel_soc_sdram\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram:sdram\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "sdram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_input_efifo_module toplevel_soc:u0\|toplevel_soc_sdram:sdram\|toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module " "Elaborating entity \"toplevel_soc_sdram_input_efifo_module\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram:sdram\|toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "the_toplevel_soc_sdram_input_efifo_module" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_pll toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll " "Elaborating entity \"toplevel_soc_sdram_pll\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "sdram_pll" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_pll_stdsync_sv6 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"toplevel_soc_sdram_pll_stdsync_sv6\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "stdsync2" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_pll_dffpipe_l2c toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2\|toplevel_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"toplevel_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2\|toplevel_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "dffpipe3" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_pll_altpll_vg92 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"toplevel_soc_sdram_pll_altpll_vg92\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "sd1" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_spi_0 toplevel_soc:u0\|toplevel_soc_spi_0:spi_0 " "Elaborating entity \"toplevel_soc_spi_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_spi_0:spi_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "spi_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sysid_qsys_0 toplevel_soc:u0\|toplevel_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"toplevel_soc_sysid_qsys_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "sysid_qsys_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972399995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_timer_0 toplevel_soc:u0\|toplevel_soc_timer_0:timer_0 " "Elaborating entity \"toplevel_soc_timer_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_timer_0:timer_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "timer_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_usb_gpx toplevel_soc:u0\|toplevel_soc_usb_gpx:usb_gpx " "Elaborating entity \"toplevel_soc_usb_gpx\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_usb_gpx:usb_gpx\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "usb_gpx" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_usb_rst toplevel_soc:u0\|toplevel_soc_usb_rst:usb_rst " "Elaborating entity \"toplevel_soc_usb_rst\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_usb_rst:usb_rst\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "usb_rst" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"toplevel_soc_mm_interconnect_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "mm_interconnect_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "game_rom_programmer_0_avl_mm_slave_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 3241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 3700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 3741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router:router " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router:router\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "router" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_default_decode toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router:router\|toplevel_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router:router\|toplevel_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_001 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_001\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "router_001" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_001_default_decode toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_001:router_001\|toplevel_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_001:router_001\|toplevel_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_002 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_002\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "router_002" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_002_default_decode toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_002:router_002\|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_002:router_002\|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_003 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_003\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "router_003" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_003_default_decode toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_003:router_003\|toplevel_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_003:router_003\|toplevel_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_009 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_009\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_009:router_009\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "router_009" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_009_default_decode toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_009:router_009\|toplevel_soc_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_009_default_decode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_009:router_009\|toplevel_soc_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_cmd_demux toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"toplevel_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_cmd_demux_001 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_cmd_mux toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"toplevel_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972400994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_cmd_mux_001 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_rsp_demux toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"toplevel_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_rsp_demux_001 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_rsp_mux toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"toplevel_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 6364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_rsp_mux_001 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 6471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 6537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972401259 "|toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972401260 "|toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682972401260 "|toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 6603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "crosser" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 6637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_avalon_st_adapter toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"toplevel_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 6768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_avalon_st_adapter_007 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 6971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_irq_mapper toplevel_soc:u0\|toplevel_soc_irq_mapper:irq_mapper " "Elaborating entity \"toplevel_soc_irq_mapper\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_irq_mapper:irq_mapper\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "irq_mapper" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller toplevel_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"toplevel_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "rst_controller" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer toplevel_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"toplevel_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer toplevel_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"toplevel_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller toplevel_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"toplevel_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "rst_controller_001" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972401479 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682972402981 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.01.15:20:04 Progress: Loading sldec52bfc8/alt_sld_fab_wrapper_hw.tcl " "2023.05.01.15:20:04 Progress: Loading sldec52bfc8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972404866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972406303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972406399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972408115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972408185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972408259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972408339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972408341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972408342 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682972409034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldec52bfc8/alt_sld_fab.v" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972409191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972409191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972409254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972409254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972409259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972409259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972409307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972409307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972409369 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972409369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972409369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972409423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972409423 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682972414231 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682972414231 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|memory_rtl_0 " "Inferred dual-clock RAM node \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682972414231 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|memory_rtl_1 " "Inferred dual-clock RAM node \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|memory_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682972414231 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "NES_ARCHITECUTRE:NES\|VRAM:vram_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"NES_ARCHITECUTRE:NES\|VRAM:vram_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682972414231 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682972414231 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|linebuffer " "RAM logic \"NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|linebuffer\" is uninferred due to asynchronous read logic" {  } { { "PPU.sv" "linebuffer" { Text "C:/dev/FPGA-NES/src/PPU.sv" 501 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682972414231 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|sprite_y_position " "RAM logic \"NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|sprite_y_position\" is uninferred due to inappropriate RAM size" {  } { { "PPU.sv" "sprite_y_position" { Text "C:/dev/FPGA-NES/src/PPU.sv" 579 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1682972414231 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1682972414231 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682972414231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972416015 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|memory_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|memory_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES_ARCHITECUTRE:NES\|VRAM:vram_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES_ARCHITECUTRE:NES\|VRAM:vram_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682972421148 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682972421148 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682972421148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972421173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NES_ARCHITECUTRE:NES\|SYS_RAM:sysram_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421173 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972421173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cad1 " "Found entity 1: altsyncram_cad1" {  } { { "db/altsyncram_cad1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_cad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972421208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972421208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972421229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NES_ARCHITECUTRE:NES\|PRG_ROM:prg_rom_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421229 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972421229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ced1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ced1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ced1 " "Found entity 1: altsyncram_ced1" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_ced1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972421268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972421268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/dev/FPGA-NES/src/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972421311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972421311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_12b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_12b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12b " "Found entity 1: mux_12b" {  } { { "db/mux_12b.tdf" "" { Text "C:/dev/FPGA-NES/src/db/mux_12b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972421350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972421350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972421369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972421369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01d1 " "Found entity 1: altsyncram_01d1" {  } { { "db/altsyncram_01d1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_01d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972421403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972421403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_1 " "Elaborated megafunction instantiation \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972421423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_1 " "Instantiated megafunction \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421423 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972421423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES_ARCHITECUTRE:NES\|VRAM:vram_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NES_ARCHITECUTRE:NES\|VRAM:vram_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972421446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES_ARCHITECUTRE:NES\|VRAM:vram_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NES_ARCHITECUTRE:NES\|VRAM:vram_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421446 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972421446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9d1 " "Found entity 1: altsyncram_s9d1" {  } { { "db/altsyncram_s9d1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_s9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972421480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972421480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972421500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NES_ARCHITECUTRE:NES\|CHR_ROM:chr_rom_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682972421500 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682972421500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sad1 " "Found entity 1: altsyncram_sad1" {  } { { "db/altsyncram_sad1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_sad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682972421533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972421533 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_1\|altsyncram_01d1:auto_generated\|ram_block1a6 " "Synthesized away node \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_1\|altsyncram_01d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_01d1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_01d1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 351 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972421698 "|toplevel|NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1|altsyncram_01d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_1\|altsyncram_01d1:auto_generated\|ram_block1a7 " "Synthesized away node \"NES_ARCHITECUTRE:NES\|FRAME_PALETTE:frame_palette_inst\|altsyncram:memory_rtl_1\|altsyncram_01d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_01d1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_01d1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 351 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972421698 "|toplevel|NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1|altsyncram_01d1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682972421698 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682972421698 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682972422489 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 68 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682972422619 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1682972422619 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682972422619 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1682972422619 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 442 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 672 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 356 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 352 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 188 -1 0 } } { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 194 -1 0 } } { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 340 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 243 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 132 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 398 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 253 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 73 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 272 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 268 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" 181 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682972422673 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682972422674 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972426602 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972426602 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972426602 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972426602 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682972426602 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682972426602 "|toplevel|VGA_B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682972426602 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "384 " "384 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682972434897 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 150 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 290 0 0 } } { "toplevel_soc/synthesis/toplevel_soc.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 264 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 462 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1682972435074 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 150 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 290 0 0 } } { "toplevel_soc/synthesis/toplevel_soc.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 264 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 462 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1682972435074 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972435095 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1682972437047 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972437048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972437048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.511 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  46.511 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972437048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972437048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 558.139 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 558.139 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972437048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 186.046 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 186.046 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972437048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  93.023 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  93.023 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972437048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972437048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972437048 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972437048 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972437411 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1682972437929 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972437933 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1682972438066 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972438075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg " "Generated suppressed messages file C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972438842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 4 0 0 " "Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682972441121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682972441121 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972441743 "|toplevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972441743 "|toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972441743 "|toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972441743 "|toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972441743 "|toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682972441743 "|toplevel|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682972441743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19419 " "Implemented 19419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682972441743 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682972441743 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682972441743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19037 " "Implemented 19037 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682972441743 ""} { "Info" "ICUT_CUT_TM_RAMS" "232 " "Implemented 232 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682972441743 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682972441743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682972441743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5179 " "Peak virtual memory: 5179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682972441808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 15:20:41 2023 " "Processing ended: Mon May 01 15:20:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682972441808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682972441808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682972441808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682972441808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682972442958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682972442962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 15:20:42 2023 " "Processing started: Mon May 01 15:20:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682972442962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682972442962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA-NES -c FPGA-NES " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA-NES -c FPGA-NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682972442962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682972443030 ""}
{ "Info" "0" "" "Project  = FPGA-NES" {  } {  } 0 0 "Project  = FPGA-NES" 0 0 "Fitter" 0 0 1682972443030 ""}
{ "Info" "0" "" "Revision = FPGA-NES" {  } {  } 0 0 "Revision = FPGA-NES" 0 0 "Fitter" 0 0 1682972443031 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Power Effort dynamic power increased compilation time " "High Power Effort optimization mode selected -- dynamic power will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1682972443191 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1682972443199 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA-NES 10M50DCF484C7G " "Selected device 10M50DCF484C7G for design \"FPGA-NES\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682972443255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682972443281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682972443281 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972443316 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972443316 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682972443316 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972443316 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972443316 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972443316 ""}  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682972443316 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 43 100 0 0 " "Implementing clock multiplication of 43, clock division of 100, and phase shift of 0 degrees (0 ps) for main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972443317 ""}  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682972443317 ""}
{ "Critical Warning" "WCUT_CUT_YGR_PLL_MODE_CHANGED" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 No Compensation " "Changed operation mode of PLL \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7\" to No Compensation" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15090 "Changed operation mode of PLL \"%1!s!\" to %2!s!" 0 0 "Fitter" 0 -1 1682972443317 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7\" as MAX 10 PLL type" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682972443318 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682972443468 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682972443473 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF484I7G " "Device 10M08DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682972443799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484C7G " "Device 10M16DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682972443799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484I7G " "Device 10M16DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682972443799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484C7G " "Device 10M25DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682972443799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484I7G " "Device 10M25DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682972443799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF484I7G " "Device 10M50DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682972443799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484C7G " "Device 10M40DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682972443799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484I7G " "Device 10M40DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682972443799 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682972443799 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 30260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682972443819 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 30262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682972443819 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 30264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682972443819 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 30266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682972443819 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682972443819 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682972443819 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682972443819 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682972443819 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682972443819 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682972443823 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682972444515 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 " "The input ports of the PLL main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 and the PLL toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 ARESET " "PLL main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 and PLL toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1682972444854 ""}  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1682972444854 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 " "The input ports of the PLL toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 and the PLL toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 ARESET " "PLL toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 and PLL toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 have different input signals for input port ARESET" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1682972444855 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1682972444855 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 " "The input ports of the PLL toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 and the PLL main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 ARESET " "PLL toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 and PLL main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 92 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1682972444855 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 92 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1682972444855 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 43 100 0 0 " "Implementing clock multiplication of 43, clock division of 100, and phase shift of 0 degrees (0 ps) for main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972444943 ""}  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682972444943 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972444950 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972444950 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682972444950 ""}  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682972444950 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682972445905 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1682972445905 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682972445961 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682972445975 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682972445981 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA-NES.sdc " "Reading SDC File: 'FPGA-NES.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682972445998 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972446005 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972446005 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972446005 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972446005 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972446005 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 43 -duty_cycle 50.00 -name \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 43 -duty_cycle 50.00 -name \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972446005 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1682972446005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 11 *MCLK* node " "Ignored filter at FPGA-NES.sdc(11): *MCLK* could not be matched with a node" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682972446040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 11 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(11): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 12 -source \[get_nodes *MCLK*\] -name \{clock_divider:cpuclkgen\|clock_out\}  " "create_generated_clock -divide_by 12 -source \[get_nodes *MCLK*\] -name \{clock_divider:cpuclkgen\|clock_out\} " {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446040 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 12 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(12): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 4 -source \[get_nodes *MCLK*\] -name \{clock_divider:ppuclkgen\|clock_out\} " "create_generated_clock -divide_by 4 -source \[get_nodes *MCLK*\] -name \{clock_divider:ppuclkgen\|clock_out\}" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446040 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 13 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(13): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 2 -source \[get_nodes *MCLK*\] -name \{clock_divider:vgaclkgen\|clock_out\} " "create_generated_clock -divide_by 2 -source \[get_nodes *MCLK*\] -name \{clock_divider:vgaclkgen\|clock_out\}" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446040 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1682972446040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 37 clk_dram_ext clock " "Ignored filter at FPGA-NES.sdc(37): clk_dram_ext could not be matched with a clock" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682972446041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA-NES.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA-NES.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446041 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA-NES.sdc 38 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA-NES.sdc(38): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446041 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 42 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at FPGA-NES.sdc(42): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682972446041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path FPGA-NES.sdc 41 Argument <from> is an empty collection " "Ignored set_multicycle_path at FPGA-NES.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446041 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path FPGA-NES.sdc 41 Argument <to> is an empty collection " "Ignored set_multicycle_path at FPGA-NES.sdc(41): Argument <to> is an empty collection" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(53): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446041 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 54 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(54): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446041 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 55 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(55): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446042 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 56 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(56): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972446042 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682972446042 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682972446372 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1682972446372 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682972447239 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682972447242 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.511 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  46.511 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 558.139 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 558.139 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 186.046 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 186.046 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  93.023 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  93.023 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682972447242 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682972447242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448033 ""}  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448033 ""}  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 30230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448033 ""}  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448033 ""}  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448033 ""}  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448033 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448033 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448033 ""}  } { { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 29650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node toplevel_soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node toplevel_soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 15182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 2591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448033 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682972448033 ""}  } { { "toplevel_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node toplevel_soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|toplevel_soc_sdram:sdram\|active_rnw~3 " "Destination node toplevel_soc:u0\|toplevel_soc_sdram:sdram\|active_rnw~3" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 18151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|toplevel_soc_sdram:sdram\|active_cs_n~0 " "Destination node toplevel_soc:u0\|toplevel_soc_sdram:sdram\|active_cs_n~0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 18185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|toplevel_soc_sdram:sdram\|active_cs_n~1 " "Destination node toplevel_soc:u0\|toplevel_soc_sdram:sdram\|active_cs_n~1" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 18186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|toplevel_soc_sdram:sdram\|i_refs\[0\] " "Destination node toplevel_soc:u0\|toplevel_soc_sdram:sdram\|i_refs\[0\]" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 2044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|toplevel_soc_sdram:sdram\|i_refs\[2\] " "Destination node toplevel_soc:u0\|toplevel_soc_sdram:sdram\|i_refs\[2\]" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 2042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|toplevel_soc_sdram:sdram\|i_refs\[1\] " "Destination node toplevel_soc:u0\|toplevel_soc_sdram:sdram\|i_refs\[1\]" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 2043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682972448034 ""}  } { { "toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|Res_n_i  " "Automatically promoted node NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|Res_n_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|ABC\[0\]~0 " "Destination node NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|ABC\[0\]~0" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 15806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|Y\[0\]~0 " "Destination node NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|Y\[0\]~0" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 17216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|X\[0\]~0 " "Destination node NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|X\[0\]~0" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 18021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|X\[0\]~1 " "Destination node NES_ARCHITECUTRE:NES\|CPU_2A03:cpu_inst\|T65:CPU\|X\[0\]~1" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 20210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682972448034 ""}  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 241 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448034 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 2596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sync:pushbuttons\[1\]\|q  " "Automatically promoted node sync:pushbuttons\[1\]\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|vga_controller342:vga_controller\|hs " "Destination node NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|vga_controller342:vga_controller\|hs" {  } { { "VGA_controller342.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller342.sv" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 4310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|vga_controller342:vga_controller\|vs " "Destination node NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|vga_controller342:vga_controller\|vs" {  } { { "VGA_controller342.sv" "" { Text "C:/dev/FPGA-NES/src/VGA_controller342.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 4309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|nmi_occured " "Destination node NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|nmi_occured" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1259 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.fine_y\[1\] " "Destination node NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.fine_y\[1\]" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 6929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.fine_y\[0\] " "Destination node NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.fine_y\[0\]" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 6930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.nametable_x " "Destination node NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.nametable_x" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.nametable_y " "Destination node NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.nametable_y" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.fine_y\[2\] " "Destination node NES_ARCHITECUTRE:NES\|PPU:ppu_inst\|active_vram_address.fine_y\[2\]" {  } { { "PPU.sv" "" { Text "C:/dev/FPGA-NES/src/PPU.sv" 1120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 6928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|CONTROLLER:playerone\|keycodes\[0\] " "Destination node NES_ARCHITECUTRE:NES\|CONTROLLER:playerone\|keycodes\[0\]" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES_ARCHITECUTRE:NES\|CONTROLLER:playerone\|rden_prev " "Destination node NES_ARCHITECUTRE:NES\|CONTROLLER:playerone\|rden_prev" {  } { { "CONTROLLER.sv" "" { Text "C:/dev/FPGA-NES/src/CONTROLLER.sv" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 7653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1682972448034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682972448034 ""}  } { { "synchronizers.sv" "" { Text "C:/dev/FPGA-NES/src/synchronizers.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 8833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|comb~0  " "Automatically promoted node toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448034 ""}  } { { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 24845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682972448034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 21028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682972448034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682972448034 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682972448034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682972450237 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682972450247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682972450249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682972450262 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682972450291 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682972450291 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1682972450291 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682972450292 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682972450313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682972450313 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682972450323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682972452800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682972452812 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682972452812 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682972452812 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1682972452812 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682972452812 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 150 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 294 0 0 } } { "toplevel_soc/synthesis/toplevel_soc.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 343 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 462 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 43 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1682972452973 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1 0 " "PLL \"nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1 driven by main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1\" is driven by main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nes_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 111 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 176 0 0 } } { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 50 -1 0 } } { "main_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/main_clkgen.v" 103 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 175 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1682972452980 ""}  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nes_clkgen.v" "" { Text "C:/dev/FPGA-NES/src/nes_clkgen.v" 111 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 176 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1682972452980 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 0 " "PLL \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 driven by MAX10_CLK1_50~inputclkctrl which is OUTCLK output port of Clock control block type node MAX10_CLK1_50~inputclkctrl " "Input port INCLK\[0\] of node \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7\" is driven by MAX10_CLK1_50~inputclkctrl which is OUTCLK output port of Clock control block type node MAX10_CLK1_50~inputclkctrl" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 150 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 290 0 0 } } { "toplevel_soc/synthesis/toplevel_soc.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 264 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 462 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 23 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1682972452998 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 150 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 290 0 0 } } { "toplevel_soc/synthesis/toplevel_soc.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 264 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 462 0 0 } }  } 0 15056 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1682972452998 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1682972453702 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1682972458081 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682972458186 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1682972458186 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682972458187 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682972458199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682972460727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682972462595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682972462665 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682972479109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682972479109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682972481733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X11_Y11 X21_Y21 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21" {  } { { "loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21"} { { 12 { 0 ""} 11 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682972488701 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682972488701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1682972498305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682972498310 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.39 " "Total time spent on timing analysis during the Fitter is 12.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682972498600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682972498652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682972500301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682972500306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682972501968 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682972504699 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682972505763 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682972505820 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1682972505820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/dev/FPGA-NES/src/output_files/FPGA-NES.fit.smsg " "Generated suppressed messages file C:/dev/FPGA-NES/src/output_files/FPGA-NES.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682972506306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6481 " "Peak virtual memory: 6481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682972507847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 15:21:47 2023 " "Processing ended: Mon May 01 15:21:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682972507847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682972507847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682972507847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682972507847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682972508724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682972508727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 15:21:48 2023 " "Processing started: Mon May 01 15:21:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682972508727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682972508727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA-NES -c FPGA-NES " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA-NES -c FPGA-NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682972508728 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682972510495 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682972510570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682972511273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 15:21:51 2023 " "Processing ended: Mon May 01 15:21:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682972511273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682972511273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682972511273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682972511273 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682972511919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682972512282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682972512284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 15:21:52 2023 " "Processing started: Mon May 01 15:21:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682972512284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682972512284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA-NES -c FPGA-NES " "Command: quartus_sta FPGA-NES -c FPGA-NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682972512284 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682972512350 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1682972513013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972513039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972513039 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682972513594 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1682972513594 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682972513645 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682972513658 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682972513664 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA-NES.sdc " "Reading SDC File: 'FPGA-NES.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682972513675 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972513679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972513679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972513679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972513679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972513679 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 43 -duty_cycle 50.00 -name \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 43 -duty_cycle 50.00 -name \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682972513679 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682972513679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 11 *MCLK* node " "Ignored filter at FPGA-NES.sdc(11): *MCLK* could not be matched with a node" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 11 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(11): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 12 -source \[get_nodes *MCLK*\] -name \{clock_divider:cpuclkgen\|clock_out\}  " "create_generated_clock -divide_by 12 -source \[get_nodes *MCLK*\] -name \{clock_divider:cpuclkgen\|clock_out\} " {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513714 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 12 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(12): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 4 -source \[get_nodes *MCLK*\] -name \{clock_divider:ppuclkgen\|clock_out\} " "create_generated_clock -divide_by 4 -source \[get_nodes *MCLK*\] -name \{clock_divider:ppuclkgen\|clock_out\}" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513715 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 13 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(13): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 2 -source \[get_nodes *MCLK*\] -name \{clock_divider:vgaclkgen\|clock_out\} " "create_generated_clock -divide_by 2 -source \[get_nodes *MCLK*\] -name \{clock_divider:vgaclkgen\|clock_out\}" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513715 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 37 clk_dram_ext clock " "Ignored filter at FPGA-NES.sdc(37): clk_dram_ext could not be matched with a clock" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA-NES.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA-NES.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513715 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA-NES.sdc 38 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA-NES.sdc(38): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513715 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 42 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at FPGA-NES.sdc(42): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path FPGA-NES.sdc 41 Argument <from> is an empty collection " "Ignored set_multicycle_path at FPGA-NES.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513715 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path FPGA-NES.sdc 41 Argument <to> is an empty collection " "Ignored set_multicycle_path at FPGA-NES.sdc(41): Argument <to> is an empty collection" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(53): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513715 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 54 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(54): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513716 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 55 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(55): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513716 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 56 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(56): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682972513716 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682972513716 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682972514056 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682972514056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682972514861 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682972514864 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682972514877 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1682972514945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.335 " "Worst-case setup slack is 7.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.335               0.000 MAX10_CLK1_50  " "    7.335               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.993               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.993               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.666               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.666               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.943               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   27.943               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.744               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   37.744               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.068               0.000 altera_reserved_tck  " "   46.068               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.590               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   74.590               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972515000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 MAX10_CLK1_50  " "    0.252               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.323               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.341               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.342               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.626               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972515054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.030 " "Worst-case recovery slack is 12.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.030               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   12.030               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.994               0.000 MAX10_CLK1_50  " "   14.994               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.508               0.000 altera_reserved_tck  " "   47.508               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  551.830               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  551.830               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972515063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.422 " "Worst-case removal slack is 1.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.422               0.000 altera_reserved_tck  " "    1.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.499               0.000 MAX10_CLK1_50  " "    3.499               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.701               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.701               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    5.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972515070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.539 " "Worst-case minimum pulse width slack is 9.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.539               0.000 MAX10_CLK1_50  " "    9.539               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.930               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.930               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.221               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.221               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.614               0.000 altera_reserved_tck  " "   49.614               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.738               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   92.738               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.781               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  278.781               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972515075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972515075 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.381 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.381" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.433 ns " "Worst Case Available Settling Time: 32.433 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972515187 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682972515187 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682972515192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682972515218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682972516944 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682972517266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682972517266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682972517267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.200 " "Worst-case setup slack is 8.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.200               0.000 MAX10_CLK1_50  " "    8.200               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.733               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   10.733               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.998               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   27.998               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.125               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.125               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.393               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   38.393               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.384               0.000 altera_reserved_tck  " "   46.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.953               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   75.953               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 MAX10_CLK1_50  " "    0.253               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.290               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.305               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.306               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.306               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.579               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.700 " "Worst-case recovery slack is 12.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.700               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   12.700               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.477               0.000 MAX10_CLK1_50  " "   15.477               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.708               0.000 altera_reserved_tck  " "   47.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  552.328               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  552.328               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.320 " "Worst-case removal slack is 1.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.320               0.000 altera_reserved_tck  " "    1.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.215               0.000 MAX10_CLK1_50  " "    3.215               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.126               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.126               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.127               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    5.127               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.568 " "Worst-case minimum pulse width slack is 9.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.568               0.000 MAX10_CLK1_50  " "    9.568               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.684               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.946               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.946               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.215               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.215               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.641               0.000 altera_reserved_tck  " "   49.641               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.735               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   92.735               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.777               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  278.777               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517458 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.381 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.381" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.017 ns " "Worst Case Available Settling Time: 33.017 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972517570 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682972517570 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682972517575 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682972517795 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682972517795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682972517796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.441 " "Worst-case setup slack is 14.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.441               0.000 MAX10_CLK1_50  " "   14.441               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.517               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.517               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.985               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.985               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.936               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.936               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.446               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   42.446               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.573               0.000 altera_reserved_tck  " "   48.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   84.500               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   84.500               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 MAX10_CLK1_50  " "    0.098               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.141               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.148               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.242               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.138 " "Worst-case recovery slack is 16.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.138               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   16.138               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.469               0.000 MAX10_CLK1_50  " "   17.469               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.096               0.000 altera_reserved_tck  " "   49.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  554.957               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  554.957               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.619 " "Worst-case removal slack is 0.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 altera_reserved_tck  " "    0.619               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.747               0.000 MAX10_CLK1_50  " "    1.747               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.671               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.671               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.673               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    2.673               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.399 " "Worst-case minimum pulse width slack is 9.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.399               0.000 MAX10_CLK1_50  " "    9.399               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.973               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.973               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.292               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.292               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415               0.000 altera_reserved_tck  " "   49.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.798               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   92.798               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.845               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  278.845               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682972517924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682972517924 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.381 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.381" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.664 ns " "Worst Case Available Settling Time: 36.664 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682972518036 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682972518036 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682972518703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682972518705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5037 " "Peak virtual memory: 5037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682972518788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 15:21:58 2023 " "Processing ended: Mon May 01 15:21:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682972518788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682972518788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682972518788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682972518788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682972519648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682972519650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 15:21:59 2023 " "Processing started: Mon May 01 15:21:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682972519650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682972519650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA-NES -c FPGA-NES " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA-NES -c FPGA-NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682972519650 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1682972520538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA-NES.svo C:/dev/FPGA-NES/src/simulation/modelsim/ simulation " "Generated file FPGA-NES.svo in folder \"C:/dev/FPGA-NES/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682972521852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682972522446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 15:22:02 2023 " "Processing ended: Mon May 01 15:22:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682972522446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682972522446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682972522446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682972522446 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 202 s " "Quartus Prime Full Compilation was successful. 0 errors, 202 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682972523064 ""}
