###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        76745   # Number of WRITE/WRITEP commands
num_reads_done                 =       347476   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       313222   # Number of read row buffer hits
num_read_cmds                  =       347476   # Number of READ/READP commands
num_writes_done                =        76747   # Number of read requests issued
num_write_row_hits             =        52556   # Number of write row buffer hits
num_act_cmds                   =        58601   # Number of ACT commands
num_pre_cmds                   =        58588   # Number of PRE commands
num_ondemand_pres              =        47831   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9194007   # Cyles of rank active rank.0
rank_active_cycles.1           =      8887739   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       805993   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1112261   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       387289   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2109   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          773   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          866   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1321   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          414   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          225   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          390   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          704   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1312   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28820   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          342   # Write cmd latency (cycles)
write_latency[40-59]           =          579   # Write cmd latency (cycles)
write_latency[60-79]           =         1699   # Write cmd latency (cycles)
write_latency[80-99]           =         3443   # Write cmd latency (cycles)
write_latency[100-119]         =         4558   # Write cmd latency (cycles)
write_latency[120-139]         =         7309   # Write cmd latency (cycles)
write_latency[140-159]         =         6765   # Write cmd latency (cycles)
write_latency[160-179]         =         5930   # Write cmd latency (cycles)
write_latency[180-199]         =         4918   # Write cmd latency (cycles)
write_latency[200-]            =        41185   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       191903   # Read request latency (cycles)
read_latency[40-59]            =        60332   # Read request latency (cycles)
read_latency[60-79]            =        34817   # Read request latency (cycles)
read_latency[80-99]            =        10082   # Read request latency (cycles)
read_latency[100-119]          =         6273   # Read request latency (cycles)
read_latency[120-139]          =         4679   # Read request latency (cycles)
read_latency[140-159]          =         3952   # Read request latency (cycles)
read_latency[160-179]          =         3152   # Read request latency (cycles)
read_latency[180-199]          =         2641   # Read request latency (cycles)
read_latency[200-]             =        29645   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.83111e+08   # Write energy
read_energy                    =  1.40102e+09   # Read energy
act_energy                     =  1.60332e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.86877e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.33885e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73706e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.54595e+09   # Active standby energy rank.1
average_read_latency           =      78.7713   # Average read request latency (cycles)
average_interarrival           =      23.5723   # Average request interarrival latency (cycles)
total_energy                   =  1.48529e+10   # Total energy (pJ)
average_power                  =      1485.29   # Average power (mW)
average_bandwidth              =      3.62004   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        85071   # Number of WRITE/WRITEP commands
num_reads_done                 =       355712   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       327130   # Number of read row buffer hits
num_read_cmds                  =       355712   # Number of READ/READP commands
num_writes_done                =        85072   # Number of read requests issued
num_write_row_hits             =        67957   # Number of write row buffer hits
num_act_cmds                   =        45782   # Number of ACT commands
num_pre_cmds                   =        45767   # Number of PRE commands
num_ondemand_pres              =        33749   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9019486   # Cyles of rank active rank.0
rank_active_cycles.1           =      9011421   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       980514   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       988579   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       403724   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2244   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          762   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          900   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1276   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          351   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          233   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          405   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          699   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1358   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28834   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          433   # Write cmd latency (cycles)
write_latency[40-59]           =         1118   # Write cmd latency (cycles)
write_latency[60-79]           =         3161   # Write cmd latency (cycles)
write_latency[80-99]           =         5860   # Write cmd latency (cycles)
write_latency[100-119]         =         7103   # Write cmd latency (cycles)
write_latency[120-139]         =         7309   # Write cmd latency (cycles)
write_latency[140-159]         =         5691   # Write cmd latency (cycles)
write_latency[160-179]         =         4881   # Write cmd latency (cycles)
write_latency[180-199]         =         4259   # Write cmd latency (cycles)
write_latency[200-]            =        45240   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       200825   # Read request latency (cycles)
read_latency[40-59]            =        63148   # Read request latency (cycles)
read_latency[60-79]            =        32836   # Read request latency (cycles)
read_latency[80-99]            =        10077   # Read request latency (cycles)
read_latency[100-119]          =         6179   # Read request latency (cycles)
read_latency[120-139]          =         4533   # Read request latency (cycles)
read_latency[140-159]          =         3577   # Read request latency (cycles)
read_latency[160-179]          =         2709   # Read request latency (cycles)
read_latency[180-199]          =         2508   # Read request latency (cycles)
read_latency[200-]             =        29320   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.24674e+08   # Write energy
read_energy                    =  1.43423e+09   # Read energy
act_energy                     =   1.2526e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.70647e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.74518e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.62816e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62313e+09   # Active standby energy rank.1
average_read_latency           =      79.4545   # Average read request latency (cycles)
average_interarrival           =      22.6866   # Average request interarrival latency (cycles)
total_energy                   =  1.48853e+10   # Total energy (pJ)
average_power                  =      1488.53   # Average power (mW)
average_bandwidth              =      3.76136   # Average bandwidth
