// Seed: 1238980122
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  output id_1;
  logic id_3 = id_2 - id_2 == 1;
  logic id_4, id_5;
  assign id_4 = 1;
  always @(negedge 1) id_3 = id_3;
  type_8 id_6 (1'h0);
endmodule
