

================================================================
== Vitis HLS Report for 'mergeBuffer'
================================================================
* Date:           Sun Nov 13 20:46:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.30 ns|  6.296 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       12|        ?|  75.600 ns|         ?|   12|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_mergeBuffer_Pipeline_1_fu_332   |mergeBuffer_Pipeline_1   |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_2_fu_356   |mergeBuffer_Pipeline_2   |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_3_fu_379   |mergeBuffer_Pipeline_3   |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_4_fu_402   |mergeBuffer_Pipeline_4   |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_5_fu_425   |mergeBuffer_Pipeline_5   |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_6_fu_448   |mergeBuffer_Pipeline_6   |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_7_fu_471   |mergeBuffer_Pipeline_7   |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_8_fu_494   |mergeBuffer_Pipeline_8   |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_9_fu_517   |mergeBuffer_Pipeline_9   |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_10_fu_540  |mergeBuffer_Pipeline_10  |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_11_fu_563  |mergeBuffer_Pipeline_11  |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        |grp_mergeBuffer_Pipeline_12_fu_586  |mergeBuffer_Pipeline_12  |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
        +------------------------------------+-------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    182|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2412|   2400|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    289|    -|
|Register         |        -|    -|      48|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2460|   2871|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+----+-----+-----+-----+
    |              Instance              |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------+---------+----+-----+-----+-----+
    |grp_mergeBuffer_Pipeline_1_fu_332   |mergeBuffer_Pipeline_1   |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_10_fu_540  |mergeBuffer_Pipeline_10  |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_11_fu_563  |mergeBuffer_Pipeline_11  |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_12_fu_586  |mergeBuffer_Pipeline_12  |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_2_fu_356   |mergeBuffer_Pipeline_2   |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_3_fu_379   |mergeBuffer_Pipeline_3   |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_4_fu_402   |mergeBuffer_Pipeline_4   |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_5_fu_425   |mergeBuffer_Pipeline_5   |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_6_fu_448   |mergeBuffer_Pipeline_6   |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_7_fu_471   |mergeBuffer_Pipeline_7   |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_8_fu_494   |mergeBuffer_Pipeline_8   |        0|   0|  201|  200|    0|
    |grp_mergeBuffer_Pipeline_9_fu_517   |mergeBuffer_Pipeline_9   |        0|   0|  201|  200|    0|
    +------------------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                               |                         |        0|   0| 2412| 2400|    0|
    +------------------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state35_on_subcall_done               |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_10_fu_540_dst_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_11_fu_563_dst_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_12_fu_586_dst_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_1_fu_332_dst_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_2_fu_356_dst_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_3_fu_379_dst_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_4_fu_402_dst_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_5_fu_425_dst_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_6_fu_448_dst_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_7_fu_471_dst_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_8_fu_494_dst_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_mergeBuffer_Pipeline_9_fu_517_dst_TREADY   |       and|   0|  0|   2|           1|           1|
    |icmp_ln103_fu_620_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln107_fu_625_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln111_fu_630_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln115_fu_635_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln119_fu_640_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln123_fu_645_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln127_fu_650_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln131_fu_655_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln135_fu_660_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln139_fu_665_p2                           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln95_fu_609_p2                            |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln99_fu_615_p2                            |      icmp|   0|  0|  13|          16|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0| 182|         205|          25|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+-----+-----------+-----+-----------+
    |    Name    | LUT | Input Size| Bits| Total Bits|
    +------------+-----+-----------+-----+-----------+
    |ap_NS_fsm   |  159|         36|    1|         36|
    |dst_TDATA   |   65|         13|    8|        104|
    |dst_TVALID  |   65|         13|    1|         13|
    +------------+-----+-----------+-----+-----------+
    |Total       |  289|         62|   10|        153|
    +------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  35|   0|   35|          0|
    |grp_mergeBuffer_Pipeline_10_fu_540_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_11_fu_563_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_12_fu_586_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_1_fu_332_ap_start_reg   |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_2_fu_356_ap_start_reg   |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_3_fu_379_ap_start_reg   |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_4_fu_402_ap_start_reg   |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_5_fu_425_ap_start_reg   |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_6_fu_448_ap_start_reg   |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_7_fu_471_ap_start_reg   |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_8_fu_494_ap_start_reg   |   1|   0|    1|          0|
    |grp_mergeBuffer_Pipeline_9_fu_517_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln139_reg_785                               |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |  48|   0|   48|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   mergeBuffer|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   mergeBuffer|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   mergeBuffer|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   mergeBuffer|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   mergeBuffer|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   mergeBuffer|  return value|
|dst_TDATA            |  out|    8|        axis|           dst|       pointer|
|dst_TVALID           |  out|    1|        axis|           dst|       pointer|
|dst_TREADY           |   in|    1|        axis|           dst|       pointer|
|buf0_0_address0      |  out|   10|   ap_memory|        buf0_0|         array|
|buf0_0_ce0           |  out|    1|   ap_memory|        buf0_0|         array|
|buf0_0_q0            |   in|    8|   ap_memory|        buf0_0|         array|
|buf0_1_address0      |  out|   10|   ap_memory|        buf0_1|         array|
|buf0_1_ce0           |  out|    1|   ap_memory|        buf0_1|         array|
|buf0_1_q0            |   in|    8|   ap_memory|        buf0_1|         array|
|buf0_2_address0      |  out|   10|   ap_memory|        buf0_2|         array|
|buf0_2_ce0           |  out|    1|   ap_memory|        buf0_2|         array|
|buf0_2_q0            |   in|    8|   ap_memory|        buf0_2|         array|
|buf0_3_address0      |  out|   10|   ap_memory|        buf0_3|         array|
|buf0_3_ce0           |  out|    1|   ap_memory|        buf0_3|         array|
|buf0_3_q0            |   in|    8|   ap_memory|        buf0_3|         array|
|buf0_4_address0      |  out|   10|   ap_memory|        buf0_4|         array|
|buf0_4_ce0           |  out|    1|   ap_memory|        buf0_4|         array|
|buf0_4_q0            |   in|    8|   ap_memory|        buf0_4|         array|
|buf0_5_address0      |  out|   10|   ap_memory|        buf0_5|         array|
|buf0_5_ce0           |  out|    1|   ap_memory|        buf0_5|         array|
|buf0_5_q0            |   in|    8|   ap_memory|        buf0_5|         array|
|buf0_6_address0      |  out|   10|   ap_memory|        buf0_6|         array|
|buf0_6_ce0           |  out|    1|   ap_memory|        buf0_6|         array|
|buf0_6_q0            |   in|    8|   ap_memory|        buf0_6|         array|
|buf0_7_address0      |  out|   10|   ap_memory|        buf0_7|         array|
|buf0_7_ce0           |  out|    1|   ap_memory|        buf0_7|         array|
|buf0_7_q0            |   in|    8|   ap_memory|        buf0_7|         array|
|size0                |   in|   16|     ap_none|         size0|        scalar|
|val_buf0_0_address0  |  out|   12|   ap_memory|    val_buf0_0|         array|
|val_buf0_0_ce0       |  out|    1|   ap_memory|    val_buf0_0|         array|
|val_buf0_0_q0        |   in|    8|   ap_memory|    val_buf0_0|         array|
|val_buf0_1_address0  |  out|   12|   ap_memory|    val_buf0_1|         array|
|val_buf0_1_ce0       |  out|    1|   ap_memory|    val_buf0_1|         array|
|val_buf0_1_q0        |   in|    8|   ap_memory|    val_buf0_1|         array|
|val_buf0_2_address0  |  out|   12|   ap_memory|    val_buf0_2|         array|
|val_buf0_2_ce0       |  out|    1|   ap_memory|    val_buf0_2|         array|
|val_buf0_2_q0        |   in|    8|   ap_memory|    val_buf0_2|         array|
|val_buf0_3_address0  |  out|   12|   ap_memory|    val_buf0_3|         array|
|val_buf0_3_ce0       |  out|    1|   ap_memory|    val_buf0_3|         array|
|val_buf0_3_q0        |   in|    8|   ap_memory|    val_buf0_3|         array|
|val_buf0_4_address0  |  out|   12|   ap_memory|    val_buf0_4|         array|
|val_buf0_4_ce0       |  out|    1|   ap_memory|    val_buf0_4|         array|
|val_buf0_4_q0        |   in|    8|   ap_memory|    val_buf0_4|         array|
|val_buf0_5_address0  |  out|   12|   ap_memory|    val_buf0_5|         array|
|val_buf0_5_ce0       |  out|    1|   ap_memory|    val_buf0_5|         array|
|val_buf0_5_q0        |   in|    8|   ap_memory|    val_buf0_5|         array|
|val_buf0_6_address0  |  out|   12|   ap_memory|    val_buf0_6|         array|
|val_buf0_6_ce0       |  out|    1|   ap_memory|    val_buf0_6|         array|
|val_buf0_6_q0        |   in|    8|   ap_memory|    val_buf0_6|         array|
|val_buf0_7_address0  |  out|   12|   ap_memory|    val_buf0_7|         array|
|val_buf0_7_ce0       |  out|    1|   ap_memory|    val_buf0_7|         array|
|val_buf0_7_q0        |   in|    8|   ap_memory|    val_buf0_7|         array|
|val_size0            |   in|   16|     ap_none|     val_size0|        scalar|
|buf1_0_address0      |  out|   10|   ap_memory|        buf1_0|         array|
|buf1_0_ce0           |  out|    1|   ap_memory|        buf1_0|         array|
|buf1_0_q0            |   in|    8|   ap_memory|        buf1_0|         array|
|buf1_1_address0      |  out|   10|   ap_memory|        buf1_1|         array|
|buf1_1_ce0           |  out|    1|   ap_memory|        buf1_1|         array|
|buf1_1_q0            |   in|    8|   ap_memory|        buf1_1|         array|
|buf1_2_address0      |  out|   10|   ap_memory|        buf1_2|         array|
|buf1_2_ce0           |  out|    1|   ap_memory|        buf1_2|         array|
|buf1_2_q0            |   in|    8|   ap_memory|        buf1_2|         array|
|buf1_3_address0      |  out|   10|   ap_memory|        buf1_3|         array|
|buf1_3_ce0           |  out|    1|   ap_memory|        buf1_3|         array|
|buf1_3_q0            |   in|    8|   ap_memory|        buf1_3|         array|
|buf1_4_address0      |  out|   10|   ap_memory|        buf1_4|         array|
|buf1_4_ce0           |  out|    1|   ap_memory|        buf1_4|         array|
|buf1_4_q0            |   in|    8|   ap_memory|        buf1_4|         array|
|buf1_5_address0      |  out|   10|   ap_memory|        buf1_5|         array|
|buf1_5_ce0           |  out|    1|   ap_memory|        buf1_5|         array|
|buf1_5_q0            |   in|    8|   ap_memory|        buf1_5|         array|
|buf1_6_address0      |  out|   10|   ap_memory|        buf1_6|         array|
|buf1_6_ce0           |  out|    1|   ap_memory|        buf1_6|         array|
|buf1_6_q0            |   in|    8|   ap_memory|        buf1_6|         array|
|buf1_7_address0      |  out|   10|   ap_memory|        buf1_7|         array|
|buf1_7_ce0           |  out|    1|   ap_memory|        buf1_7|         array|
|buf1_7_q0            |   in|    8|   ap_memory|        buf1_7|         array|
|size1                |   in|   16|     ap_none|         size1|        scalar|
|val_buf1_0_address0  |  out|   12|   ap_memory|    val_buf1_0|         array|
|val_buf1_0_ce0       |  out|    1|   ap_memory|    val_buf1_0|         array|
|val_buf1_0_q0        |   in|    8|   ap_memory|    val_buf1_0|         array|
|val_buf1_1_address0  |  out|   12|   ap_memory|    val_buf1_1|         array|
|val_buf1_1_ce0       |  out|    1|   ap_memory|    val_buf1_1|         array|
|val_buf1_1_q0        |   in|    8|   ap_memory|    val_buf1_1|         array|
|val_buf1_2_address0  |  out|   12|   ap_memory|    val_buf1_2|         array|
|val_buf1_2_ce0       |  out|    1|   ap_memory|    val_buf1_2|         array|
|val_buf1_2_q0        |   in|    8|   ap_memory|    val_buf1_2|         array|
|val_buf1_3_address0  |  out|   12|   ap_memory|    val_buf1_3|         array|
|val_buf1_3_ce0       |  out|    1|   ap_memory|    val_buf1_3|         array|
|val_buf1_3_q0        |   in|    8|   ap_memory|    val_buf1_3|         array|
|val_buf1_4_address0  |  out|   12|   ap_memory|    val_buf1_4|         array|
|val_buf1_4_ce0       |  out|    1|   ap_memory|    val_buf1_4|         array|
|val_buf1_4_q0        |   in|    8|   ap_memory|    val_buf1_4|         array|
|val_buf1_5_address0  |  out|   12|   ap_memory|    val_buf1_5|         array|
|val_buf1_5_ce0       |  out|    1|   ap_memory|    val_buf1_5|         array|
|val_buf1_5_q0        |   in|    8|   ap_memory|    val_buf1_5|         array|
|val_buf1_6_address0  |  out|   12|   ap_memory|    val_buf1_6|         array|
|val_buf1_6_ce0       |  out|    1|   ap_memory|    val_buf1_6|         array|
|val_buf1_6_q0        |   in|    8|   ap_memory|    val_buf1_6|         array|
|val_buf1_7_address0  |  out|   12|   ap_memory|    val_buf1_7|         array|
|val_buf1_7_ce0       |  out|    1|   ap_memory|    val_buf1_7|         array|
|val_buf1_7_q0        |   in|    8|   ap_memory|    val_buf1_7|         array|
|val_size1            |   in|   16|     ap_none|     val_size1|        scalar|
|buf2_0_address0      |  out|   10|   ap_memory|        buf2_0|         array|
|buf2_0_ce0           |  out|    1|   ap_memory|        buf2_0|         array|
|buf2_0_q0            |   in|    8|   ap_memory|        buf2_0|         array|
|buf2_1_address0      |  out|   10|   ap_memory|        buf2_1|         array|
|buf2_1_ce0           |  out|    1|   ap_memory|        buf2_1|         array|
|buf2_1_q0            |   in|    8|   ap_memory|        buf2_1|         array|
|buf2_2_address0      |  out|   10|   ap_memory|        buf2_2|         array|
|buf2_2_ce0           |  out|    1|   ap_memory|        buf2_2|         array|
|buf2_2_q0            |   in|    8|   ap_memory|        buf2_2|         array|
|buf2_3_address0      |  out|   10|   ap_memory|        buf2_3|         array|
|buf2_3_ce0           |  out|    1|   ap_memory|        buf2_3|         array|
|buf2_3_q0            |   in|    8|   ap_memory|        buf2_3|         array|
|buf2_4_address0      |  out|   10|   ap_memory|        buf2_4|         array|
|buf2_4_ce0           |  out|    1|   ap_memory|        buf2_4|         array|
|buf2_4_q0            |   in|    8|   ap_memory|        buf2_4|         array|
|buf2_5_address0      |  out|   10|   ap_memory|        buf2_5|         array|
|buf2_5_ce0           |  out|    1|   ap_memory|        buf2_5|         array|
|buf2_5_q0            |   in|    8|   ap_memory|        buf2_5|         array|
|buf2_6_address0      |  out|   10|   ap_memory|        buf2_6|         array|
|buf2_6_ce0           |  out|    1|   ap_memory|        buf2_6|         array|
|buf2_6_q0            |   in|    8|   ap_memory|        buf2_6|         array|
|buf2_7_address0      |  out|   10|   ap_memory|        buf2_7|         array|
|buf2_7_ce0           |  out|    1|   ap_memory|        buf2_7|         array|
|buf2_7_q0            |   in|    8|   ap_memory|        buf2_7|         array|
|size2                |   in|   16|     ap_none|         size2|        scalar|
|val_buf2_0_address0  |  out|   12|   ap_memory|    val_buf2_0|         array|
|val_buf2_0_ce0       |  out|    1|   ap_memory|    val_buf2_0|         array|
|val_buf2_0_q0        |   in|    8|   ap_memory|    val_buf2_0|         array|
|val_buf2_1_address0  |  out|   12|   ap_memory|    val_buf2_1|         array|
|val_buf2_1_ce0       |  out|    1|   ap_memory|    val_buf2_1|         array|
|val_buf2_1_q0        |   in|    8|   ap_memory|    val_buf2_1|         array|
|val_buf2_2_address0  |  out|   12|   ap_memory|    val_buf2_2|         array|
|val_buf2_2_ce0       |  out|    1|   ap_memory|    val_buf2_2|         array|
|val_buf2_2_q0        |   in|    8|   ap_memory|    val_buf2_2|         array|
|val_buf2_3_address0  |  out|   12|   ap_memory|    val_buf2_3|         array|
|val_buf2_3_ce0       |  out|    1|   ap_memory|    val_buf2_3|         array|
|val_buf2_3_q0        |   in|    8|   ap_memory|    val_buf2_3|         array|
|val_buf2_4_address0  |  out|   12|   ap_memory|    val_buf2_4|         array|
|val_buf2_4_ce0       |  out|    1|   ap_memory|    val_buf2_4|         array|
|val_buf2_4_q0        |   in|    8|   ap_memory|    val_buf2_4|         array|
|val_buf2_5_address0  |  out|   12|   ap_memory|    val_buf2_5|         array|
|val_buf2_5_ce0       |  out|    1|   ap_memory|    val_buf2_5|         array|
|val_buf2_5_q0        |   in|    8|   ap_memory|    val_buf2_5|         array|
|val_buf2_6_address0  |  out|   12|   ap_memory|    val_buf2_6|         array|
|val_buf2_6_ce0       |  out|    1|   ap_memory|    val_buf2_6|         array|
|val_buf2_6_q0        |   in|    8|   ap_memory|    val_buf2_6|         array|
|val_buf2_7_address0  |  out|   12|   ap_memory|    val_buf2_7|         array|
|val_buf2_7_ce0       |  out|    1|   ap_memory|    val_buf2_7|         array|
|val_buf2_7_q0        |   in|    8|   ap_memory|    val_buf2_7|         array|
|val_size2            |   in|   16|     ap_none|     val_size2|        scalar|
|buf3_0_address0      |  out|   10|   ap_memory|        buf3_0|         array|
|buf3_0_ce0           |  out|    1|   ap_memory|        buf3_0|         array|
|buf3_0_q0            |   in|    8|   ap_memory|        buf3_0|         array|
|buf3_1_address0      |  out|   10|   ap_memory|        buf3_1|         array|
|buf3_1_ce0           |  out|    1|   ap_memory|        buf3_1|         array|
|buf3_1_q0            |   in|    8|   ap_memory|        buf3_1|         array|
|buf3_2_address0      |  out|   10|   ap_memory|        buf3_2|         array|
|buf3_2_ce0           |  out|    1|   ap_memory|        buf3_2|         array|
|buf3_2_q0            |   in|    8|   ap_memory|        buf3_2|         array|
|buf3_3_address0      |  out|   10|   ap_memory|        buf3_3|         array|
|buf3_3_ce0           |  out|    1|   ap_memory|        buf3_3|         array|
|buf3_3_q0            |   in|    8|   ap_memory|        buf3_3|         array|
|buf3_4_address0      |  out|   10|   ap_memory|        buf3_4|         array|
|buf3_4_ce0           |  out|    1|   ap_memory|        buf3_4|         array|
|buf3_4_q0            |   in|    8|   ap_memory|        buf3_4|         array|
|buf3_5_address0      |  out|   10|   ap_memory|        buf3_5|         array|
|buf3_5_ce0           |  out|    1|   ap_memory|        buf3_5|         array|
|buf3_5_q0            |   in|    8|   ap_memory|        buf3_5|         array|
|buf3_6_address0      |  out|   10|   ap_memory|        buf3_6|         array|
|buf3_6_ce0           |  out|    1|   ap_memory|        buf3_6|         array|
|buf3_6_q0            |   in|    8|   ap_memory|        buf3_6|         array|
|buf3_7_address0      |  out|   10|   ap_memory|        buf3_7|         array|
|buf3_7_ce0           |  out|    1|   ap_memory|        buf3_7|         array|
|buf3_7_q0            |   in|    8|   ap_memory|        buf3_7|         array|
|size3                |   in|   16|     ap_none|         size3|        scalar|
|val_buf3_0_address0  |  out|   12|   ap_memory|    val_buf3_0|         array|
|val_buf3_0_ce0       |  out|    1|   ap_memory|    val_buf3_0|         array|
|val_buf3_0_q0        |   in|    8|   ap_memory|    val_buf3_0|         array|
|val_buf3_1_address0  |  out|   12|   ap_memory|    val_buf3_1|         array|
|val_buf3_1_ce0       |  out|    1|   ap_memory|    val_buf3_1|         array|
|val_buf3_1_q0        |   in|    8|   ap_memory|    val_buf3_1|         array|
|val_buf3_2_address0  |  out|   12|   ap_memory|    val_buf3_2|         array|
|val_buf3_2_ce0       |  out|    1|   ap_memory|    val_buf3_2|         array|
|val_buf3_2_q0        |   in|    8|   ap_memory|    val_buf3_2|         array|
|val_buf3_3_address0  |  out|   12|   ap_memory|    val_buf3_3|         array|
|val_buf3_3_ce0       |  out|    1|   ap_memory|    val_buf3_3|         array|
|val_buf3_3_q0        |   in|    8|   ap_memory|    val_buf3_3|         array|
|val_buf3_4_address0  |  out|   12|   ap_memory|    val_buf3_4|         array|
|val_buf3_4_ce0       |  out|    1|   ap_memory|    val_buf3_4|         array|
|val_buf3_4_q0        |   in|    8|   ap_memory|    val_buf3_4|         array|
|val_buf3_5_address0  |  out|   12|   ap_memory|    val_buf3_5|         array|
|val_buf3_5_ce0       |  out|    1|   ap_memory|    val_buf3_5|         array|
|val_buf3_5_q0        |   in|    8|   ap_memory|    val_buf3_5|         array|
|val_buf3_6_address0  |  out|   12|   ap_memory|    val_buf3_6|         array|
|val_buf3_6_ce0       |  out|    1|   ap_memory|    val_buf3_6|         array|
|val_buf3_6_q0        |   in|    8|   ap_memory|    val_buf3_6|         array|
|val_buf3_7_address0  |  out|   12|   ap_memory|    val_buf3_7|         array|
|val_buf3_7_ce0       |  out|    1|   ap_memory|    val_buf3_7|         array|
|val_buf3_7_q0        |   in|    8|   ap_memory|    val_buf3_7|         array|
|val_size3            |   in|   16|     ap_none|     val_size3|        scalar|
|buf4_0_address0      |  out|   10|   ap_memory|        buf4_0|         array|
|buf4_0_ce0           |  out|    1|   ap_memory|        buf4_0|         array|
|buf4_0_q0            |   in|    8|   ap_memory|        buf4_0|         array|
|buf4_1_address0      |  out|   10|   ap_memory|        buf4_1|         array|
|buf4_1_ce0           |  out|    1|   ap_memory|        buf4_1|         array|
|buf4_1_q0            |   in|    8|   ap_memory|        buf4_1|         array|
|buf4_2_address0      |  out|   10|   ap_memory|        buf4_2|         array|
|buf4_2_ce0           |  out|    1|   ap_memory|        buf4_2|         array|
|buf4_2_q0            |   in|    8|   ap_memory|        buf4_2|         array|
|buf4_3_address0      |  out|   10|   ap_memory|        buf4_3|         array|
|buf4_3_ce0           |  out|    1|   ap_memory|        buf4_3|         array|
|buf4_3_q0            |   in|    8|   ap_memory|        buf4_3|         array|
|buf4_4_address0      |  out|   10|   ap_memory|        buf4_4|         array|
|buf4_4_ce0           |  out|    1|   ap_memory|        buf4_4|         array|
|buf4_4_q0            |   in|    8|   ap_memory|        buf4_4|         array|
|buf4_5_address0      |  out|   10|   ap_memory|        buf4_5|         array|
|buf4_5_ce0           |  out|    1|   ap_memory|        buf4_5|         array|
|buf4_5_q0            |   in|    8|   ap_memory|        buf4_5|         array|
|buf4_6_address0      |  out|   10|   ap_memory|        buf4_6|         array|
|buf4_6_ce0           |  out|    1|   ap_memory|        buf4_6|         array|
|buf4_6_q0            |   in|    8|   ap_memory|        buf4_6|         array|
|buf4_7_address0      |  out|   10|   ap_memory|        buf4_7|         array|
|buf4_7_ce0           |  out|    1|   ap_memory|        buf4_7|         array|
|buf4_7_q0            |   in|    8|   ap_memory|        buf4_7|         array|
|size4                |   in|   16|     ap_none|         size4|        scalar|
|val_buf4_0_address0  |  out|   12|   ap_memory|    val_buf4_0|         array|
|val_buf4_0_ce0       |  out|    1|   ap_memory|    val_buf4_0|         array|
|val_buf4_0_q0        |   in|    8|   ap_memory|    val_buf4_0|         array|
|val_buf4_1_address0  |  out|   12|   ap_memory|    val_buf4_1|         array|
|val_buf4_1_ce0       |  out|    1|   ap_memory|    val_buf4_1|         array|
|val_buf4_1_q0        |   in|    8|   ap_memory|    val_buf4_1|         array|
|val_buf4_2_address0  |  out|   12|   ap_memory|    val_buf4_2|         array|
|val_buf4_2_ce0       |  out|    1|   ap_memory|    val_buf4_2|         array|
|val_buf4_2_q0        |   in|    8|   ap_memory|    val_buf4_2|         array|
|val_buf4_3_address0  |  out|   12|   ap_memory|    val_buf4_3|         array|
|val_buf4_3_ce0       |  out|    1|   ap_memory|    val_buf4_3|         array|
|val_buf4_3_q0        |   in|    8|   ap_memory|    val_buf4_3|         array|
|val_buf4_4_address0  |  out|   12|   ap_memory|    val_buf4_4|         array|
|val_buf4_4_ce0       |  out|    1|   ap_memory|    val_buf4_4|         array|
|val_buf4_4_q0        |   in|    8|   ap_memory|    val_buf4_4|         array|
|val_buf4_5_address0  |  out|   12|   ap_memory|    val_buf4_5|         array|
|val_buf4_5_ce0       |  out|    1|   ap_memory|    val_buf4_5|         array|
|val_buf4_5_q0        |   in|    8|   ap_memory|    val_buf4_5|         array|
|val_buf4_6_address0  |  out|   12|   ap_memory|    val_buf4_6|         array|
|val_buf4_6_ce0       |  out|    1|   ap_memory|    val_buf4_6|         array|
|val_buf4_6_q0        |   in|    8|   ap_memory|    val_buf4_6|         array|
|val_buf4_7_address0  |  out|   12|   ap_memory|    val_buf4_7|         array|
|val_buf4_7_ce0       |  out|    1|   ap_memory|    val_buf4_7|         array|
|val_buf4_7_q0        |   in|    8|   ap_memory|    val_buf4_7|         array|
|val_size4            |   in|   16|     ap_none|     val_size4|        scalar|
|buf5_0_address0      |  out|   10|   ap_memory|        buf5_0|         array|
|buf5_0_ce0           |  out|    1|   ap_memory|        buf5_0|         array|
|buf5_0_q0            |   in|    8|   ap_memory|        buf5_0|         array|
|buf5_1_address0      |  out|   10|   ap_memory|        buf5_1|         array|
|buf5_1_ce0           |  out|    1|   ap_memory|        buf5_1|         array|
|buf5_1_q0            |   in|    8|   ap_memory|        buf5_1|         array|
|buf5_2_address0      |  out|   10|   ap_memory|        buf5_2|         array|
|buf5_2_ce0           |  out|    1|   ap_memory|        buf5_2|         array|
|buf5_2_q0            |   in|    8|   ap_memory|        buf5_2|         array|
|buf5_3_address0      |  out|   10|   ap_memory|        buf5_3|         array|
|buf5_3_ce0           |  out|    1|   ap_memory|        buf5_3|         array|
|buf5_3_q0            |   in|    8|   ap_memory|        buf5_3|         array|
|buf5_4_address0      |  out|   10|   ap_memory|        buf5_4|         array|
|buf5_4_ce0           |  out|    1|   ap_memory|        buf5_4|         array|
|buf5_4_q0            |   in|    8|   ap_memory|        buf5_4|         array|
|buf5_5_address0      |  out|   10|   ap_memory|        buf5_5|         array|
|buf5_5_ce0           |  out|    1|   ap_memory|        buf5_5|         array|
|buf5_5_q0            |   in|    8|   ap_memory|        buf5_5|         array|
|buf5_6_address0      |  out|   10|   ap_memory|        buf5_6|         array|
|buf5_6_ce0           |  out|    1|   ap_memory|        buf5_6|         array|
|buf5_6_q0            |   in|    8|   ap_memory|        buf5_6|         array|
|buf5_7_address0      |  out|   10|   ap_memory|        buf5_7|         array|
|buf5_7_ce0           |  out|    1|   ap_memory|        buf5_7|         array|
|buf5_7_q0            |   in|    8|   ap_memory|        buf5_7|         array|
|size5                |   in|   16|     ap_none|         size5|        scalar|
|val_buf5_0_address0  |  out|   12|   ap_memory|    val_buf5_0|         array|
|val_buf5_0_ce0       |  out|    1|   ap_memory|    val_buf5_0|         array|
|val_buf5_0_q0        |   in|    8|   ap_memory|    val_buf5_0|         array|
|val_buf5_1_address0  |  out|   12|   ap_memory|    val_buf5_1|         array|
|val_buf5_1_ce0       |  out|    1|   ap_memory|    val_buf5_1|         array|
|val_buf5_1_q0        |   in|    8|   ap_memory|    val_buf5_1|         array|
|val_buf5_2_address0  |  out|   12|   ap_memory|    val_buf5_2|         array|
|val_buf5_2_ce0       |  out|    1|   ap_memory|    val_buf5_2|         array|
|val_buf5_2_q0        |   in|    8|   ap_memory|    val_buf5_2|         array|
|val_buf5_3_address0  |  out|   12|   ap_memory|    val_buf5_3|         array|
|val_buf5_3_ce0       |  out|    1|   ap_memory|    val_buf5_3|         array|
|val_buf5_3_q0        |   in|    8|   ap_memory|    val_buf5_3|         array|
|val_buf5_4_address0  |  out|   12|   ap_memory|    val_buf5_4|         array|
|val_buf5_4_ce0       |  out|    1|   ap_memory|    val_buf5_4|         array|
|val_buf5_4_q0        |   in|    8|   ap_memory|    val_buf5_4|         array|
|val_buf5_5_address0  |  out|   12|   ap_memory|    val_buf5_5|         array|
|val_buf5_5_ce0       |  out|    1|   ap_memory|    val_buf5_5|         array|
|val_buf5_5_q0        |   in|    8|   ap_memory|    val_buf5_5|         array|
|val_buf5_6_address0  |  out|   12|   ap_memory|    val_buf5_6|         array|
|val_buf5_6_ce0       |  out|    1|   ap_memory|    val_buf5_6|         array|
|val_buf5_6_q0        |   in|    8|   ap_memory|    val_buf5_6|         array|
|val_buf5_7_address0  |  out|   12|   ap_memory|    val_buf5_7|         array|
|val_buf5_7_ce0       |  out|    1|   ap_memory|    val_buf5_7|         array|
|val_buf5_7_q0        |   in|    8|   ap_memory|    val_buf5_7|         array|
|val_size5            |   in|   16|     ap_none|     val_size5|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 15 
15 --> 16 18 
16 --> 17 
17 --> 18 
18 --> 19 21 
19 --> 20 
20 --> 21 
21 --> 22 24 
22 --> 23 
23 --> 24 
24 --> 25 27 
25 --> 26 
26 --> 27 
27 --> 28 30 
28 --> 29 
29 --> 30 
30 --> 31 33 
31 --> 32 
32 --> 33 
33 --> 34 35 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%val_size5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size5" [top.cpp:95]   --->   Operation 37 'read' 'val_size5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%size5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size5" [top.cpp:95]   --->   Operation 38 'read' 'size5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%val_size4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size4" [top.cpp:95]   --->   Operation 39 'read' 'val_size4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%size4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size4" [top.cpp:95]   --->   Operation 40 'read' 'size4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%val_size3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size3" [top.cpp:95]   --->   Operation 41 'read' 'val_size3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%size3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size3" [top.cpp:95]   --->   Operation 42 'read' 'size3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%val_size2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size2" [top.cpp:95]   --->   Operation 43 'read' 'val_size2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%size2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size2" [top.cpp:95]   --->   Operation 44 'read' 'size2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%val_size1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size1" [top.cpp:95]   --->   Operation 45 'read' 'val_size1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%size1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size1" [top.cpp:95]   --->   Operation 46 'read' 'size1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%val_size0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size0" [top.cpp:95]   --->   Operation 47 'read' 'val_size0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%size0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size0" [top.cpp:95]   --->   Operation 48 'read' 'size0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.42ns)   --->   "%icmp_ln95 = icmp_eq  i16 %size0_read, i16 0" [top.cpp:95]   --->   Operation 49 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %if.then, void %if.end" [top.cpp:95]   --->   Operation 50 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 51 'wait' 'empty' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_1, i8 %buf0_0, i8 %buf0_1, i8 %buf0_2, i8 %buf0_3, i8 %buf0_4, i8 %buf0_5, i8 %buf0_6, i8 %buf0_7, i8 %dst, i16 %size0_read" [top.cpp:95]   --->   Operation 52 'call' 'call_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 53 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_1, i8 %buf0_0, i8 %buf0_1, i8 %buf0_2, i8 %buf0_3, i8 %buf0_4, i8 %buf0_5, i8 %buf0_6, i8 %buf0_7, i8 %dst, i16 %size0_read" [top.cpp:95]   --->   Operation 53 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.42ns)   --->   "%icmp_ln99 = icmp_eq  i16 %val_size0_read, i16 0" [top.cpp:99]   --->   Operation 56 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %if.then5, void %if.end10" [top.cpp:99]   --->   Operation 57 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_35 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_2, i8 %val_buf0_0, i8 %val_buf0_1, i8 %val_buf0_2, i8 %val_buf0_3, i8 %val_buf0_4, i8 %val_buf0_5, i8 %val_buf0_6, i8 %val_buf0_7, i8 %dst, i16 %val_size0_read" [top.cpp:95]   --->   Operation 59 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.55>
ST_5 : Operation 60 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_2, i8 %val_buf0_0, i8 %val_buf0_1, i8 %val_buf0_2, i8 %val_buf0_3, i8 %val_buf0_4, i8 %val_buf0_5, i8 %val_buf0_6, i8 %val_buf0_7, i8 %dst, i16 %val_size0_read" [top.cpp:95]   --->   Operation 60 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.42>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 61 'wait' 'empty_36' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end10"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.42ns)   --->   "%icmp_ln103 = icmp_eq  i16 %size1_read, i16 0" [top.cpp:103]   --->   Operation 63 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %if.then13, void %if.end18" [top.cpp:103]   --->   Operation 64 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_3, i8 %buf1_0, i8 %buf1_1, i8 %buf1_2, i8 %buf1_3, i8 %buf1_4, i8 %buf1_5, i8 %buf1_6, i8 %buf1_7, i8 %dst, i16 %size1_read" [top.cpp:95]   --->   Operation 66 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.55>
ST_8 : Operation 67 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_3, i8 %buf1_0, i8 %buf1_1, i8 %buf1_2, i8 %buf1_3, i8 %buf1_4, i8 %buf1_5, i8 %buf1_6, i8 %buf1_7, i8 %dst, i16 %size1_read" [top.cpp:95]   --->   Operation 67 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.42>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 68 'wait' 'empty_38' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end18"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (2.42ns)   --->   "%icmp_ln107 = icmp_eq  i16 %val_size1_read, i16 0" [top.cpp:107]   --->   Operation 70 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %if.then21, void %if.end26" [top.cpp:107]   --->   Operation 71 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 72 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_4, i8 %val_buf1_0, i8 %val_buf1_1, i8 %val_buf1_2, i8 %val_buf1_3, i8 %val_buf1_4, i8 %val_buf1_5, i8 %val_buf1_6, i8 %val_buf1_7, i8 %dst, i16 %val_size1_read" [top.cpp:95]   --->   Operation 73 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.55>
ST_11 : Operation 74 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_4, i8 %val_buf1_0, i8 %val_buf1_1, i8 %val_buf1_2, i8 %val_buf1_3, i8 %val_buf1_4, i8 %val_buf1_5, i8 %val_buf1_6, i8 %val_buf1_7, i8 %dst, i16 %val_size1_read" [top.cpp:95]   --->   Operation 74 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.42>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 75 'wait' 'empty_40' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end26"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (2.42ns)   --->   "%icmp_ln111 = icmp_eq  i16 %size2_read, i16 0" [top.cpp:111]   --->   Operation 77 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %if.then29, void %if.end34" [top.cpp:111]   --->   Operation 78 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_5, i8 %buf2_0, i8 %buf2_1, i8 %buf2_2, i8 %buf2_3, i8 %buf2_4, i8 %buf2_5, i8 %buf2_6, i8 %buf2_7, i8 %dst, i16 %size2_read" [top.cpp:95]   --->   Operation 80 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.55>
ST_14 : Operation 81 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_5, i8 %buf2_0, i8 %buf2_1, i8 %buf2_2, i8 %buf2_3, i8 %buf2_4, i8 %buf2_5, i8 %buf2_6, i8 %buf2_7, i8 %dst, i16 %size2_read" [top.cpp:95]   --->   Operation 81 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.42>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_42' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end34"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (2.42ns)   --->   "%icmp_ln115 = icmp_eq  i16 %val_size2_read, i16 0" [top.cpp:115]   --->   Operation 84 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %if.then37, void %if.end42" [top.cpp:115]   --->   Operation 85 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 86 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_6, i8 %val_buf2_0, i8 %val_buf2_1, i8 %val_buf2_2, i8 %val_buf2_3, i8 %val_buf2_4, i8 %val_buf2_5, i8 %val_buf2_6, i8 %val_buf2_7, i8 %dst, i16 %val_size2_read" [top.cpp:95]   --->   Operation 87 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.55>
ST_17 : Operation 88 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_6, i8 %val_buf2_0, i8 %val_buf2_1, i8 %val_buf2_2, i8 %val_buf2_3, i8 %val_buf2_4, i8 %val_buf2_5, i8 %val_buf2_6, i8 %val_buf2_7, i8 %dst, i16 %val_size2_read" [top.cpp:95]   --->   Operation 88 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.42>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%empty_44 = wait i32 @_ssdm_op_Wait"   --->   Operation 89 'wait' 'empty_44' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end42"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (2.42ns)   --->   "%icmp_ln119 = icmp_eq  i16 %size3_read, i16 0" [top.cpp:119]   --->   Operation 91 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %if.then45, void %if.end50" [top.cpp:119]   --->   Operation 92 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 93 'wait' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_7, i8 %buf3_0, i8 %buf3_1, i8 %buf3_2, i8 %buf3_3, i8 %buf3_4, i8 %buf3_5, i8 %buf3_6, i8 %buf3_7, i8 %dst, i16 %size3_read" [top.cpp:95]   --->   Operation 94 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.55>
ST_20 : Operation 95 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_7, i8 %buf3_0, i8 %buf3_1, i8 %buf3_2, i8 %buf3_3, i8 %buf3_4, i8 %buf3_5, i8 %buf3_6, i8 %buf3_7, i8 %dst, i16 %size3_read" [top.cpp:95]   --->   Operation 95 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.42>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 96 'wait' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end50"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (2.42ns)   --->   "%icmp_ln123 = icmp_eq  i16 %val_size3_read, i16 0" [top.cpp:123]   --->   Operation 98 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %if.then53, void %if.end58" [top.cpp:123]   --->   Operation 99 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 100 'wait' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_8, i8 %val_buf3_0, i8 %val_buf3_1, i8 %val_buf3_2, i8 %val_buf3_3, i8 %val_buf3_4, i8 %val_buf3_5, i8 %val_buf3_6, i8 %val_buf3_7, i8 %dst, i16 %val_size3_read" [top.cpp:95]   --->   Operation 101 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.55>
ST_23 : Operation 102 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_8, i8 %val_buf3_0, i8 %val_buf3_1, i8 %val_buf3_2, i8 %val_buf3_3, i8 %val_buf3_4, i8 %val_buf3_5, i8 %val_buf3_6, i8 %val_buf3_7, i8 %dst, i16 %val_size3_read" [top.cpp:95]   --->   Operation 102 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.42>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%empty_48 = wait i32 @_ssdm_op_Wait"   --->   Operation 103 'wait' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end58"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_24 : Operation 105 [1/1] (2.42ns)   --->   "%icmp_ln127 = icmp_eq  i16 %size4_read, i16 0" [top.cpp:127]   --->   Operation 105 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %if.then61, void %if.end66" [top.cpp:127]   --->   Operation 106 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%empty_49 = wait i32 @_ssdm_op_Wait"   --->   Operation 107 'wait' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_9, i8 %buf4_0, i8 %buf4_1, i8 %buf4_2, i8 %buf4_3, i8 %buf4_4, i8 %buf4_5, i8 %buf4_6, i8 %buf4_7, i8 %dst, i16 %size4_read" [top.cpp:95]   --->   Operation 108 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 5.55>
ST_26 : Operation 109 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_9, i8 %buf4_0, i8 %buf4_1, i8 %buf4_2, i8 %buf4_3, i8 %buf4_4, i8 %buf4_5, i8 %buf4_6, i8 %buf4_7, i8 %dst, i16 %size4_read" [top.cpp:95]   --->   Operation 109 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.42>
ST_27 : Operation 110 [1/1] (0.00ns)   --->   "%empty_50 = wait i32 @_ssdm_op_Wait"   --->   Operation 110 'wait' 'empty_50' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end66"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (2.42ns)   --->   "%icmp_ln131 = icmp_eq  i16 %val_size4_read, i16 0" [top.cpp:131]   --->   Operation 112 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %if.then69, void %if.end74" [top.cpp:131]   --->   Operation 113 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 114 [1/1] (0.00ns)   --->   "%empty_51 = wait i32 @_ssdm_op_Wait"   --->   Operation 114 'wait' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_10, i8 %val_buf4_0, i8 %val_buf4_1, i8 %val_buf4_2, i8 %val_buf4_3, i8 %val_buf4_4, i8 %val_buf4_5, i8 %val_buf4_6, i8 %val_buf4_7, i8 %dst, i16 %val_size4_read" [top.cpp:95]   --->   Operation 115 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 5.55>
ST_29 : Operation 116 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_10, i8 %val_buf4_0, i8 %val_buf4_1, i8 %val_buf4_2, i8 %val_buf4_3, i8 %val_buf4_4, i8 %val_buf4_5, i8 %val_buf4_6, i8 %val_buf4_7, i8 %dst, i16 %val_size4_read" [top.cpp:95]   --->   Operation 116 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 2.42>
ST_30 : Operation 117 [1/1] (0.00ns)   --->   "%empty_52 = wait i32 @_ssdm_op_Wait"   --->   Operation 117 'wait' 'empty_52' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 119 [1/1] (2.42ns)   --->   "%icmp_ln135 = icmp_eq  i16 %size5_read, i16 0" [top.cpp:135]   --->   Operation 119 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.then77, void %if.end82" [top.cpp:135]   --->   Operation 120 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 121 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 121 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_11, i8 %buf5_0, i8 %buf5_1, i8 %buf5_2, i8 %buf5_3, i8 %buf5_4, i8 %buf5_5, i8 %buf5_6, i8 %buf5_7, i8 %dst, i16 %size5_read" [top.cpp:95]   --->   Operation 122 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 5.55>
ST_32 : Operation 123 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_11, i8 %buf5_0, i8 %buf5_1, i8 %buf5_2, i8 %buf5_3, i8 %buf5_4, i8 %buf5_5, i8 %buf5_6, i8 %buf5_7, i8 %dst, i16 %size5_read" [top.cpp:95]   --->   Operation 123 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 2.42>
ST_33 : Operation 124 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 124 'wait' 'empty_54' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_33 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end82"   --->   Operation 125 'br' 'br_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_33 : Operation 126 [1/1] (2.42ns)   --->   "%icmp_ln139 = icmp_eq  i16 %val_size5_read, i16 0" [top.cpp:139]   --->   Operation 126 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %if.then85, void %if.end90" [top.cpp:139]   --->   Operation 127 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 128 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 128 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_12, i8 %val_buf5_0, i8 %val_buf5_1, i8 %val_buf5_2, i8 %val_buf5_3, i8 %val_buf5_4, i8 %val_buf5_5, i8 %val_buf5_6, i8 %val_buf5_7, i8 %dst, i16 %val_size5_read" [top.cpp:95]   --->   Operation 129 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 5.55>
ST_35 : Operation 130 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_12, i8 %val_buf5_0, i8 %val_buf5_1, i8 %val_buf5_2, i8 %val_buf5_3, i8 %val_buf5_4, i8 %val_buf5_5, i8 %val_buf5_6, i8 %val_buf5_7, i8 %dst, i16 %val_size5_read" [top.cpp:95]   --->   Operation 130 'call' 'call_ln95' <Predicate = (!icmp_ln139)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end90"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_35 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [top.cpp:143]   --->   Operation 132 'ret' 'ret_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ buf0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ size0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_buf0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_size0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ size1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_buf1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_size1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ size2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_buf2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_size2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ size3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_buf3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_size3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf4_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ size4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_buf4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf4_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_size4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf5_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf5_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf5_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf5_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ size5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_buf5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf5_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf5_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf5_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf5_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_size5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000]
val_size5_read    (read         ) [ 001111111111111111111111111111111111]
size5_read        (read         ) [ 001111111111111111111111111111111000]
val_size4_read    (read         ) [ 001111111111111111111111111111000000]
size4_read        (read         ) [ 001111111111111111111111111000000000]
val_size3_read    (read         ) [ 001111111111111111111111000000000000]
size3_read        (read         ) [ 001111111111111111111000000000000000]
val_size2_read    (read         ) [ 001111111111111111000000000000000000]
size2_read        (read         ) [ 001111111111111000000000000000000000]
val_size1_read    (read         ) [ 001111111111000000000000000000000000]
size1_read        (read         ) [ 001111111000000000000000000000000000]
val_size0_read    (read         ) [ 001111000000000000000000000000000000]
size0_read        (read         ) [ 001000000000000000000000000000000000]
icmp_ln95         (icmp         ) [ 011100000000000000000000000000000000]
br_ln95           (br           ) [ 000000000000000000000000000000000000]
empty             (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_34          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln99         (icmp         ) [ 000111100000000000000000000000000000]
br_ln99           (br           ) [ 000000000000000000000000000000000000]
empty_35          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_36          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln103        (icmp         ) [ 000000111100000000000000000000000000]
br_ln103          (br           ) [ 000000000000000000000000000000000000]
empty_37          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_38          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln107        (icmp         ) [ 000000000111100000000000000000000000]
br_ln107          (br           ) [ 000000000000000000000000000000000000]
empty_39          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_40          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln111        (icmp         ) [ 000000000000111100000000000000000000]
br_ln111          (br           ) [ 000000000000000000000000000000000000]
empty_41          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_42          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln115        (icmp         ) [ 000000000000000111100000000000000000]
br_ln115          (br           ) [ 000000000000000000000000000000000000]
empty_43          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_44          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln119        (icmp         ) [ 000000000000000000111100000000000000]
br_ln119          (br           ) [ 000000000000000000000000000000000000]
empty_45          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_46          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln123        (icmp         ) [ 000000000000000000000111100000000000]
br_ln123          (br           ) [ 000000000000000000000000000000000000]
empty_47          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_48          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln127        (icmp         ) [ 000000000000000000000000111100000000]
br_ln127          (br           ) [ 000000000000000000000000000000000000]
empty_49          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_50          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln131        (icmp         ) [ 000000000000000000000000000111100000]
br_ln131          (br           ) [ 000000000000000000000000000000000000]
empty_51          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_52          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln135        (icmp         ) [ 000000000000000000000000000000111100]
br_ln135          (br           ) [ 000000000000000000000000000000000000]
empty_53          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
empty_54          (wait         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
icmp_ln139        (icmp         ) [ 000000000000000000000000000000000111]
br_ln139          (br           ) [ 000000000000000000000000000000000000]
empty_55          (wait         ) [ 000000000000000000000000000000000000]
call_ln95         (call         ) [ 000000000000000000000000000000000000]
br_ln0            (br           ) [ 000000000000000000000000000000000000]
ret_ln143         (ret          ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf0_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf0_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf0_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf0_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="size0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="val_buf0_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="val_buf0_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="val_buf0_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="val_buf0_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="val_buf0_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="val_buf0_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="val_buf0_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="val_buf0_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="val_size0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_size0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buf1_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buf1_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buf1_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buf1_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buf1_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buf1_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="buf1_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="buf1_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="size1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="val_buf1_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="val_buf1_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="val_buf1_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="val_buf1_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="val_buf1_4">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="val_buf1_5">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="val_buf1_6">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="val_buf1_7">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="val_size1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_size1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="buf2_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="buf2_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="buf2_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="buf2_3">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="buf2_4">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="buf2_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="buf2_6">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="buf2_7">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="size2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="val_buf2_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="val_buf2_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="val_buf2_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="val_buf2_3">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="val_buf2_4">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="val_buf2_5">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="val_buf2_6">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="val_buf2_7">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="val_size2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_size2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="buf3_0">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="buf3_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="buf3_2">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="buf3_3">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="buf3_4">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="buf3_5">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="buf3_6">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="buf3_7">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf3_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="size3">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="val_buf3_0">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="val_buf3_1">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="val_buf3_2">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="val_buf3_3">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="val_buf3_4">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="val_buf3_5">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="val_buf3_6">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="val_buf3_7">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf3_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="val_size3">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_size3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="buf4_0">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="buf4_1">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="buf4_2">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="buf4_3">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="buf4_4">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="buf4_5">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="buf4_6">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="buf4_7">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf4_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="size4">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size4"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="val_buf4_0">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="val_buf4_1">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="val_buf4_2">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="val_buf4_3">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="val_buf4_4">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="val_buf4_5">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="val_buf4_6">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="val_buf4_7">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf4_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="val_size4">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_size4"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="buf5_0">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="buf5_1">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="buf5_2">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="buf5_3">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="buf5_4">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="buf5_5">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="buf5_6">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="buf5_7">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf5_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="size5">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size5"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="val_buf5_0">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="val_buf5_1">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="val_buf5_2">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="val_buf5_3">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="val_buf5_4">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="val_buf5_5">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="val_buf5_6">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="val_buf5_7">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf5_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="val_size5">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_size5"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_8"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_9"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_10"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_11"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeBuffer_Pipeline_12"/></StgValue>
</bind>
</comp>

<comp id="260" class="1004" name="val_size5_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="32"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_size5_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="size5_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="29"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size5_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="val_size4_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_size4_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="size4_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size4_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="val_size3_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_size3_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="size3_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size3_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="val_size2_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_size2_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="size2_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size2_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="val_size1_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_size1_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="size1_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size1_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="val_size0_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_size0_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="size0_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size0_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_mergeBuffer_Pipeline_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="0" index="3" bw="8" slack="0"/>
<pin id="337" dir="0" index="4" bw="8" slack="0"/>
<pin id="338" dir="0" index="5" bw="8" slack="0"/>
<pin id="339" dir="0" index="6" bw="8" slack="0"/>
<pin id="340" dir="0" index="7" bw="8" slack="0"/>
<pin id="341" dir="0" index="8" bw="8" slack="0"/>
<pin id="342" dir="0" index="9" bw="8" slack="0"/>
<pin id="343" dir="0" index="10" bw="16" slack="0"/>
<pin id="344" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_mergeBuffer_Pipeline_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="0" index="3" bw="8" slack="0"/>
<pin id="361" dir="0" index="4" bw="8" slack="0"/>
<pin id="362" dir="0" index="5" bw="8" slack="0"/>
<pin id="363" dir="0" index="6" bw="8" slack="0"/>
<pin id="364" dir="0" index="7" bw="8" slack="0"/>
<pin id="365" dir="0" index="8" bw="8" slack="0"/>
<pin id="366" dir="0" index="9" bw="8" slack="0"/>
<pin id="367" dir="0" index="10" bw="16" slack="3"/>
<pin id="368" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_mergeBuffer_Pipeline_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="0" index="2" bw="8" slack="0"/>
<pin id="383" dir="0" index="3" bw="8" slack="0"/>
<pin id="384" dir="0" index="4" bw="8" slack="0"/>
<pin id="385" dir="0" index="5" bw="8" slack="0"/>
<pin id="386" dir="0" index="6" bw="8" slack="0"/>
<pin id="387" dir="0" index="7" bw="8" slack="0"/>
<pin id="388" dir="0" index="8" bw="8" slack="0"/>
<pin id="389" dir="0" index="9" bw="8" slack="0"/>
<pin id="390" dir="0" index="10" bw="16" slack="6"/>
<pin id="391" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_mergeBuffer_Pipeline_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="0" index="3" bw="8" slack="0"/>
<pin id="407" dir="0" index="4" bw="8" slack="0"/>
<pin id="408" dir="0" index="5" bw="8" slack="0"/>
<pin id="409" dir="0" index="6" bw="8" slack="0"/>
<pin id="410" dir="0" index="7" bw="8" slack="0"/>
<pin id="411" dir="0" index="8" bw="8" slack="0"/>
<pin id="412" dir="0" index="9" bw="8" slack="0"/>
<pin id="413" dir="0" index="10" bw="16" slack="9"/>
<pin id="414" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_mergeBuffer_Pipeline_5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="0" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="0" index="2" bw="8" slack="0"/>
<pin id="429" dir="0" index="3" bw="8" slack="0"/>
<pin id="430" dir="0" index="4" bw="8" slack="0"/>
<pin id="431" dir="0" index="5" bw="8" slack="0"/>
<pin id="432" dir="0" index="6" bw="8" slack="0"/>
<pin id="433" dir="0" index="7" bw="8" slack="0"/>
<pin id="434" dir="0" index="8" bw="8" slack="0"/>
<pin id="435" dir="0" index="9" bw="8" slack="0"/>
<pin id="436" dir="0" index="10" bw="16" slack="12"/>
<pin id="437" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_mergeBuffer_Pipeline_6_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="0" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="8" slack="0"/>
<pin id="453" dir="0" index="4" bw="8" slack="0"/>
<pin id="454" dir="0" index="5" bw="8" slack="0"/>
<pin id="455" dir="0" index="6" bw="8" slack="0"/>
<pin id="456" dir="0" index="7" bw="8" slack="0"/>
<pin id="457" dir="0" index="8" bw="8" slack="0"/>
<pin id="458" dir="0" index="9" bw="8" slack="0"/>
<pin id="459" dir="0" index="10" bw="16" slack="15"/>
<pin id="460" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/16 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_mergeBuffer_Pipeline_7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="0" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="0" index="2" bw="8" slack="0"/>
<pin id="475" dir="0" index="3" bw="8" slack="0"/>
<pin id="476" dir="0" index="4" bw="8" slack="0"/>
<pin id="477" dir="0" index="5" bw="8" slack="0"/>
<pin id="478" dir="0" index="6" bw="8" slack="0"/>
<pin id="479" dir="0" index="7" bw="8" slack="0"/>
<pin id="480" dir="0" index="8" bw="8" slack="0"/>
<pin id="481" dir="0" index="9" bw="8" slack="0"/>
<pin id="482" dir="0" index="10" bw="16" slack="18"/>
<pin id="483" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/19 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_mergeBuffer_Pipeline_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="0" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="8" slack="0"/>
<pin id="498" dir="0" index="3" bw="8" slack="0"/>
<pin id="499" dir="0" index="4" bw="8" slack="0"/>
<pin id="500" dir="0" index="5" bw="8" slack="0"/>
<pin id="501" dir="0" index="6" bw="8" slack="0"/>
<pin id="502" dir="0" index="7" bw="8" slack="0"/>
<pin id="503" dir="0" index="8" bw="8" slack="0"/>
<pin id="504" dir="0" index="9" bw="8" slack="0"/>
<pin id="505" dir="0" index="10" bw="16" slack="21"/>
<pin id="506" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/22 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_mergeBuffer_Pipeline_9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="0" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="0" index="2" bw="8" slack="0"/>
<pin id="521" dir="0" index="3" bw="8" slack="0"/>
<pin id="522" dir="0" index="4" bw="8" slack="0"/>
<pin id="523" dir="0" index="5" bw="8" slack="0"/>
<pin id="524" dir="0" index="6" bw="8" slack="0"/>
<pin id="525" dir="0" index="7" bw="8" slack="0"/>
<pin id="526" dir="0" index="8" bw="8" slack="0"/>
<pin id="527" dir="0" index="9" bw="8" slack="0"/>
<pin id="528" dir="0" index="10" bw="16" slack="24"/>
<pin id="529" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/25 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_mergeBuffer_Pipeline_10_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="0" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="0" index="3" bw="8" slack="0"/>
<pin id="545" dir="0" index="4" bw="8" slack="0"/>
<pin id="546" dir="0" index="5" bw="8" slack="0"/>
<pin id="547" dir="0" index="6" bw="8" slack="0"/>
<pin id="548" dir="0" index="7" bw="8" slack="0"/>
<pin id="549" dir="0" index="8" bw="8" slack="0"/>
<pin id="550" dir="0" index="9" bw="8" slack="0"/>
<pin id="551" dir="0" index="10" bw="16" slack="27"/>
<pin id="552" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/28 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_mergeBuffer_Pipeline_11_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="0" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="8" slack="0"/>
<pin id="567" dir="0" index="3" bw="8" slack="0"/>
<pin id="568" dir="0" index="4" bw="8" slack="0"/>
<pin id="569" dir="0" index="5" bw="8" slack="0"/>
<pin id="570" dir="0" index="6" bw="8" slack="0"/>
<pin id="571" dir="0" index="7" bw="8" slack="0"/>
<pin id="572" dir="0" index="8" bw="8" slack="0"/>
<pin id="573" dir="0" index="9" bw="8" slack="0"/>
<pin id="574" dir="0" index="10" bw="16" slack="30"/>
<pin id="575" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/31 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_mergeBuffer_Pipeline_12_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="0" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="8" slack="0"/>
<pin id="590" dir="0" index="3" bw="8" slack="0"/>
<pin id="591" dir="0" index="4" bw="8" slack="0"/>
<pin id="592" dir="0" index="5" bw="8" slack="0"/>
<pin id="593" dir="0" index="6" bw="8" slack="0"/>
<pin id="594" dir="0" index="7" bw="8" slack="0"/>
<pin id="595" dir="0" index="8" bw="8" slack="0"/>
<pin id="596" dir="0" index="9" bw="8" slack="0"/>
<pin id="597" dir="0" index="10" bw="16" slack="33"/>
<pin id="598" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/34 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln95_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln99_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="2"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln103_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="5"/>
<pin id="622" dir="0" index="1" bw="16" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln107_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="8"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln111_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="11"/>
<pin id="632" dir="0" index="1" bw="16" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln115_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="14"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/15 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln119_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="17"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/18 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln123_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="20"/>
<pin id="647" dir="0" index="1" bw="16" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/21 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln127_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="23"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/24 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln131_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="26"/>
<pin id="657" dir="0" index="1" bw="16" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/27 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln135_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="29"/>
<pin id="662" dir="0" index="1" bw="16" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/30 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln139_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="32"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/33 "/>
</bind>
</comp>

<comp id="670" class="1005" name="val_size5_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="32"/>
<pin id="672" dir="1" index="1" bw="16" slack="32"/>
</pin_list>
<bind>
<opset="val_size5_read "/>
</bind>
</comp>

<comp id="676" class="1005" name="size5_read_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="29"/>
<pin id="678" dir="1" index="1" bw="16" slack="29"/>
</pin_list>
<bind>
<opset="size5_read "/>
</bind>
</comp>

<comp id="682" class="1005" name="val_size4_read_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="26"/>
<pin id="684" dir="1" index="1" bw="16" slack="26"/>
</pin_list>
<bind>
<opset="val_size4_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="size4_read_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="23"/>
<pin id="690" dir="1" index="1" bw="16" slack="23"/>
</pin_list>
<bind>
<opset="size4_read "/>
</bind>
</comp>

<comp id="694" class="1005" name="val_size3_read_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="20"/>
<pin id="696" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="val_size3_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="size3_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="17"/>
<pin id="702" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="size3_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="val_size2_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="14"/>
<pin id="708" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="val_size2_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="size2_read_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="11"/>
<pin id="714" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="size2_read "/>
</bind>
</comp>

<comp id="718" class="1005" name="val_size1_read_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="8"/>
<pin id="720" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="val_size1_read "/>
</bind>
</comp>

<comp id="724" class="1005" name="size1_read_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="5"/>
<pin id="726" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="size1_read "/>
</bind>
</comp>

<comp id="730" class="1005" name="val_size0_read_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="2"/>
<pin id="732" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="val_size0_read "/>
</bind>
</comp>

<comp id="736" class="1005" name="size0_read_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="size0_read "/>
</bind>
</comp>

<comp id="741" class="1005" name="icmp_ln95_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="2"/>
<pin id="743" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln95 "/>
</bind>
</comp>

<comp id="745" class="1005" name="icmp_ln99_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="3"/>
<pin id="747" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="749" class="1005" name="icmp_ln103_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="3"/>
<pin id="751" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="753" class="1005" name="icmp_ln107_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="3"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="757" class="1005" name="icmp_ln111_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="3"/>
<pin id="759" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="761" class="1005" name="icmp_ln115_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="3"/>
<pin id="763" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="765" class="1005" name="icmp_ln119_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="3"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="769" class="1005" name="icmp_ln123_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="3"/>
<pin id="771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="773" class="1005" name="icmp_ln127_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="3"/>
<pin id="775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln127 "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp_ln131_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="3"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln131 "/>
</bind>
</comp>

<comp id="781" class="1005" name="icmp_ln135_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="3"/>
<pin id="783" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln139_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="2"/>
<pin id="787" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="264"><net_src comp="230" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="216" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="230" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="198" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="230" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="180" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="230" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="162" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="230" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="144" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="230" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="126" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="230" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="108" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="230" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="90" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="230" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="72" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="230" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="230" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="230" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="345"><net_src comp="236" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="346"><net_src comp="2" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="347"><net_src comp="4" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="348"><net_src comp="6" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="349"><net_src comp="8" pin="0"/><net_sink comp="332" pin=4"/></net>

<net id="350"><net_src comp="10" pin="0"/><net_sink comp="332" pin=5"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="332" pin=6"/></net>

<net id="352"><net_src comp="14" pin="0"/><net_sink comp="332" pin=7"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="332" pin=8"/></net>

<net id="354"><net_src comp="0" pin="0"/><net_sink comp="332" pin=9"/></net>

<net id="355"><net_src comp="326" pin="2"/><net_sink comp="332" pin=10"/></net>

<net id="369"><net_src comp="238" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="371"><net_src comp="22" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="356" pin=4"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="356" pin=5"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="356" pin=6"/></net>

<net id="376"><net_src comp="32" pin="0"/><net_sink comp="356" pin=7"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="356" pin=8"/></net>

<net id="378"><net_src comp="0" pin="0"/><net_sink comp="356" pin=9"/></net>

<net id="392"><net_src comp="240" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="395"><net_src comp="42" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="396"><net_src comp="44" pin="0"/><net_sink comp="379" pin=4"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="379" pin=5"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="379" pin=6"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="379" pin=7"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="379" pin=8"/></net>

<net id="401"><net_src comp="0" pin="0"/><net_sink comp="379" pin=9"/></net>

<net id="415"><net_src comp="242" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="418"><net_src comp="60" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="402" pin=4"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="402" pin=5"/></net>

<net id="421"><net_src comp="66" pin="0"/><net_sink comp="402" pin=6"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="402" pin=7"/></net>

<net id="423"><net_src comp="70" pin="0"/><net_sink comp="402" pin=8"/></net>

<net id="424"><net_src comp="0" pin="0"/><net_sink comp="402" pin=9"/></net>

<net id="438"><net_src comp="244" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="439"><net_src comp="74" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="441"><net_src comp="78" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="442"><net_src comp="80" pin="0"/><net_sink comp="425" pin=4"/></net>

<net id="443"><net_src comp="82" pin="0"/><net_sink comp="425" pin=5"/></net>

<net id="444"><net_src comp="84" pin="0"/><net_sink comp="425" pin=6"/></net>

<net id="445"><net_src comp="86" pin="0"/><net_sink comp="425" pin=7"/></net>

<net id="446"><net_src comp="88" pin="0"/><net_sink comp="425" pin=8"/></net>

<net id="447"><net_src comp="0" pin="0"/><net_sink comp="425" pin=9"/></net>

<net id="461"><net_src comp="246" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="462"><net_src comp="92" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="463"><net_src comp="94" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="464"><net_src comp="96" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="465"><net_src comp="98" pin="0"/><net_sink comp="448" pin=4"/></net>

<net id="466"><net_src comp="100" pin="0"/><net_sink comp="448" pin=5"/></net>

<net id="467"><net_src comp="102" pin="0"/><net_sink comp="448" pin=6"/></net>

<net id="468"><net_src comp="104" pin="0"/><net_sink comp="448" pin=7"/></net>

<net id="469"><net_src comp="106" pin="0"/><net_sink comp="448" pin=8"/></net>

<net id="470"><net_src comp="0" pin="0"/><net_sink comp="448" pin=9"/></net>

<net id="484"><net_src comp="248" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="485"><net_src comp="110" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="486"><net_src comp="112" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="487"><net_src comp="114" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="488"><net_src comp="116" pin="0"/><net_sink comp="471" pin=4"/></net>

<net id="489"><net_src comp="118" pin="0"/><net_sink comp="471" pin=5"/></net>

<net id="490"><net_src comp="120" pin="0"/><net_sink comp="471" pin=6"/></net>

<net id="491"><net_src comp="122" pin="0"/><net_sink comp="471" pin=7"/></net>

<net id="492"><net_src comp="124" pin="0"/><net_sink comp="471" pin=8"/></net>

<net id="493"><net_src comp="0" pin="0"/><net_sink comp="471" pin=9"/></net>

<net id="507"><net_src comp="250" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="508"><net_src comp="128" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="509"><net_src comp="130" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="510"><net_src comp="132" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="511"><net_src comp="134" pin="0"/><net_sink comp="494" pin=4"/></net>

<net id="512"><net_src comp="136" pin="0"/><net_sink comp="494" pin=5"/></net>

<net id="513"><net_src comp="138" pin="0"/><net_sink comp="494" pin=6"/></net>

<net id="514"><net_src comp="140" pin="0"/><net_sink comp="494" pin=7"/></net>

<net id="515"><net_src comp="142" pin="0"/><net_sink comp="494" pin=8"/></net>

<net id="516"><net_src comp="0" pin="0"/><net_sink comp="494" pin=9"/></net>

<net id="530"><net_src comp="252" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="531"><net_src comp="146" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="532"><net_src comp="148" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="533"><net_src comp="150" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="534"><net_src comp="152" pin="0"/><net_sink comp="517" pin=4"/></net>

<net id="535"><net_src comp="154" pin="0"/><net_sink comp="517" pin=5"/></net>

<net id="536"><net_src comp="156" pin="0"/><net_sink comp="517" pin=6"/></net>

<net id="537"><net_src comp="158" pin="0"/><net_sink comp="517" pin=7"/></net>

<net id="538"><net_src comp="160" pin="0"/><net_sink comp="517" pin=8"/></net>

<net id="539"><net_src comp="0" pin="0"/><net_sink comp="517" pin=9"/></net>

<net id="553"><net_src comp="254" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="554"><net_src comp="164" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="555"><net_src comp="166" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="556"><net_src comp="168" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="557"><net_src comp="170" pin="0"/><net_sink comp="540" pin=4"/></net>

<net id="558"><net_src comp="172" pin="0"/><net_sink comp="540" pin=5"/></net>

<net id="559"><net_src comp="174" pin="0"/><net_sink comp="540" pin=6"/></net>

<net id="560"><net_src comp="176" pin="0"/><net_sink comp="540" pin=7"/></net>

<net id="561"><net_src comp="178" pin="0"/><net_sink comp="540" pin=8"/></net>

<net id="562"><net_src comp="0" pin="0"/><net_sink comp="540" pin=9"/></net>

<net id="576"><net_src comp="256" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="577"><net_src comp="182" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="578"><net_src comp="184" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="579"><net_src comp="186" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="580"><net_src comp="188" pin="0"/><net_sink comp="563" pin=4"/></net>

<net id="581"><net_src comp="190" pin="0"/><net_sink comp="563" pin=5"/></net>

<net id="582"><net_src comp="192" pin="0"/><net_sink comp="563" pin=6"/></net>

<net id="583"><net_src comp="194" pin="0"/><net_sink comp="563" pin=7"/></net>

<net id="584"><net_src comp="196" pin="0"/><net_sink comp="563" pin=8"/></net>

<net id="585"><net_src comp="0" pin="0"/><net_sink comp="563" pin=9"/></net>

<net id="599"><net_src comp="258" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="600"><net_src comp="200" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="601"><net_src comp="202" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="602"><net_src comp="204" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="603"><net_src comp="206" pin="0"/><net_sink comp="586" pin=4"/></net>

<net id="604"><net_src comp="208" pin="0"/><net_sink comp="586" pin=5"/></net>

<net id="605"><net_src comp="210" pin="0"/><net_sink comp="586" pin=6"/></net>

<net id="606"><net_src comp="212" pin="0"/><net_sink comp="586" pin=7"/></net>

<net id="607"><net_src comp="214" pin="0"/><net_sink comp="586" pin=8"/></net>

<net id="608"><net_src comp="0" pin="0"/><net_sink comp="586" pin=9"/></net>

<net id="613"><net_src comp="326" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="232" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="232" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="232" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="232" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="232" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="232" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="232" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="232" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="232" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="232" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="232" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="232" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="260" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="586" pin=10"/></net>

<net id="679"><net_src comp="266" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="563" pin=10"/></net>

<net id="685"><net_src comp="272" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="540" pin=10"/></net>

<net id="691"><net_src comp="278" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="517" pin=10"/></net>

<net id="697"><net_src comp="284" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="494" pin=10"/></net>

<net id="703"><net_src comp="290" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="471" pin=10"/></net>

<net id="709"><net_src comp="296" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="448" pin=10"/></net>

<net id="715"><net_src comp="302" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="425" pin=10"/></net>

<net id="721"><net_src comp="308" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="402" pin=10"/></net>

<net id="727"><net_src comp="314" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="379" pin=10"/></net>

<net id="733"><net_src comp="320" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="356" pin=10"/></net>

<net id="739"><net_src comp="326" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="332" pin=10"/></net>

<net id="744"><net_src comp="609" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="615" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="620" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="625" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="630" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="635" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="640" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="645" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="650" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="655" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="660" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="665" pin="2"/><net_sink comp="785" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {1 2 4 5 7 8 10 11 13 14 16 17 19 20 22 23 25 26 28 29 31 32 34 35 }
 - Input state : 
	Port: mergeBuffer : dst | {}
	Port: mergeBuffer : buf0_0 | {1 2 }
	Port: mergeBuffer : buf0_1 | {1 2 }
	Port: mergeBuffer : buf0_2 | {1 2 }
	Port: mergeBuffer : buf0_3 | {1 2 }
	Port: mergeBuffer : buf0_4 | {1 2 }
	Port: mergeBuffer : buf0_5 | {1 2 }
	Port: mergeBuffer : buf0_6 | {1 2 }
	Port: mergeBuffer : buf0_7 | {1 2 }
	Port: mergeBuffer : size0 | {1 }
	Port: mergeBuffer : val_buf0_0 | {4 5 }
	Port: mergeBuffer : val_buf0_1 | {4 5 }
	Port: mergeBuffer : val_buf0_2 | {4 5 }
	Port: mergeBuffer : val_buf0_3 | {4 5 }
	Port: mergeBuffer : val_buf0_4 | {4 5 }
	Port: mergeBuffer : val_buf0_5 | {4 5 }
	Port: mergeBuffer : val_buf0_6 | {4 5 }
	Port: mergeBuffer : val_buf0_7 | {4 5 }
	Port: mergeBuffer : val_size0 | {1 }
	Port: mergeBuffer : buf1_0 | {7 8 }
	Port: mergeBuffer : buf1_1 | {7 8 }
	Port: mergeBuffer : buf1_2 | {7 8 }
	Port: mergeBuffer : buf1_3 | {7 8 }
	Port: mergeBuffer : buf1_4 | {7 8 }
	Port: mergeBuffer : buf1_5 | {7 8 }
	Port: mergeBuffer : buf1_6 | {7 8 }
	Port: mergeBuffer : buf1_7 | {7 8 }
	Port: mergeBuffer : size1 | {1 }
	Port: mergeBuffer : val_buf1_0 | {10 11 }
	Port: mergeBuffer : val_buf1_1 | {10 11 }
	Port: mergeBuffer : val_buf1_2 | {10 11 }
	Port: mergeBuffer : val_buf1_3 | {10 11 }
	Port: mergeBuffer : val_buf1_4 | {10 11 }
	Port: mergeBuffer : val_buf1_5 | {10 11 }
	Port: mergeBuffer : val_buf1_6 | {10 11 }
	Port: mergeBuffer : val_buf1_7 | {10 11 }
	Port: mergeBuffer : val_size1 | {1 }
	Port: mergeBuffer : buf2_0 | {13 14 }
	Port: mergeBuffer : buf2_1 | {13 14 }
	Port: mergeBuffer : buf2_2 | {13 14 }
	Port: mergeBuffer : buf2_3 | {13 14 }
	Port: mergeBuffer : buf2_4 | {13 14 }
	Port: mergeBuffer : buf2_5 | {13 14 }
	Port: mergeBuffer : buf2_6 | {13 14 }
	Port: mergeBuffer : buf2_7 | {13 14 }
	Port: mergeBuffer : size2 | {1 }
	Port: mergeBuffer : val_buf2_0 | {16 17 }
	Port: mergeBuffer : val_buf2_1 | {16 17 }
	Port: mergeBuffer : val_buf2_2 | {16 17 }
	Port: mergeBuffer : val_buf2_3 | {16 17 }
	Port: mergeBuffer : val_buf2_4 | {16 17 }
	Port: mergeBuffer : val_buf2_5 | {16 17 }
	Port: mergeBuffer : val_buf2_6 | {16 17 }
	Port: mergeBuffer : val_buf2_7 | {16 17 }
	Port: mergeBuffer : val_size2 | {1 }
	Port: mergeBuffer : buf3_0 | {19 20 }
	Port: mergeBuffer : buf3_1 | {19 20 }
	Port: mergeBuffer : buf3_2 | {19 20 }
	Port: mergeBuffer : buf3_3 | {19 20 }
	Port: mergeBuffer : buf3_4 | {19 20 }
	Port: mergeBuffer : buf3_5 | {19 20 }
	Port: mergeBuffer : buf3_6 | {19 20 }
	Port: mergeBuffer : buf3_7 | {19 20 }
	Port: mergeBuffer : size3 | {1 }
	Port: mergeBuffer : val_buf3_0 | {22 23 }
	Port: mergeBuffer : val_buf3_1 | {22 23 }
	Port: mergeBuffer : val_buf3_2 | {22 23 }
	Port: mergeBuffer : val_buf3_3 | {22 23 }
	Port: mergeBuffer : val_buf3_4 | {22 23 }
	Port: mergeBuffer : val_buf3_5 | {22 23 }
	Port: mergeBuffer : val_buf3_6 | {22 23 }
	Port: mergeBuffer : val_buf3_7 | {22 23 }
	Port: mergeBuffer : val_size3 | {1 }
	Port: mergeBuffer : buf4_0 | {25 26 }
	Port: mergeBuffer : buf4_1 | {25 26 }
	Port: mergeBuffer : buf4_2 | {25 26 }
	Port: mergeBuffer : buf4_3 | {25 26 }
	Port: mergeBuffer : buf4_4 | {25 26 }
	Port: mergeBuffer : buf4_5 | {25 26 }
	Port: mergeBuffer : buf4_6 | {25 26 }
	Port: mergeBuffer : buf4_7 | {25 26 }
	Port: mergeBuffer : size4 | {1 }
	Port: mergeBuffer : val_buf4_0 | {28 29 }
	Port: mergeBuffer : val_buf4_1 | {28 29 }
	Port: mergeBuffer : val_buf4_2 | {28 29 }
	Port: mergeBuffer : val_buf4_3 | {28 29 }
	Port: mergeBuffer : val_buf4_4 | {28 29 }
	Port: mergeBuffer : val_buf4_5 | {28 29 }
	Port: mergeBuffer : val_buf4_6 | {28 29 }
	Port: mergeBuffer : val_buf4_7 | {28 29 }
	Port: mergeBuffer : val_size4 | {1 }
	Port: mergeBuffer : buf5_0 | {31 32 }
	Port: mergeBuffer : buf5_1 | {31 32 }
	Port: mergeBuffer : buf5_2 | {31 32 }
	Port: mergeBuffer : buf5_3 | {31 32 }
	Port: mergeBuffer : buf5_4 | {31 32 }
	Port: mergeBuffer : buf5_5 | {31 32 }
	Port: mergeBuffer : buf5_6 | {31 32 }
	Port: mergeBuffer : buf5_7 | {31 32 }
	Port: mergeBuffer : size5 | {1 }
	Port: mergeBuffer : val_buf5_0 | {34 35 }
	Port: mergeBuffer : val_buf5_1 | {34 35 }
	Port: mergeBuffer : val_buf5_2 | {34 35 }
	Port: mergeBuffer : val_buf5_3 | {34 35 }
	Port: mergeBuffer : val_buf5_4 | {34 35 }
	Port: mergeBuffer : val_buf5_5 | {34 35 }
	Port: mergeBuffer : val_buf5_6 | {34 35 }
	Port: mergeBuffer : val_buf5_7 | {34 35 }
	Port: mergeBuffer : val_size5 | {1 }
  - Chain level:
	State 1
		br_ln95 : 1
	State 2
	State 3
		br_ln99 : 1
	State 4
	State 5
	State 6
		br_ln103 : 1
	State 7
	State 8
	State 9
		br_ln107 : 1
	State 10
	State 11
	State 12
		br_ln111 : 1
	State 13
	State 14
	State 15
		br_ln115 : 1
	State 16
	State 17
	State 18
		br_ln119 : 1
	State 19
	State 20
	State 21
		br_ln123 : 1
	State 22
	State 23
	State 24
		br_ln127 : 1
	State 25
	State 26
	State 27
		br_ln131 : 1
	State 28
	State 29
	State 30
		br_ln135 : 1
	State 31
	State 32
	State 33
		br_ln139 : 1
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |  grp_mergeBuffer_Pipeline_1_fu_332 |  12.704 |   276   |   214   |
|          |  grp_mergeBuffer_Pipeline_2_fu_356 |  12.704 |   292   |   214   |
|          |  grp_mergeBuffer_Pipeline_3_fu_379 |  12.704 |   276   |   214   |
|          |  grp_mergeBuffer_Pipeline_4_fu_402 |  12.704 |   292   |   214   |
|          |  grp_mergeBuffer_Pipeline_5_fu_425 |  12.704 |   276   |   214   |
|   call   |  grp_mergeBuffer_Pipeline_6_fu_448 |  12.704 |   292   |   214   |
|          |  grp_mergeBuffer_Pipeline_7_fu_471 |  12.704 |   276   |   214   |
|          |  grp_mergeBuffer_Pipeline_8_fu_494 |  12.704 |   292   |   214   |
|          |  grp_mergeBuffer_Pipeline_9_fu_517 |  12.704 |   276   |   214   |
|          | grp_mergeBuffer_Pipeline_10_fu_540 |  12.704 |   292   |   214   |
|          | grp_mergeBuffer_Pipeline_11_fu_563 |  12.704 |   276   |   214   |
|          | grp_mergeBuffer_Pipeline_12_fu_586 |  12.704 |   292   |   214   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln95_fu_609          |    0    |    0    |    13   |
|          |          icmp_ln99_fu_615          |    0    |    0    |    13   |
|          |          icmp_ln103_fu_620         |    0    |    0    |    13   |
|          |          icmp_ln107_fu_625         |    0    |    0    |    13   |
|          |          icmp_ln111_fu_630         |    0    |    0    |    13   |
|   icmp   |          icmp_ln115_fu_635         |    0    |    0    |    13   |
|          |          icmp_ln119_fu_640         |    0    |    0    |    13   |
|          |          icmp_ln123_fu_645         |    0    |    0    |    13   |
|          |          icmp_ln127_fu_650         |    0    |    0    |    13   |
|          |          icmp_ln131_fu_655         |    0    |    0    |    13   |
|          |          icmp_ln135_fu_660         |    0    |    0    |    13   |
|          |          icmp_ln139_fu_665         |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|          |     val_size5_read_read_fu_260     |    0    |    0    |    0    |
|          |       size5_read_read_fu_266       |    0    |    0    |    0    |
|          |     val_size4_read_read_fu_272     |    0    |    0    |    0    |
|          |       size4_read_read_fu_278       |    0    |    0    |    0    |
|          |     val_size3_read_read_fu_284     |    0    |    0    |    0    |
|   read   |       size3_read_read_fu_290       |    0    |    0    |    0    |
|          |     val_size2_read_read_fu_296     |    0    |    0    |    0    |
|          |       size2_read_read_fu_302       |    0    |    0    |    0    |
|          |     val_size1_read_read_fu_308     |    0    |    0    |    0    |
|          |       size1_read_read_fu_314       |    0    |    0    |    0    |
|          |     val_size0_read_read_fu_320     |    0    |    0    |    0    |
|          |       size0_read_read_fu_326       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    | 152.448 |   3408  |   2724  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln103_reg_749  |    1   |
|  icmp_ln107_reg_753  |    1   |
|  icmp_ln111_reg_757  |    1   |
|  icmp_ln115_reg_761  |    1   |
|  icmp_ln119_reg_765  |    1   |
|  icmp_ln123_reg_769  |    1   |
|  icmp_ln127_reg_773  |    1   |
|  icmp_ln131_reg_777  |    1   |
|  icmp_ln135_reg_781  |    1   |
|  icmp_ln139_reg_785  |    1   |
|   icmp_ln95_reg_741  |    1   |
|   icmp_ln99_reg_745  |    1   |
|  size0_read_reg_736  |   16   |
|  size1_read_reg_724  |   16   |
|  size2_read_reg_712  |   16   |
|  size3_read_reg_700  |   16   |
|  size4_read_reg_688  |   16   |
|  size5_read_reg_676  |   16   |
|val_size0_read_reg_730|   16   |
|val_size1_read_reg_718|   16   |
|val_size2_read_reg_706|   16   |
|val_size3_read_reg_694|   16   |
|val_size4_read_reg_682|   16   |
|val_size5_read_reg_670|   16   |
+----------------------+--------+
|         Total        |   204  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_mergeBuffer_Pipeline_1_fu_332 |  p10 |   2  |  16  |   32   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   32   ||  1.588  ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   152  |  3408  |  2724  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   204  |    -   |
+-----------+--------+--------+--------+
|   Total   |   154  |  3612  |  2733  |
+-----------+--------+--------+--------+
