{
  "creator": "Next Generation Place and Route (Version nextpnr-0.9-20-g35810c9f)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.cst",
        "packer.partno": "GW1NZ-LV1QN48C6/I5",
        "packer.chipdb": "GW1NZ-1",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:1.1-64.10"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 2947, 2945, 2943, 2941, 2939, 2937 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 2406 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 2405 ]
        }
      },
      "cells": {
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X15Y2/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 3013 ],
            "I3": [ 2424 ]
          }
        },
        "dp.Erro_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X16Y3/LUT1"
          },
          "port_directions": {
            "F": "output"
          },
          "connections": {
            "F": [ 3011 ]
          }
        },
        "dp.w1_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X17Y4/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 3009 ],
            "I3": [ 2901 ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/ALU4"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2428 ],
            "CIN": [ 2984 ],
            "COUT": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "COUT": [ 2983 ]
          }
        },
        "contador_DFFS_Q_D_LUT2_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y1/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "contador_DFFS_Q_22_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "COUT": [ 2981 ]
          }
        },
        "dp.EP_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "dp.EP_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "COUT": [ 2979 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2727 ],
            "CIN": [ 2978 ],
            "COUT": [  ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "COUT": [ 2977 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "COUT": [ 2976 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "CIN_NETTYPE": "LOGIC",
            "RAW_ALU_LUT": "00000000000000000101000001011010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/ALU0"
          },
          "port_directions": {
            "I0": "input",
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I0": [ 2727 ],
            "I2": [ 2964 ],
            "COUT": [ 2975 ]
          }
        },
        "dp.N_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "dp.N_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "COUT": [ 2973 ]
          }
        },
        "dp.w0_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "dp.w0_DFFRE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "COUT": [ 2971 ]
          }
        },
        "dp.w1_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "dp.w1_DFFRE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 2964 ],
            "COUT": [ 2969 ]
          }
        },
        "BANDGAP": {
          "hide_name": 0,
          "type": "BANDGAP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/BANDGAP"
          },
          "port_directions": {
            "BGEN": "input"
          },
          "connections": {
            "BGEN": [ 2964 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 2964 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y5/IOBI",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 2947 ],
            "I": [ 2796 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y6/IOBA",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 2945 ],
            "I": [ 2802 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y5/IOBG",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 2943 ],
            "I": [ 2808 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y5/IOBF",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 2941 ],
            "I": [ 2793 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y5/IOBH",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 2939 ],
            "I": [ 2799 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y8/IOBA",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 2937 ],
            "I": [ 2805 ]
          }
        },
        "dp.w1_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2901 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2840 ],
            "COUT": [ 2935 ],
            "CIN": [ 2906 ]
          }
        },
        "dp.w1_DFFRE_Q_7_D_ALU_SUM_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2720 ],
            "I0": [ 2723 ],
            "F": [ 2932 ]
          }
        },
        "dp.w1_DFFRE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2930 ],
            "I3": [ 2964 ],
            "I1": [ 2932 ],
            "I0": [ 2793 ],
            "COUT": [ 2926 ],
            "CIN": [ 2969 ]
          }
        },
        "dp.w1_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2793 ],
            "D": [ 2930 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w1_DFFRE_Q_6_D_ALU_SUM_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2717 ],
            "I0": [ 2723 ],
            "F": [ 2927 ]
          }
        },
        "dp.w1_DFFRE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2924 ],
            "I3": [ 2964 ],
            "I1": [ 2927 ],
            "I0": [ 2799 ],
            "COUT": [ 2922 ],
            "CIN": [ 2926 ]
          }
        },
        "dp.w1_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2799 ],
            "D": [ 2924 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w1_DFFRE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2920 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2805 ],
            "COUT": [ 2918 ],
            "CIN": [ 2922 ]
          }
        },
        "dp.w1_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/DFF3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2805 ],
            "D": [ 2920 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w1_DFFRE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2916 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2811 ],
            "COUT": [ 2914 ],
            "CIN": [ 2918 ]
          }
        },
        "dp.w1_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/DFF4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2811 ],
            "D": [ 2916 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w1_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/ALU5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2912 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2817 ],
            "COUT": [ 2910 ],
            "CIN": [ 2914 ]
          }
        },
        "dp.w1_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/DFF5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2817 ],
            "D": [ 2912 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w1_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/ALU0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2908 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2823 ],
            "COUT": [ 2905 ],
            "CIN": [ 2910 ]
          }
        },
        "dp.w1_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2823 ],
            "D": [ 2908 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w1_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2903 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2829 ],
            "COUT": [ 2906 ],
            "CIN": [ 2905 ]
          }
        },
        "dp.w1_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2829 ],
            "D": [ 2903 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w1_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/DFF4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2840 ],
            "D": [ 3009 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w0_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2865 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2843 ],
            "COUT": [ 2899 ],
            "CIN": [ 2870 ]
          }
        },
        "dp.w0_DFFRE_Q_7_D_ALU_SUM_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT4",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2720 ],
            "F": [ 2896 ]
          }
        },
        "dp.w0_DFFRE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2894 ],
            "I3": [ 2964 ],
            "I1": [ 2896 ],
            "I0": [ 2796 ],
            "COUT": [ 2890 ],
            "CIN": [ 2971 ]
          }
        },
        "dp.w0_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2796 ],
            "D": [ 2894 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w0_DFFRE_Q_6_D_ALU_SUM_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2717 ],
            "F": [ 2891 ]
          }
        },
        "dp.w0_DFFRE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2888 ],
            "I3": [ 2964 ],
            "I1": [ 2891 ],
            "I0": [ 2802 ],
            "COUT": [ 2886 ],
            "CIN": [ 2890 ]
          }
        },
        "dp.w0_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2802 ],
            "D": [ 2888 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w0_DFFRE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2884 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2808 ],
            "COUT": [ 2882 ],
            "CIN": [ 2886 ]
          }
        },
        "dp.w0_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/DFF3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2808 ],
            "D": [ 2884 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w0_DFFRE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2880 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2814 ],
            "COUT": [ 2878 ],
            "CIN": [ 2882 ]
          }
        },
        "dp.w0_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/DFF4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2814 ],
            "D": [ 2880 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w0_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/ALU5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2876 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2820 ],
            "COUT": [ 2874 ],
            "CIN": [ 2878 ]
          }
        },
        "dp.w0_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/DFF5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2820 ],
            "D": [ 2876 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w0_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/ALU0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2872 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2826 ],
            "COUT": [ 2869 ],
            "CIN": [ 2874 ]
          }
        },
        "dp.w0_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2826 ],
            "D": [ 2872 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w0_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2867 ],
            "I3": [ 2964 ],
            "I1": [  ],
            "I0": [ 2832 ],
            "COUT": [ 2870 ],
            "CIN": [ 2869 ]
          }
        },
        "dp.w0_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2832 ],
            "D": [ 2867 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.w0_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2843 ],
            "D": [ 2865 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.N_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:66.18-66.26|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2847 ],
            "I3": [ 2964 ],
            "I1": [ 2690 ],
            "I0": [  ],
            "COUT": [ 2863 ],
            "CIN": [ 2852 ]
          }
        },
        "dp.N_DFFRE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 2725 ],
            "F": [ 2860 ]
          }
        },
        "dp.N_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2694 ],
            "Q": [ 2725 ],
            "D": [ 2860 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.N_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:66.18-66.26|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2858 ],
            "I3": [ 2964 ],
            "I1": [ 2725 ],
            "I0": [  ],
            "COUT": [ 2856 ],
            "CIN": [ 2973 ]
          }
        },
        "dp.N_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:66.18-66.26|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2854 ],
            "I3": [ 2964 ],
            "I1": [ 2723 ],
            "I0": [  ],
            "COUT": [ 2851 ],
            "CIN": [ 2856 ]
          }
        },
        "dp.N_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2694 ],
            "Q": [ 2723 ],
            "D": [ 2854 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.N_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:66.18-66.26|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2849 ],
            "I3": [ 2964 ],
            "I1": [ 2692 ],
            "I0": [  ],
            "COUT": [ 2852 ],
            "CIN": [ 2851 ]
          }
        },
        "dp.N_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/DFF3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2694 ],
            "Q": [ 2692 ],
            "D": [ 2849 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.N_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/DFF4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2694 ],
            "Q": [ 2690 ],
            "D": [ 2847 ],
            "CLK": [ 2418 ],
            "CE": [ 2445 ]
          }
        },
        "dp.Erro_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2421 ],
            "I0": [ 2425 ],
            "F": [ 2683 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_I0_ALU_SUM_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT4",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2843 ],
            "F": [ 2764 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_I0_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2723 ],
            "I0": [ 2840 ],
            "F": [ 2763 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2836 ],
            "I3": [ 2964 ],
            "I1": [ 2764 ],
            "I0": [ 2763 ],
            "COUT": [ 2838 ],
            "CIN": [ 2762 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2728 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2836 ],
            "COUT": [ 2835 ],
            "CIN": [ 2975 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2832 ],
            "F": [ 2768 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT7",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2723 ],
            "I0": [ 2829 ],
            "F": [ 2767 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2826 ],
            "F": [ 2772 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2723 ],
            "I0": [ 2823 ],
            "F": [ 2771 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT4",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2820 ],
            "F": [ 2776 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2723 ],
            "I0": [ 2817 ],
            "F": [ 2775 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2814 ],
            "F": [ 2780 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT3",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2723 ],
            "I0": [ 2811 ],
            "F": [ 2779 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT7",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2808 ],
            "F": [ 2784 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT7",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2723 ],
            "I0": [ 2805 ],
            "F": [ 2783 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT7",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2802 ],
            "F": [ 2788 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2723 ],
            "I0": [ 2799 ],
            "F": [ 2787 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2725 ],
            "I0": [ 2796 ],
            "F": [ 2791 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2723 ],
            "I0": [ 2793 ],
            "F": [ 2790 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2758 ],
            "I3": [ 2964 ],
            "I1": [ 2791 ],
            "I0": [ 2790 ],
            "COUT": [ 2786 ],
            "CIN": [ 2976 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2755 ],
            "I3": [ 2964 ],
            "I1": [ 2788 ],
            "I0": [ 2787 ],
            "COUT": [ 2782 ],
            "CIN": [ 2786 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2751 ],
            "I3": [ 2964 ],
            "I1": [ 2784 ],
            "I0": [ 2783 ],
            "COUT": [ 2778 ],
            "CIN": [ 2782 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2747 ],
            "I3": [ 2964 ],
            "I1": [ 2780 ],
            "I0": [ 2779 ],
            "COUT": [ 2774 ],
            "CIN": [ 2778 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/ALU5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2743 ],
            "I3": [ 2964 ],
            "I1": [ 2776 ],
            "I0": [ 2775 ],
            "COUT": [ 2770 ],
            "CIN": [ 2774 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/ALU0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2739 ],
            "I3": [ 2964 ],
            "I1": [ 2772 ],
            "I0": [ 2771 ],
            "COUT": [ 2766 ],
            "CIN": [ 2770 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2735 ],
            "I3": [ 2964 ],
            "I1": [ 2768 ],
            "I0": [ 2767 ],
            "COUT": [ 2761 ],
            "CIN": [ 2766 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2731 ],
            "I3": [ 2964 ],
            "I1": [ 2764 ],
            "I0": [ 2763 ],
            "COUT": [ 2762 ],
            "CIN": [ 2761 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2759 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2758 ],
            "COUT": [ 2754 ],
            "CIN": [ 2977 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2756 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2755 ],
            "COUT": [ 2750 ],
            "CIN": [ 2754 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2752 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2751 ],
            "COUT": [ 2746 ],
            "CIN": [ 2750 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2748 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2747 ],
            "COUT": [ 2742 ],
            "CIN": [ 2746 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/ALU5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2744 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2743 ],
            "COUT": [ 2738 ],
            "CIN": [ 2742 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/ALU0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2740 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2739 ],
            "COUT": [ 2734 ],
            "CIN": [ 2738 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2736 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2735 ],
            "COUT": [ 2730 ],
            "CIN": [ 2734 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2732 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2731 ],
            "COUT": [ 2978 ],
            "CIN": [ 2730 ]
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2728 ],
            "I2": [ 2727 ],
            "I1": [ 2725 ],
            "I0": [ 2723 ],
            "F": [ 2719 ]
          }
        },
        "dp.Erro_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2720 ],
            "D": [ 2719 ],
            "CLK": [ 2418 ],
            "CE": [ 2683 ]
          }
        },
        "dp.Erro_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2717 ],
            "D": [ 3011 ],
            "CLK": [ 2418 ],
            "CE": [ 2683 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 2964 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 2965 ]
          }
        },
        "dp.EP_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:72.19-72.28|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2695 ],
            "I3": [ 2964 ],
            "I1": [ 2429 ],
            "I0": [  ],
            "COUT": [ 2713 ],
            "CIN": [ 2700 ]
          }
        },
        "dp.EP_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2421 ],
            "I0": [ 2425 ],
            "F": [ 2694 ]
          }
        },
        "dp.EP_DFFRE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 2706 ],
            "F": [ 2709 ]
          }
        },
        "dp.EP_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2706 ],
            "D": [ 2709 ],
            "CLK": [ 2418 ],
            "CE": [ 2694 ]
          }
        },
        "dp.EP_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:72.19-72.28|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2707 ],
            "I3": [ 2964 ],
            "I1": [ 2706 ],
            "I0": [  ],
            "COUT": [ 2704 ],
            "CIN": [ 2979 ]
          }
        },
        "dp.EP_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:72.19-72.28|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2702 ],
            "I3": [ 2964 ],
            "I1": [ 2440 ],
            "I0": [  ],
            "COUT": [ 2699 ],
            "CIN": [ 2704 ]
          }
        },
        "dp.EP_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2440 ],
            "D": [ 2702 ],
            "CLK": [ 2418 ],
            "CE": [ 2694 ]
          }
        },
        "dp.EP_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:72.19-72.28|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2697 ],
            "I3": [ 2964 ],
            "I1": [ 2437 ],
            "I0": [  ],
            "COUT": [ 2700 ],
            "CIN": [ 2699 ]
          }
        },
        "dp.EP_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/DFF3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2437 ],
            "D": [ 2697 ],
            "CLK": [ 2418 ],
            "CE": [ 2694 ]
          }
        },
        "dp.EP_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/DFF4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:61.5-89.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 2443 ],
            "Q": [ 2429 ],
            "D": [ 2695 ],
            "CLK": [ 2418 ],
            "CE": [ 2694 ]
          }
        },
        "ctrl.estado_proximo_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/LUT1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 2425 ],
            "I1": [ 2692 ],
            "I0": [ 2690 ],
            "F": [ 2686 ]
          }
        },
        "ctrl.estado_proximo_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2425 ],
            "I0": [ 2428 ],
            "F": [ 2685 ]
          }
        },
        "ctrl.estado_proximo_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/MUX0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 2421 ],
            "O": [ 2424 ],
            "I1": [ 2686 ],
            "I0": [ 2685 ]
          }
        },
        "ctrl.estado_proximo_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2683 ],
            "I0": [ 2424 ],
            "F": [ 2420 ]
          }
        },
        "contador_DFFS_Q_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y1/ALU0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2679 ],
            "I3": [ 2964 ],
            "I1": [ 2494 ],
            "I0": [  ],
            "COUT": [ 2681 ],
            "CIN": [ 2614 ]
          }
        },
        "contador_DFFS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2679 ],
            "F": [ 2546 ]
          }
        },
        "contador_DFFS_Q_9_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2676 ],
            "I3": [ 2964 ],
            "I1": [ 2492 ],
            "I0": [  ],
            "COUT": [ 2672 ],
            "CIN": [ 2555 ]
          }
        },
        "contador_DFFS_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2676 ],
            "F": [ 2674 ]
          }
        },
        "contador_DFFS_Q_9": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2492 ],
            "D": [ 2674 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_8_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2670 ],
            "I3": [ 2964 ],
            "I1": [ 2491 ],
            "I0": [  ],
            "COUT": [ 2474 ],
            "CIN": [ 2672 ]
          }
        },
        "contador_DFFS_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT3",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2670 ],
            "F": [ 2668 ]
          }
        },
        "contador_DFFS_Q_8": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/DFF3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2491 ],
            "D": [ 2668 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT4",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2477 ],
            "F": [ 2665 ]
          }
        },
        "contador_DFFS_Q_7": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/DFF4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2476 ],
            "D": [ 2665 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT4",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2481 ],
            "F": [ 2662 ]
          }
        },
        "contador_DFFS_Q_6": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/DFF4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2480 ],
            "D": [ 2662 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_5_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2659 ],
            "I3": [ 2964 ],
            "I1": [ 2497 ],
            "I0": [  ],
            "COUT": [ 2655 ],
            "CIN": [ 2479 ]
          }
        },
        "contador_DFFS_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2659 ],
            "F": [ 2657 ]
          }
        },
        "contador_DFFS_Q_5": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2497 ],
            "D": [ 2657 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_4_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2653 ],
            "I3": [ 2964 ],
            "I1": [ 2496 ],
            "I0": [  ],
            "COUT": [ 2649 ],
            "CIN": [ 2655 ]
          }
        },
        "contador_DFFS_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2653 ],
            "F": [ 2651 ]
          }
        },
        "contador_DFFS_Q_4": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/DFF5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2496 ],
            "D": [ 2651 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_3_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2647 ],
            "I3": [ 2964 ],
            "I1": [ 2542 ],
            "I0": [  ],
            "COUT": [ 2643 ],
            "CIN": [ 2649 ]
          }
        },
        "contador_DFFS_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2647 ],
            "F": [ 2645 ]
          }
        },
        "contador_DFFS_Q_3": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2542 ],
            "D": [ 2645 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_2_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2641 ],
            "I3": [ 2964 ],
            "I1": [ 2541 ],
            "I0": [  ],
            "COUT": [ 2613 ],
            "CIN": [ 2643 ]
          }
        },
        "contador_DFFS_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2641 ],
            "F": [ 2616 ]
          }
        },
        "contador_DFFS_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2539 ],
            "F": [ 2638 ]
          }
        },
        "contador_DFFS_Q_23": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2539 ],
            "D": [ 2638 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_22_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2636 ],
            "I3": [ 2964 ],
            "I1": [ 2539 ],
            "I0": [  ],
            "COUT": [ 2634 ],
            "CIN": [ 2981 ]
          }
        },
        "contador_DFFS_Q_22_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2632 ],
            "I3": [ 2964 ],
            "I1": [ 2537 ],
            "I0": [  ],
            "COUT": [ 2628 ],
            "CIN": [ 2634 ]
          }
        },
        "contador_DFFS_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2632 ],
            "F": [ 2630 ]
          }
        },
        "contador_DFFS_Q_22": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2537 ],
            "D": [ 2630 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_21_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2626 ],
            "I3": [ 2964 ],
            "I1": [ 2535 ],
            "I0": [  ],
            "COUT": [ 2622 ],
            "CIN": [ 2628 ]
          }
        },
        "contador_DFFS_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2626 ],
            "F": [ 2624 ]
          }
        },
        "contador_DFFS_Q_21": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2535 ],
            "D": [ 2624 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_20_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2620 ],
            "I3": [ 2964 ],
            "I1": [ 2533 ],
            "I0": [  ],
            "COUT": [ 2609 ],
            "CIN": [ 2622 ]
          }
        },
        "contador_DFFS_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2620 ],
            "F": [ 2618 ]
          }
        },
        "contador_DFFS_Q_20": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2533 ],
            "D": [ 2618 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_2": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/DFF5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2541 ],
            "D": [ 2616 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_1_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/ALU5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2611 ],
            "I3": [ 2964 ],
            "I1": [ 2495 ],
            "I0": [  ],
            "COUT": [ 2614 ],
            "CIN": [ 2613 ]
          }
        },
        "contador_DFFS_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2611 ],
            "F": [ 2548 ]
          }
        },
        "contador_DFFS_Q_19_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/ALU5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2607 ],
            "I3": [ 2964 ],
            "I1": [ 2516 ],
            "I0": [  ],
            "COUT": [ 2603 ],
            "CIN": [ 2609 ]
          }
        },
        "contador_DFFS_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2607 ],
            "F": [ 2605 ]
          }
        },
        "contador_DFFS_Q_19": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2516 ],
            "D": [ 2605 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_18_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2601 ],
            "I3": [ 2964 ],
            "I1": [ 2515 ],
            "I0": [  ],
            "COUT": [ 2597 ],
            "CIN": [ 2603 ]
          }
        },
        "contador_DFFS_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2601 ],
            "F": [ 2599 ]
          }
        },
        "contador_DFFS_Q_18": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2515 ],
            "D": [ 2599 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_17_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2595 ],
            "I3": [ 2964 ],
            "I1": [ 2514 ],
            "I0": [  ],
            "COUT": [ 2591 ],
            "CIN": [ 2597 ]
          }
        },
        "contador_DFFS_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2595 ],
            "F": [ 2593 ]
          }
        },
        "contador_DFFS_Q_17": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2514 ],
            "D": [ 2593 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_16_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2589 ],
            "I3": [ 2964 ],
            "I1": [ 2544 ],
            "I0": [  ],
            "COUT": [ 2585 ],
            "CIN": [ 2591 ]
          }
        },
        "contador_DFFS_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT3",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2589 ],
            "F": [ 2587 ]
          }
        },
        "contador_DFFS_Q_16": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/DFF3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2544 ],
            "D": [ 2587 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_15_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2583 ],
            "I3": [ 2964 ],
            "I1": [ 2543 ],
            "I0": [  ],
            "COUT": [ 2579 ],
            "CIN": [ 2585 ]
          }
        },
        "contador_DFFS_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT4",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2583 ],
            "F": [ 2581 ]
          }
        },
        "contador_DFFS_Q_15": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/DFF4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2543 ],
            "D": [ 2581 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_14_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2577 ],
            "I3": [ 2964 ],
            "I1": [ 2513 ],
            "I0": [  ],
            "COUT": [ 2573 ],
            "CIN": [ 2579 ]
          }
        },
        "contador_DFFS_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2577 ],
            "F": [ 2575 ]
          }
        },
        "contador_DFFS_Q_14": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2513 ],
            "D": [ 2575 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_13_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/ALU5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2571 ],
            "I3": [ 2964 ],
            "I1": [ 2511 ],
            "I0": [  ],
            "COUT": [ 2567 ],
            "CIN": [ 2573 ]
          }
        },
        "contador_DFFS_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2571 ],
            "F": [ 2569 ]
          }
        },
        "contador_DFFS_Q_13": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2511 ],
            "D": [ 2569 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_12_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/ALU0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2565 ],
            "I3": [ 2964 ],
            "I1": [ 2509 ],
            "I0": [  ],
            "COUT": [ 2561 ],
            "CIN": [ 2567 ]
          }
        },
        "contador_DFFS_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2565 ],
            "F": [ 2563 ]
          }
        },
        "contador_DFFS_Q_12": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2509 ],
            "D": [ 2563 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_11_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2559 ],
            "I3": [ 2964 ],
            "I1": [ 2507 ],
            "I0": [  ],
            "COUT": [ 2554 ],
            "CIN": [ 2561 ]
          }
        },
        "contador_DFFS_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2559 ],
            "F": [ 2557 ]
          }
        },
        "contador_DFFS_Q_11": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2507 ],
            "D": [ 2557 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_10_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2552 ],
            "I3": [ 2964 ],
            "I1": [ 2505 ],
            "I0": [  ],
            "COUT": [ 2555 ],
            "CIN": [ 2554 ]
          }
        },
        "contador_DFFS_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2448 ],
            "I0": [ 2552 ],
            "F": [ 2550 ]
          }
        },
        "contador_DFFS_Q_10": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/DFF1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2505 ],
            "D": [ 2550 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q_1": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2495 ],
            "D": [ 2548 ],
            "CLK": [ 2483 ]
          }
        },
        "contador_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 2965 ],
            "Q": [ 2494 ],
            "D": [ 2546 ],
            "CLK": [ 2483 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT7",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2544 ],
            "I2": [ 2543 ],
            "I1": [ 2542 ],
            "I0": [ 2541 ],
            "F": [ 2529 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT7",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2539 ],
            "I2": [ 2537 ],
            "I1": [ 2535 ],
            "I0": [ 2533 ],
            "F": [ 2528 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 2527 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/MUX6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 2529 ],
            "O": [ 2471 ],
            "I1": [ 2528 ],
            "I0": [ 2527 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2511 ],
            "I2": [ 2509 ],
            "I1": [ 2507 ],
            "I0": [ 2505 ],
            "F": [ 2521 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2516 ],
            "I2": [ 2515 ],
            "I1": [ 2514 ],
            "I0": [ 2513 ],
            "F": [ 2520 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2497 ],
            "I2": [ 2496 ],
            "I1": [ 2495 ],
            "I0": [ 2494 ],
            "F": [ 2519 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2492 ],
            "I2": [ 2491 ],
            "I1": [ 2476 ],
            "I0": [ 2480 ],
            "F": [ 2518 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT5",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2521 ],
            "I2": [ 2520 ],
            "I1": [ 2519 ],
            "I0": [ 2518 ],
            "F": [ 2472 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2516 ],
            "I2": [ 2515 ],
            "I1": [ 2514 ],
            "I0": [ 2513 ],
            "F": [ 2501 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2511 ],
            "I2": [ 2509 ],
            "I1": [ 2507 ],
            "I0": [ 2505 ],
            "F": [ 2500 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 2499 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/MUX0",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 2501 ],
            "O": [ 2489 ],
            "I1": [ 2500 ],
            "I0": [ 2499 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2497 ],
            "I2": [ 2496 ],
            "I1": [ 2495 ],
            "I0": [ 2494 ],
            "F": [ 2488 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2492 ],
            "I2": [ 2491 ],
            "I1": [ 2476 ],
            "I0": [ 2480 ],
            "F": [ 2487 ]
          }
        },
        "clk_n_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 2471 ],
            "I2": [ 2489 ],
            "I1": [ 2488 ],
            "I0": [ 2487 ],
            "F": [ 2485 ]
          }
        },
        "clk_n_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/DFF2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:11.4-19.7|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 2418 ],
            "D": [ 2485 ],
            "CLK": [ 2483 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X9Y0/IOBA",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:3.10-3.13",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 2483 ],
            "I": [ 2406 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/ALU0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2481 ],
            "I3": [ 2964 ],
            "I1": [ 2480 ],
            "I0": [  ],
            "COUT": [ 2479 ],
            "CIN": [ 2475 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/ALU5",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2477 ],
            "I3": [ 2964 ],
            "I1": [ 2476 ],
            "I0": [  ],
            "COUT": [ 2475 ],
            "CIN": [ 2474 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT3",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 2472 ],
            "I1": [ 2471 ],
            "I0": [ 2411 ],
            "F": [ 2448 ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT3",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2421 ],
            "I0": [ 2425 ],
            "F": [ 2445 ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/LUT6",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 2421 ],
            "I0": [ 2425 ],
            "F": [ 2443 ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/ALU1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:56.19-56.30|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2441 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2440 ],
            "COUT": [ 2436 ],
            "CIN": [ 2983 ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/ALU2",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:56.19-56.30|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2438 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2437 ],
            "COUT": [ 2427 ],
            "CIN": [ 2436 ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/ALU3",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:56.19-56.30|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 2964 ],
            "SUM": [ 2434 ],
            "I3": [ 2965 ],
            "I1": [  ],
            "I0": [ 2429 ],
            "COUT": [ 2984 ],
            "CIN": [ 2427 ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/DFF4",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/control.v:19.5-24.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 2425 ],
            "D": [ 3013 ],
            "CLK": [ 2418 ],
            "CLEAR": [ 2414 ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/DFF0",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/control.v:19.5-24.8|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 2421 ],
            "D": [ 2420 ],
            "CLK": [ 2418 ],
            "CLEAR": [ 2414 ]
          }
        },
        "btn1_IBUF_I_O_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT2",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 2411 ],
            "F": [ 2414 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y9/IOBB",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:4.10-4.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 2411 ],
            "I": [ 2405 ]
          }
        }
      },
      "netnames": {
        "clk_n$gate_net$": {
          "hide_name": 0,
          "bits": [ 3015 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_1$conn$D": {
          "hide_name": 0,
          "bits": [ 3013 ] ,
          "attributes": {
            "ROUTING": "X15Y2/F4;;1;X15Y2/XD4;X15Y2/XD4/F4;1"
          }
        },
        "dp.Erro_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 3011 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F1;;1;X16Y3/XD1;X16Y3/XD1/F1;1"
          }
        },
        "dp.w1_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 3009 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F4;;1;X17Y4/XD4;X17Y4/XD4/F4;1"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 2984 ] ,
          "attributes": {
            "ROUTING": "X13Y4/COUT3;;1"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 2983 ] ,
          "attributes": {
            "ROUTING": "X13Y4/COUT0;;1"
          }
        },
        "contador_DFFS_Q_22_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 2981 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT0;;1"
          }
        },
        "dp.EP_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 2979 ] ,
          "attributes": {
            "ROUTING": "X12Y4/COUT0;;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 2978 ] ,
          "attributes": {
            "ROUTING": "X16Y1/COUT2;;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 2977 ] ,
          "attributes": {
            "ROUTING": "X15Y1/COUT0;;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 2976 ] ,
          "attributes": {
            "ROUTING": "X16Y2/COUT0;;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 2975 ] ,
          "attributes": {
            "ROUTING": "X17Y1/COUT0;;1"
          }
        },
        "dp.N_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 2973 ] ,
          "attributes": {
            "ROUTING": "X14Y3/COUT0;;1"
          }
        },
        "dp.w0_DFFRE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 2971 ] ,
          "attributes": {
            "ROUTING": "X17Y3/COUT0;;1"
          }
        },
        "dp.w1_DFFRE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 2969 ] ,
          "attributes": {
            "ROUTING": "X16Y4/COUT0;;1"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 2947 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 2945 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 2943 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 2941 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 2939 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 2937 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:5.17-5.20"
          }
        },
        "dp.w1_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2935 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w1_DFFRE_Q_7_D_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 2932 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F5;;1;X15Y3/S130;X15Y3/S130/F5;1;X15Y4/E230;X15Y4/E230/S131;1;X16Y4/B1;X16Y4/B1/E231;1"
          }
        },
        "dp.w1_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2930 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F1;;1;X16Y4/XD1;X16Y4/XD1/F1;1"
          }
        },
        "dp.w1_DFFRE_Q_6_D_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 2927 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F6;;1;X16Y4/X03;X16Y4/X03/F6;1;X16Y4/B2;X16Y4/B2/X03;1"
          }
        },
        "dp.w1_DFFRE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2926 ] ,
          "attributes": {
            "ROUTING": "X16Y4/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w1_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2924 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F2;;1;X16Y4/XD2;X16Y4/XD2/F2;1"
          }
        },
        "dp.w1_DFFRE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2922 ] ,
          "attributes": {
            "ROUTING": "X16Y4/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w1_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2920 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F3;;1;X16Y4/XD3;X16Y4/XD3/F3;1"
          }
        },
        "dp.w1_DFFRE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2918 ] ,
          "attributes": {
            "ROUTING": "X16Y4/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w1_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2916 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F4;;1;X16Y4/XD4;X16Y4/XD4/F4;1"
          }
        },
        "dp.w1_DFFRE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2914 ] ,
          "attributes": {
            "ROUTING": "X16Y4/COUT4;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w1_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2912 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F5;;1;X16Y4/XD5;X16Y4/XD5/F5;1"
          }
        },
        "dp.w1_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2910 ] ,
          "attributes": {
            "ROUTING": "X17Y4/CIN0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w1_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2908 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F0;;1;X17Y4/XD0;X17Y4/XD0/F0;1"
          }
        },
        "dp.w1_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2906 ] ,
          "attributes": {
            "ROUTING": "X17Y4/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w1_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2905 ] ,
          "attributes": {
            "ROUTING": "X17Y4/COUT0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:87.19-87.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w1_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2903 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F1;;1;X17Y4/XD1;X17Y4/XD1/F1;1"
          }
        },
        "dp.w1_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2901 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F2;;1;X17Y4/D4;X17Y4/D4/F2;1"
          }
        },
        "dp.w0_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2899 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w0_DFFRE_Q_7_D_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 2896 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F4;;1;X15Y3/E240;X15Y3/E240/F4;1;X17Y3/S240;X17Y3/S240/E242;1;X17Y3/B1;X17Y3/B1/S240;1"
          }
        },
        "dp.w0_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2894 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F1;;1;X17Y3/XD1;X17Y3/XD1/F1;1"
          }
        },
        "dp.w0_DFFRE_Q_6_D_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 2891 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F6;;1;X17Y3/S130;X17Y3/S130/F6;1;X17Y3/B2;X17Y3/B2/S130;1"
          }
        },
        "dp.w0_DFFRE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2890 ] ,
          "attributes": {
            "ROUTING": "X17Y3/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w0_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2888 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F2;;1;X17Y3/XD2;X17Y3/XD2/F2;1"
          }
        },
        "dp.w0_DFFRE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2886 ] ,
          "attributes": {
            "ROUTING": "X17Y3/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w0_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2884 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F3;;1;X17Y3/XD3;X17Y3/XD3/F3;1"
          }
        },
        "dp.w0_DFFRE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2882 ] ,
          "attributes": {
            "ROUTING": "X17Y3/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w0_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2880 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F4;;1;X17Y3/XD4;X17Y3/XD4/F4;1"
          }
        },
        "dp.w0_DFFRE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2878 ] ,
          "attributes": {
            "ROUTING": "X17Y3/COUT4;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w0_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2876 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F5;;1;X17Y3/XD5;X17Y3/XD5/F5;1"
          }
        },
        "dp.w0_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2874 ] ,
          "attributes": {
            "ROUTING": "X18Y3/CIN0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w0_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2872 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F0;;1;X18Y3/XD0;X18Y3/XD0/F0;1"
          }
        },
        "dp.w0_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2870 ] ,
          "attributes": {
            "ROUTING": "X18Y3/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w0_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2869 ] ,
          "attributes": {
            "ROUTING": "X18Y3/COUT0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:86.19-86.40|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.w0_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2867 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F1;;1;X18Y3/XD1;X18Y3/XD1/F1;1"
          }
        },
        "dp.w0_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2865 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F2;;1;X18Y3/XD2;X18Y3/XD2/F2;1"
          }
        },
        "dp.N_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2863 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:66.18-66.26|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.N_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2860 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F0;;1;X15Y3/XD0;X15Y3/XD0/F0;1"
          }
        },
        "dp.N_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2858 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.N_DFFRE_Q_2_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 2856 ] ,
          "attributes": {
            "ROUTING": "X14Y3/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:66.18-66.26|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.N_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2854 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F2;;1;X14Y3/XD2;X14Y3/XD2/F2;1"
          }
        },
        "dp.N_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2852 ] ,
          "attributes": {
            "ROUTING": "X14Y3/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:66.18-66.26|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.N_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2851 ] ,
          "attributes": {
            "ROUTING": "X14Y3/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:66.18-66.26|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.N_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2849 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F3;;1;X14Y3/XD3;X14Y3/XD3/F3;1"
          }
        },
        "dp.N_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2847 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F4;;1;X14Y3/XD4;X14Y3/XD4/F4;1"
          }
        },
        "w0[7]": {
          "hide_name": 0,
          "bits": [ 2843 ] ,
          "attributes": {
            "ROUTING": "X18Y2/W270;X18Y2/W270/N131;1;X17Y2/A4;X17Y2/A4/W271;1;X18Y3/Q2;;1;X18Y3/N130;X18Y3/N130/Q2;1;X18Y3/A2;X18Y3/A2/N130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.22-25.24",
            "hdlname": "dp w0"
          }
        },
        "w1[7]": {
          "hide_name": 0,
          "bits": [ 2840 ] ,
          "attributes": {
            "ROUTING": "X17Y4/X07;X17Y4/X07/Q4;1;X17Y4/A2;X17Y4/A2/X07;1;X17Y4/Q4;;1;X17Y4/X03;X17Y4/X03/Q4;1;X17Y4/A6;X17Y4/A6/X03;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.26-25.28",
            "hdlname": "dp w1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2838 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 2836 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F3;;1;X17Y2/N100;X17Y2/N100/F3;1;X17Y1/N200;X17Y1/N200/N101;1;X17Y1/A1;X17Y1/A1/N200;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "w0[6]": {
          "hide_name": 0,
          "bits": [ 2832 ] ,
          "attributes": {
            "ROUTING": "X18Y3/W130;X18Y3/W130/Q1;1;X17Y3/N230;X17Y3/N230/W131;1;X17Y2/A5;X17Y2/A5/N231;1;X18Y3/Q1;;1;X18Y3/N100;X18Y3/N100/Q1;1;X18Y3/A1;X18Y3/A1/N100;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.22-25.24",
            "hdlname": "dp w0"
          }
        },
        "w1[6]": {
          "hide_name": 0,
          "bits": [ 2829 ] ,
          "attributes": {
            "ROUTING": "X17Y4/E130;X17Y4/E130/Q1;1;X17Y4/A7;X17Y4/A7/E130;1;X17Y4/Q1;;1;X17Y4/X02;X17Y4/X02/Q1;1;X17Y4/A1;X17Y4/A1/X02;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.26-25.28",
            "hdlname": "dp w1"
          }
        },
        "w0[5]": {
          "hide_name": 0,
          "bits": [ 2826 ] ,
          "attributes": {
            "ROUTING": "X18Y3/SN20;X18Y3/SN20/Q0;1;X18Y2/A5;X18Y2/A5/N121;1;X18Y3/Q0;;1;X18Y3/X01;X18Y3/X01/Q0;1;X18Y3/A0;X18Y3/A0/X01;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.22-25.24",
            "hdlname": "dp w0"
          }
        },
        "w1[5]": {
          "hide_name": 0,
          "bits": [ 2823 ] ,
          "attributes": {
            "ROUTING": "X17Y4/N200;X17Y4/N200/Q0;1;X17Y2/X01;X17Y2/X01/N202;1;X17Y2/A6;X17Y2/A6/X01;1;X17Y4/Q0;;1;X17Y4/X01;X17Y4/X01/Q0;1;X17Y4/A0;X17Y4/A0/X01;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.26-25.28",
            "hdlname": "dp w1"
          }
        },
        "w0[4]": {
          "hide_name": 0,
          "bits": [ 2820 ] ,
          "attributes": {
            "ROUTING": "X17Y3/W250;X17Y3/W250/Q5;1;X16Y3/A4;X16Y3/A4/W251;1;X17Y3/Q5;;1;X17Y3/A5;X17Y3/A5/Q5;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.22-25.24",
            "hdlname": "dp w0"
          }
        },
        "w1[4]": {
          "hide_name": 0,
          "bits": [ 2817 ] ,
          "attributes": {
            "ROUTING": "X16Y4/SN20;X16Y4/SN20/Q5;1;X16Y3/A6;X16Y3/A6/N121;1;X16Y4/Q5;;1;X16Y4/A5;X16Y4/A5/Q5;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.26-25.28",
            "hdlname": "dp w1"
          }
        },
        "w0[3]": {
          "hide_name": 0,
          "bits": [ 2814 ] ,
          "attributes": {
            "ROUTING": "X17Y3/W130;X17Y3/W130/Q4;1;X16Y3/A5;X16Y3/A5/W131;1;X17Y3/Q4;;1;X17Y3/X07;X17Y3/X07/Q4;1;X17Y3/A4;X17Y3/A4/X07;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.22-25.24",
            "hdlname": "dp w0"
          }
        },
        "w1[3]": {
          "hide_name": 0,
          "bits": [ 2811 ] ,
          "attributes": {
            "ROUTING": "X16Y4/SN10;X16Y4/SN10/Q4;1;X16Y3/A3;X16Y3/A3/N111;1;X16Y4/Q4;;1;X16Y4/X07;X16Y4/X07/Q4;1;X16Y4/A4;X16Y4/A4/X07;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.26-25.28",
            "hdlname": "dp w1"
          }
        },
        "w0[2]": {
          "hide_name": 0,
          "bits": [ 2808 ] ,
          "attributes": {
            "ROUTING": "X17Y3/SN20;X17Y3/SN20/Q3;1;X17Y2/A7;X17Y2/A7/N121;1;X17Y3/E230;X17Y3/E230/Q3;1;X19Y3/S230;X19Y3/S230/E232;1;X19Y5/A6;X19Y5/A6/S232;1;X17Y3/Q3;;1;X17Y3/N130;X17Y3/N130/Q3;1;X17Y3/A3;X17Y3/A3/N130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.22-25.24",
            "hdlname": "dp w0"
          }
        },
        "w1[2]": {
          "hide_name": 0,
          "bits": [ 2805 ] ,
          "attributes": {
            "ROUTING": "X16Y4/X06;X16Y4/X06/Q3;1;X16Y4/A7;X16Y4/A7/X06;1;X16Y4/EW20;X16Y4/EW20/Q3;1;X17Y4/S820;X17Y4/S820/E121;1;X17Y8/E270;X17Y8/E270/S824;1;X19Y8/A0;X19Y8/A0/E272;1;X16Y4/Q3;;1;X16Y4/X02;X16Y4/X02/Q3;1;X16Y4/A3;X16Y4/A3/X02;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.26-25.28",
            "hdlname": "dp w1"
          }
        },
        "w0[1]": {
          "hide_name": 0,
          "bits": [ 2802 ] ,
          "attributes": {
            "ROUTING": "X17Y3/SN10;X17Y3/SN10/Q2;1;X17Y4/E250;X17Y4/E250/S111;1;X19Y4/S250;X19Y4/S250/E252;1;X19Y6/A0;X19Y6/A0/S252;1;X17Y3/X01;X17Y3/X01/Q2;1;X17Y3/A7;X17Y3/A7/X01;1;X17Y3/Q2;;1;X17Y3/X05;X17Y3/X05/Q2;1;X17Y3/A2;X17Y3/A2/X05;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.22-25.24",
            "hdlname": "dp w0"
          }
        },
        "w1[1]": {
          "hide_name": 0,
          "bits": [ 2799 ] ,
          "attributes": {
            "ROUTING": "X16Y4/N100;X16Y4/N100/Q2;1;X16Y3/N200;X16Y3/N200/N101;1;X16Y3/A0;X16Y3/A0/N200;1;X16Y4/E810;X16Y4/E810/Q2;1;X19Y4/S210;X19Y4/S210/W814;1;X19Y5/A7;X19Y5/A7/S211;1;X16Y4/Q2;;1;X16Y4/N130;X16Y4/N130/Q2;1;X16Y4/A2;X16Y4/A2/N130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.26-25.28",
            "hdlname": "dp w1"
          }
        },
        "w0[0]": {
          "hide_name": 0,
          "bits": [ 2796 ] ,
          "attributes": {
            "ROUTING": "X17Y3/W210;X17Y3/W210/Q1;1;X16Y3/X02;X16Y3/X02/W211;1;X16Y3/A2;X16Y3/A2/X02;1;X19Y3/S210;X19Y3/S210/E212;1;X19Y5/B0;X19Y5/B0/S212;1;X17Y3/E210;X17Y3/E210/Q1;1;X17Y3/Q1;;1;X17Y3/X02;X17Y3/X02/Q1;1;X17Y3/A1;X17Y3/A1/X02;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.22-25.24",
            "hdlname": "dp w0"
          }
        },
        "w1[0]": {
          "hide_name": 0,
          "bits": [ 2793 ] ,
          "attributes": {
            "ROUTING": "X16Y4/E130;X16Y4/E130/Q1;1;X17Y4/E230;X17Y4/E230/E131;1;X19Y4/S230;X19Y4/S230/E232;1;X19Y5/A5;X19Y5/A5/S231;1;X16Y4/N210;X16Y4/N210/Q1;1;X16Y2/A6;X16Y2/A6/N212;1;X16Y4/Q1;;1;X16Y4/E210;X16Y4/E210/Q1;1;X16Y4/A1;X16Y4/A1/E210;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:25.26-25.28",
            "hdlname": "dp w1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 2791 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F2;;1;X16Y3/N130;X16Y3/N130/F2;1;X16Y2/B1;X16Y2/B1/N131;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2790 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F6;;1;X16Y2/X03;X16Y2/X03/F6;1;X16Y2/A1;X16Y2/A1/X03;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 2788 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F7;;1;X17Y3/EW10;X17Y3/EW10/F7;1;X16Y3/N210;X16Y3/N210/W111;1;X16Y2/B2;X16Y2/B2/N211;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2787 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F0;;1;X16Y3/SN10;X16Y3/SN10/F0;1;X16Y2/A2;X16Y2/A2/N111;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2786 ] ,
          "attributes": {
            "ROUTING": "X16Y2/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 2784 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F7;;1;X17Y2/EW10;X17Y2/EW10/F7;1;X16Y2/B3;X16Y2/B3/W111;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2783 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F7;;1;X16Y4/N270;X16Y4/N270/F7;1;X16Y2/A3;X16Y2/A3/N272;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2782 ] ,
          "attributes": {
            "ROUTING": "X16Y2/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 2780 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F5;;1;X16Y3/N250;X16Y3/N250/F5;1;X16Y2/B4;X16Y2/B4/N251;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2779 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F3;;1;X16Y3/N230;X16Y3/N230/F3;1;X16Y2/A4;X16Y2/A4/N231;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2778 ] ,
          "attributes": {
            "ROUTING": "X16Y2/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 2776 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F4;;1;X16Y3/N100;X16Y3/N100/F4;1;X16Y2/B5;X16Y2/B5/N101;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2775 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F6;;1;X16Y3/SN20;X16Y3/SN20/F6;1;X16Y2/A5;X16Y2/A5/N121;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2774 ] ,
          "attributes": {
            "ROUTING": "X16Y2/COUT4;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 2772 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F5;;1;X18Y2/EW10;X18Y2/EW10/F5;1;X17Y2/B0;X17Y2/B0/W111;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2771 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F6;;1;X17Y2/X03;X17Y2/X03/F6;1;X17Y2/A0;X17Y2/A0/X03;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2770 ] ,
          "attributes": {
            "ROUTING": "X17Y2/CIN0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 2768 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F5;;1;X17Y2/S100;X17Y2/S100/F5;1;X17Y2/B1;X17Y2/B1/S100;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2767 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F7;;1;X17Y4/N270;X17Y4/N270/F7;1;X17Y2/A1;X17Y2/A1/N272;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2766 ] ,
          "attributes": {
            "ROUTING": "X17Y2/COUT0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_I0_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 2764 ] ,
          "attributes": {
            "ROUTING": "X17Y2/B2;X17Y2/B2/W240;1;X17Y2/F4;;1;X17Y2/W240;X17Y2/W240/F4;1;X17Y2/B3;X17Y2/B3/W240;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3_ALU_SUM_I0_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 2763 ] ,
          "attributes": {
            "ROUTING": "X17Y2/A3;X17Y2/A3/X05;1;X17Y4/F6;;1;X17Y4/N260;X17Y4/N260/F6;1;X17Y2/X05;X17Y2/X05/N262;1;X17Y2/A2;X17Y2/A2/X05;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2762 ] ,
          "attributes": {
            "ROUTING": "X17Y2/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 2761 ] ,
          "attributes": {
            "ROUTING": "X17Y2/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:49.19-49.32|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2758 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F1;;1;X16Y2/N130;X16Y2/N130/F1;1;X16Y1/W270;X16Y1/W270/N131;1;X15Y1/A1;X15Y1/A1/W271;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2755 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F2;;1;X16Y2/W130;X16Y2/W130/F2;1;X15Y2/N270;X15Y2/N270/W131;1;X15Y1/A2;X15Y1/A2/N271;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2754 ] ,
          "attributes": {
            "ROUTING": "X15Y1/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2752 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2751 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F3;;1;X16Y2/SN10;X16Y2/SN10/F3;1;X16Y1/W250;X16Y1/W250/N111;1;X15Y1/A3;X15Y1/A3/W251;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2750 ] ,
          "attributes": {
            "ROUTING": "X15Y1/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2748 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2747 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F4;;1;X16Y2/EW10;X16Y2/EW10/F4;1;X15Y2/N210;X15Y2/N210/W111;1;X15Y1/A4;X15Y1/A4/N211;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2746 ] ,
          "attributes": {
            "ROUTING": "X15Y1/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2743 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F5;;1;X16Y2/EW20;X16Y2/EW20/F5;1;X15Y2/N260;X15Y2/N260/W121;1;X15Y1/X05;X15Y1/X05/N261;1;X15Y1/A5;X15Y1/A5/X05;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2742 ] ,
          "attributes": {
            "ROUTING": "X15Y1/COUT4;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2740 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2739 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F0;;1;X17Y2/N130;X17Y2/N130/F0;1;X17Y1/W270;X17Y1/W270/N131;1;X16Y1/A0;X16Y1/A0/W271;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2738 ] ,
          "attributes": {
            "ROUTING": "X16Y1/CIN0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2736 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2735 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F1;;1;X17Y2/SN10;X17Y2/SN10/F1;1;X17Y1/W250;X17Y1/W250/N111;1;X16Y1/A1;X16Y1/A1/W251;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2734 ] ,
          "attributes": {
            "ROUTING": "X16Y1/COUT0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 2731 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F2;;1;X17Y2/W130;X17Y2/W130/F2;1;X16Y2/N270;X16Y2/N270/W131;1;X16Y1/A2;X16Y1/A2/N271;1"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2730 ] ,
          "attributes": {
            "ROUTING": "X16Y1/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:50.22-50.36|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 2728 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F1;;1;X17Y1/W210;X17Y1/W210/F1;1;X15Y1/S210;X15Y1/S210/W212;1;X15Y3/X08;X15Y3/X08/S212;1;X15Y3/D2;X15Y3/D2/X08;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2727 ] ,
          "attributes": {
            "ROUTING": "X16Y1/EW10;X16Y1/EW10/F3;1;X17Y1/A0;X17Y1/A0/E111;1;X16Y1/F3;;1;X16Y1/W100;X16Y1/W100/F3;1;X15Y1/S240;X15Y1/S240/W101;1;X15Y3/C2;X15Y3/C2/S242;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 2725 ] ,
          "attributes": {
            "ROUTING": "X17Y3/B6;X17Y3/B6/E212;1;X16Y3/S250;X16Y3/S250/E111;1;X16Y3/B2;X16Y3/B2/S250;1;X16Y3/B4;X16Y3/B4/E250;1;X16Y3/E250;X16Y3/E250/E111;1;X16Y3/B5;X16Y3/B5/E250;1;X15Y3/B4;X15Y3/B4/X01;1;X15Y3/S100;X15Y3/S100/Q0;1;X15Y3/E210;X15Y3/E210/S100;1;X17Y3/B7;X17Y3/B7/E212;1;X17Y2/B7;X17Y2/B7/E232;1;X17Y2/E230;X17Y2/E230/E232;1;X18Y2/B5;X18Y2/B5/E231;1;X15Y3/A0;X15Y3/A0/X01;1;X17Y2/B4;X17Y2/B4/E232;1;X15Y3/N130;X15Y3/N130/Q0;1;X15Y2/E230;X15Y2/E230/N131;1;X17Y2/B5;X17Y2/B5/E232;1;X15Y3/X01;X15Y3/X01/Q0;1;X15Y3/B2;X15Y3/B2/X01;1;X15Y3/Q0;;1;X15Y3/EW10;X15Y3/EW10/Q0;1;X14Y3/B1;X14Y3/B1/W111;1",
            "hdlname": "dp N",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:16.15-16.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dp.Erro_DFFRE_Q_1_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 2723 ] ,
          "attributes": {
            "ROUTING": "X14Y3/SN20;X14Y3/SN20/Q2;1;X14Y2/E220;X14Y2/E220/N121;1;X16Y2/X05;X16Y2/X05/E222;1;X16Y2/B6;X16Y2/B6/X05;1;X16Y3/B6;X16Y3/B6/X05;1;X14Y4/E230;X14Y4/E230/S131;1;X16Y4/B7;X16Y4/B7/E232;1;X17Y4/B6;X17Y4/B6/S251;1;X14Y3/S130;X14Y3/S130/Q2;1;X14Y4/E270;X14Y4/E270/S131;1;X16Y4/A6;X16Y4/A6/E272;1;X17Y3/S250;X17Y3/S250/E252;1;X17Y4/B7;X17Y4/B7/S251;1;X15Y3/E250;X15Y3/E250/E111;1;X17Y3/N250;X17Y3/N250/E252;1;X17Y2/B6;X17Y2/B6/N251;1;X16Y3/X05;X16Y3/X05/E222;1;X16Y3/B0;X16Y3/B0/X05;1;X15Y3/A5;X15Y3/A5/E111;1;X14Y3/E220;X14Y3/E220/Q2;1;X16Y3/X01;X16Y3/X01/E222;1;X16Y3/B3;X16Y3/B3/X01;1;X14Y3/X01;X14Y3/X01/Q2;1;X14Y3/B2;X14Y3/B2/X01;1;X14Y3/Q2;;1;X14Y3/EW10;X14Y3/EW10/Q2;1;X15Y3/A2;X15Y3/A2/E111;1",
            "hdlname": "dp N",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:16.15-16.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dp.Erro[0]": {
          "hide_name": 0,
          "bits": [ 2720 ] ,
          "attributes": {
            "ROUTING": "X15Y3/W100;X15Y3/W100/Q2;1;X15Y3/B5;X15Y3/B5/W100;1;X15Y3/Q2;;1;X15Y3/E100;X15Y3/E100/Q2;1;X15Y3/A4;X15Y3/A4/E100;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:18.22-18.26",
            "hdlname": "dp Erro"
          }
        },
        "dp.Erro_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2719 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F2;;1;X15Y3/XD2;X15Y3/XD2/F2;1"
          }
        },
        "dp.Erro[1]": {
          "hide_name": 0,
          "bits": [ 2717 ] ,
          "attributes": {
            "ROUTING": "X16Y3/S100;X16Y3/S100/Q1;1;X16Y4/E240;X16Y4/E240/S101;1;X16Y4/B6;X16Y4/B6/E240;1;X16Y3/Q1;;1;X16Y3/EW10;X16Y3/EW10/Q1;1;X17Y3/A6;X17Y3/A6/E111;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:18.22-18.26",
            "hdlname": "dp Erro"
          }
        },
        "dp.EP_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2713 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:72.19-72.28|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.EP_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2709 ] ,
          "attributes": {
            "ROUTING": "X11Y4/F2;;1;X11Y4/XD2;X11Y4/XD2/F2;1"
          }
        },
        "dp.EP_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2707 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.EP[0]": {
          "hide_name": 0,
          "bits": [ 2706 ] ,
          "attributes": {
            "ROUTING": "X11Y4/N130;X11Y4/N130/Q2;1;X11Y4/A2;X11Y4/A2/N130;1;X11Y4/Q2;;1;X11Y4/E130;X11Y4/E130/Q2;1;X12Y4/B1;X12Y4/B1/E131;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:17.15-17.17",
            "hdlname": "dp EP"
          }
        },
        "dp.EP_DFFRE_Q_2_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 2704 ] ,
          "attributes": {
            "ROUTING": "X12Y4/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:72.19-72.28|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.EP_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2702 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F2;;1;X12Y4/XD2;X12Y4/XD2/F2;1"
          }
        },
        "dp.EP_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2700 ] ,
          "attributes": {
            "ROUTING": "X12Y4/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:72.19-72.28|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.EP_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2699 ] ,
          "attributes": {
            "ROUTING": "X12Y4/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:72.19-72.28|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "dp.EP_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2697 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F3;;1;X12Y4/XD3;X12Y4/XD3/F3;1"
          }
        },
        "dp.EP_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 2695 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F4;;1;X12Y4/XD4;X12Y4/XD4/F4;1"
          }
        },
        "dp.EP_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 2694 ] ,
          "attributes": {
            "ROUTING": "X12Y4/CE1;X12Y4/CE1/W212;1;X11Y4/CE1;X11Y4/CE1/W211;1;X14Y3/SN10;X14Y3/SN10/F6;1;X12Y4/CE2;X12Y4/CE2/W212;1;X12Y4/W210;X12Y4/W210/W212;1;X14Y4/W210;X14Y4/W210/S111;1;X14Y3/LSR1;X14Y3/LSR1/X07;1;X14Y3/E260;X14Y3/E260/F6;1;X15Y3/X07;X15Y3/X07/E261;1;X15Y3/LSR0;X15Y3/LSR0/X07;1;X14Y3/F6;;1;X14Y3/X07;X14Y3/X07/F6;1;X14Y3/LSR2;X14Y3/LSR2/X07;1"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q[1]": {
          "hide_name": 0,
          "bits": [ 2692 ] ,
          "attributes": {
            "ROUTING": "X14Y3/N130;X14Y3/N130/Q3;1;X14Y2/B1;X14Y2/B1/N131;1;X14Y3/Q3;;1;X14Y3/B3;X14Y3/B3/Q3;1",
            "hdlname": "dp N",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:16.15-16.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q[0]": {
          "hide_name": 0,
          "bits": [ 2690 ] ,
          "attributes": {
            "ROUTING": "X14Y3/N240;X14Y3/N240/Q4;1;X14Y2/X03;X14Y2/X03/N241;1;X14Y2/A1;X14Y2/A1/X03;1;X14Y3/Q4;;1;X14Y3/X03;X14Y3/X03/Q4;1;X14Y3/B4;X14Y3/B4/X03;1",
            "hdlname": "dp N",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:16.15-16.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctrl.estado_proximo_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2686 ] ,
          "attributes": {
            "ROUTING": "X14Y2/F1;;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ctrl.estado_proximo_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2685 ] ,
          "attributes": {
            "ROUTING": "X14Y2/F0;;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dp.Erro_DFFRE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 2683 ] ,
          "attributes": {
            "ROUTING": "X15Y2/E210;X15Y2/E210/F1;1;X16Y2/S210;X16Y2/S210/E211;1;X16Y3/CE0;X16Y3/CE0/S211;1;X15Y2/S210;X15Y2/S210/F1;1;X15Y3/CE1;X15Y3/CE1/S211;1;X15Y2/F1;;1;X15Y2/B0;X15Y2/B0/F1;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2681 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2679 ] ,
          "attributes": {
            "ROUTING": "X14Y1/F0;;1;X14Y1/EW20;X14Y1/EW20/F0;1;X13Y1/S260;X13Y1/S260/W121;1;X13Y3/X03;X13Y3/X03/S262;1;X13Y3/A0;X13Y3/A0/X03;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_9_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2676 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F3;;1;X12Y1/S100;X12Y1/S100/F3;1;X12Y2/E200;X12Y2/E200/S101;1;X12Y2/A2;X12Y2/A2/E200;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2674 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F2;;1;X12Y2/XD2;X12Y2/XD2/F2;1"
          }
        },
        "contador_DFFS_Q_9_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2672 ] ,
          "attributes": {
            "ROUTING": "X12Y1/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_8_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2670 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F4;;1;X12Y1/EW10;X12Y1/EW10/F4;1;X13Y1/S210;X13Y1/S210/E111;1;X13Y3/X02;X13Y3/X02/S212;1;X13Y3/A3;X13Y3/A3/X02;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2668 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F3;;1;X13Y3/XD3;X13Y3/XD3/F3;1"
          }
        },
        "contador_DFFS_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2665 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F4;;1;X12Y3/XD4;X12Y3/XD4/F4;1"
          }
        },
        "contador_DFFS_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2662 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F4;;1;X13Y3/XD4;X13Y3/XD4/F4;1"
          }
        },
        "contador_DFFS_Q_5_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2659 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F1;;1;X13Y1/S100;X13Y1/S100/F1;1;X13Y2/E200;X13Y2/E200/S101;1;X13Y2/A2;X13Y2/A2/E200;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2657 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F2;;1;X13Y2/XD2;X13Y2/XD2/F2;1"
          }
        },
        "contador_DFFS_Q_5_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2655 ] ,
          "attributes": {
            "ROUTING": "X13Y1/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_4_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2653 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F2;;1;X13Y1/W100;X13Y1/W100/F2;1;X13Y1/S230;X13Y1/S230/W100;1;X13Y3/A5;X13Y3/A5/S232;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2651 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F5;;1;X13Y3/XD5;X13Y3/XD5/F5;1"
          }
        },
        "contador_DFFS_Q_4_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2649 ] ,
          "attributes": {
            "ROUTING": "X13Y1/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_3_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2647 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F3;;1;X13Y1/S130;X13Y1/S130/F3;1;X13Y2/A1;X13Y2/A1/S131;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2645 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F1;;1;X13Y2/XD1;X13Y2/XD1/F1;1"
          }
        },
        "contador_DFFS_Q_3_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2643 ] ,
          "attributes": {
            "ROUTING": "X13Y1/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_2_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2641 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F4;;1;X13Y1/SN10;X13Y1/SN10/F4;1;X13Y2/W250;X13Y2/W250/S111;1;X12Y2/A5;X12Y2/A5/W251;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2638 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F0;;1;X9Y2/XD0;X9Y2/XD0/F0;1"
          }
        },
        "contador_DFFS_Q_22_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2636 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "contador_DFFS_Q_22_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 2634 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_22_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2632 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F2;;1;X10Y1/SN10;X10Y1/SN10/F2;1;X10Y2/E210;X10Y2/E210/S111;1;X10Y2/A1;X10Y2/A1/E210;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2630 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F1;;1;X10Y2/XD1;X10Y2/XD1/F1;1"
          }
        },
        "contador_DFFS_Q_22_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2628 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_21_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2626 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F3;;1;X10Y1/S100;X10Y1/S100/F3;1;X10Y2/E200;X10Y2/E200/S101;1;X10Y2/A2;X10Y2/A2/E200;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2624 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F2;;1;X10Y2/XD2;X10Y2/XD2/F2;1"
          }
        },
        "contador_DFFS_Q_21_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2622 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_20_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2620 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F4;;1;X10Y1/S130;X10Y1/S130/F4;1;X10Y2/A0;X10Y2/A0/S131;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2618 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F0;;1;X10Y2/XD0;X10Y2/XD0/F0;1"
          }
        },
        "contador_DFFS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2616 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F5;;1;X12Y2/XD5;X12Y2/XD5/F5;1"
          }
        },
        "contador_DFFS_Q_1_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2614 ] ,
          "attributes": {
            "ROUTING": "X14Y1/CIN0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_2_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2613 ] ,
          "attributes": {
            "ROUTING": "X13Y1/COUT4;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_1_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2611 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F5;;1;X13Y1/S250;X13Y1/S250/F5;1;X13Y3/A2;X13Y3/A2/S252;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_20_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2609 ] ,
          "attributes": {
            "ROUTING": "X10Y1/COUT4;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_19_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2607 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F5;;1;X10Y1/S250;X10Y1/S250/F5;1;X10Y3/A0;X10Y3/A0/S252;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2605 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F0;;1;X10Y3/XD0;X10Y3/XD0/F0;1"
          }
        },
        "contador_DFFS_Q_19_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2603 ] ,
          "attributes": {
            "ROUTING": "X11Y1/CIN0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_18_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2601 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F0;;1;X11Y1/W130;X11Y1/W130/F0;1;X10Y1/S270;X10Y1/S270/W131;1;X10Y3/A1;X10Y3/A1/S272;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2599 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F1;;1;X10Y3/XD1;X10Y3/XD1/F1;1"
          }
        },
        "contador_DFFS_Q_18_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2597 ] ,
          "attributes": {
            "ROUTING": "X11Y1/COUT0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_17_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2595 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F1;;1;X11Y1/EW20;X11Y1/EW20/F1;1;X10Y1/S220;X10Y1/S220/W121;1;X10Y3/X07;X10Y3/X07/S222;1;X10Y3/A2;X10Y3/A2/X07;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2593 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F2;;1;X10Y3/XD2;X10Y3/XD2/F2;1"
          }
        },
        "contador_DFFS_Q_17_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2591 ] ,
          "attributes": {
            "ROUTING": "X11Y1/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_16_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2589 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F2;;1;X11Y1/SN10;X11Y1/SN10/F2;1;X11Y2/E250;X11Y2/E250/S111;1;X12Y2/A3;X12Y2/A3/E251;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2587 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F3;;1;X12Y2/XD3;X12Y2/XD3/F3;1"
          }
        },
        "contador_DFFS_Q_16_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2585 ] ,
          "attributes": {
            "ROUTING": "X11Y1/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_15_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2583 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F3;;1;X11Y1/S130;X11Y1/S130/F3;1;X11Y2/E270;X11Y2/E270/S131;1;X12Y2/A4;X12Y2/A4/E271;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2581 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F4;;1;X12Y2/XD4;X12Y2/XD4/F4;1"
          }
        },
        "contador_DFFS_Q_15_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2579 ] ,
          "attributes": {
            "ROUTING": "X11Y1/COUT3;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_14_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2577 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F4;;1;X11Y1/EW10;X11Y1/EW10/F4;1;X10Y1/S210;X10Y1/S210/W111;1;X10Y3/A5;X10Y3/A5/S212;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2575 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F5;;1;X10Y3/XD5;X10Y3/XD5/F5;1"
          }
        },
        "contador_DFFS_Q_14_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2573 ] ,
          "attributes": {
            "ROUTING": "X11Y1/COUT4;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_13_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2571 ] ,
          "attributes": {
            "ROUTING": "X11Y1/F5;;1;X11Y1/S250;X11Y1/S250/F5;1;X11Y3/A0;X11Y3/A0/S252;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2569 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F0;;1;X11Y3/XD0;X11Y3/XD0/F0;1"
          }
        },
        "contador_DFFS_Q_13_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2567 ] ,
          "attributes": {
            "ROUTING": "X12Y1/CIN0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_12_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2565 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F0;;1;X12Y1/S130;X12Y1/S130/F0;1;X12Y2/A0;X12Y2/A0/S131;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2563 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F0;;1;X12Y2/XD0;X12Y2/XD0/F0;1"
          }
        },
        "contador_DFFS_Q_12_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2561 ] ,
          "attributes": {
            "ROUTING": "X12Y1/COUT0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_11_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2559 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F1;;1;X12Y1/E130;X12Y1/E130/F1;1;X13Y1/S270;X13Y1/S270/E131;1;X13Y3/A1;X13Y3/A1/S272;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2557 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F1;;1;X13Y3/XD1;X13Y3/XD1/F1;1"
          }
        },
        "contador_DFFS_Q_10_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2555 ] ,
          "attributes": {
            "ROUTING": "X12Y1/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_11_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2554 ] ,
          "attributes": {
            "ROUTING": "X12Y1/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_10_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2552 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F2;;1;X12Y1/SN10;X12Y1/SN10/F2;1;X12Y2/E210;X12Y2/E210/S111;1;X12Y2/A1;X12Y2/A1/E210;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador_DFFS_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2550 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F1;;1;X12Y2/XD1;X12Y2/XD1/F1;1"
          }
        },
        "contador_DFFS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2548 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F2;;1;X13Y3/XD2;X13Y3/XD2/F2;1"
          }
        },
        "contador_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 2546 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F0;;1;X13Y3/XD0;X13Y3/XD0/F0;1"
          }
        },
        "contador[7]": {
          "hide_name": 0,
          "bits": [ 2544 ] ,
          "attributes": {
            "ROUTING": "X12Y2/W230;X12Y2/W230/Q3;1;X11Y2/N230;X11Y2/N230/W231;1;X11Y1/B2;X11Y1/B2/N231;1;X12Y2/Q3;;1;X12Y2/X02;X12Y2/X02/Q3;1;X12Y2/D7;X12Y2/D7/X02;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[8]": {
          "hide_name": 0,
          "bits": [ 2543 ] ,
          "attributes": {
            "ROUTING": "X12Y1/W230;X12Y1/W230/N131;1;X11Y1/B3;X11Y1/B3/W231;1;X12Y2/Q4;;1;X12Y2/N130;X12Y2/N130/Q4;1;X12Y2/C7;X12Y2/C7/N130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[20]": {
          "hide_name": 0,
          "bits": [ 2542 ] ,
          "attributes": {
            "ROUTING": "X13Y2/N210;X13Y2/N210/Q1;1;X13Y1/B3;X13Y1/B3/N211;1;X13Y2/Q1;;1;X13Y2/W210;X13Y2/W210/Q1;1;X12Y2/B7;X12Y2/B7/W211;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[21]": {
          "hide_name": 0,
          "bits": [ 2541 ] ,
          "attributes": {
            "ROUTING": "X13Y2/N270;X13Y2/N270/E131;1;X13Y1/B4;X13Y1/B4/N271;1;X12Y2/Q5;;1;X12Y2/E130;X12Y2/E130/Q5;1;X12Y2/A7;X12Y2/A7/E130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 2539 ] ,
          "attributes": {
            "ROUTING": "X9Y2/N130;X9Y2/N130/Q0;1;X9Y1/E230;X9Y1/E230/N131;1;X10Y1/B1;X10Y1/B1/E231;1;X9Y2/X01;X9Y2/X01/Q0;1;X9Y2/A0;X9Y2/A0/X01;1;X9Y2/Q0;;1;X9Y2/E100;X9Y2/E100/Q0;1;X10Y2/D7;X10Y2/D7/E101;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 2537 ] ,
          "attributes": {
            "ROUTING": "X10Y2/N210;X10Y2/N210/Q1;1;X10Y1/B2;X10Y1/B2/N211;1;X10Y2/Q1;;1;X10Y2/X06;X10Y2/X06/Q1;1;X10Y2/C7;X10Y2/C7/X06;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 2535 ] ,
          "attributes": {
            "ROUTING": "X10Y2/N130;X10Y2/N130/Q2;1;X10Y1/B3;X10Y1/B3/N131;1;X10Y2/Q2;;1;X10Y2/X05;X10Y2/X05/Q2;1;X10Y2/B7;X10Y2/B7/X05;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 2533 ] ,
          "attributes": {
            "ROUTING": "X10Y2/N100;X10Y2/N100/Q0;1;X10Y1/B4;X10Y1/B4/N101;1;X10Y2/Q0;;1;X10Y2/W200;X10Y2/W200/Q0;1;X10Y2/A7;X10Y2/A7/W200;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 2529 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F7;;1;X12Y2/W270;X12Y2/W270/F7;1;X10Y2/X08;X10Y2/X08/W272;1;X10Y2/SEL6;X10Y2/SEL6/X08;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2528 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F7;;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2527 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F6;;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 2521 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F5;;1;X12Y3/SN20;X12Y3/SN20/F5;1;X12Y2/E220;X12Y2/E220/N121;1;X13Y2/D5;X13Y2/D5/E221;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 2520 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F5;;1;X10Y2/EW20;X10Y2/EW20/F5;1;X11Y2/E260;X11Y2/E260/E121;1;X13Y2/C5;X13Y2/C5/E262;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 2519 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F0;;1;X13Y2/X01;X13Y2/X01/F0;1;X13Y2/B5;X13Y2/B5/X01;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2518 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F6;;1;X12Y2/EW10;X12Y2/EW10/F6;1;X13Y2/A5;X13Y2/A5/E111;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[4]": {
          "hide_name": 0,
          "bits": [ 2516 ] ,
          "attributes": {
            "ROUTING": "X10Y3/N130;X10Y3/N130/Q0;1;X10Y2/D5;X10Y2/D5/N131;1;X10Y3/N200;X10Y3/N200/Q0;1;X10Y1/X03;X10Y1/X03/N202;1;X10Y1/B5;X10Y1/B5/X03;1;X10Y3/Q0;;1;X10Y3/S130;X10Y3/S130/Q0;1;X10Y3/D6;X10Y3/D6/S130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[5]": {
          "hide_name": 0,
          "bits": [ 2515 ] ,
          "attributes": {
            "ROUTING": "X10Y3/SN10;X10Y3/SN10/Q1;1;X10Y2/C5;X10Y2/C5/N111;1;X10Y3/X06;X10Y3/X06/Q1;1;X10Y3/C6;X10Y3/C6/X06;1;X11Y1/B0;X11Y1/B0/E211;1;X10Y3/Q1;;1;X10Y3/N210;X10Y3/N210/Q1;1;X10Y1/E210;X10Y1/E210/N212;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[6]": {
          "hide_name": 0,
          "bits": [ 2514 ] ,
          "attributes": {
            "ROUTING": "X10Y3/N100;X10Y3/N100/Q2;1;X10Y2/B5;X10Y2/B5/N101;1;X10Y3/EW10;X10Y3/EW10/Q2;1;X11Y3/N210;X11Y3/N210/E111;1;X11Y1/B1;X11Y1/B1/N212;1;X10Y3/Q2;;1;X10Y3/X05;X10Y3/X05/Q2;1;X10Y3/B6;X10Y3/B6/X05;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[9]": {
          "hide_name": 0,
          "bits": [ 2513 ] ,
          "attributes": {
            "ROUTING": "X10Y3/SN20;X10Y3/SN20/Q5;1;X10Y2/A5;X10Y2/A5/N121;1;X11Y3/N270;X11Y3/N270/E131;1;X11Y1/B4;X11Y1/B4/N272;1;X10Y3/Q5;;1;X10Y3/E130;X10Y3/E130/Q5;1;X10Y3/A6;X10Y3/A6/E130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 2511 ] ,
          "attributes": {
            "ROUTING": "X12Y3/D5;X12Y3/D5/E101;1;X11Y3/N200;X11Y3/N200/Q0;1;X11Y1/X01;X11Y1/X01/N202;1;X11Y1/B5;X11Y1/B5/X01;1;X11Y3/Q0;;1;X11Y3/E100;X11Y3/E100/Q0;1;X12Y3/D1;X12Y3/D1/E101;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 2509 ] ,
          "attributes": {
            "ROUTING": "X12Y2/N200;X12Y2/N200/Q0;1;X12Y1/X07;X12Y1/X07/N201;1;X12Y1/B0;X12Y1/B0/X07;1;X12Y2/S200;X12Y2/S200/Q0;1;X12Y3/C5;X12Y3/C5/S201;1;X12Y2/Q0;;1;X12Y2/S100;X12Y2/S100/Q0;1;X12Y3/C1;X12Y3/C1/S101;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 2507 ] ,
          "attributes": {
            "ROUTING": "X12Y3/B5;X12Y3/B5/W211;1;X13Y3/N210;X13Y3/N210/Q1;1;X13Y1/W210;X13Y1/W210/N212;1;X12Y1/B1;X12Y1/B1/W211;1;X13Y3/Q1;;1;X13Y3/W210;X13Y3/W210/Q1;1;X12Y3/B1;X12Y3/B1/W211;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 2505 ] ,
          "attributes": {
            "ROUTING": "X12Y2/N210;X12Y2/N210/Q1;1;X12Y1/B2;X12Y1/B2/N211;1;X12Y2/S130;X12Y2/S130/Q1;1;X12Y3/A1;X12Y3/A1/S131;1;X12Y2/Q1;;1;X12Y2/S210;X12Y2/S210/Q1;1;X12Y3/A5;X12Y3/A5/S211;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 2501 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F6;;1;X10Y3/E260;X10Y3/E260/F6;1;X12Y3/SEL0;X12Y3/SEL0/E262;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 2500 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F1;;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 2499 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F0;;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "contador[18]": {
          "hide_name": 0,
          "bits": [ 2497 ] ,
          "attributes": {
            "ROUTING": "X13Y2/N130;X13Y2/N130/Q2;1;X13Y1/B1;X13Y1/B1/N131;1;X13Y2/W100;X13Y2/W100/Q2;1;X13Y2/D0;X13Y2/D0/W100;1;X13Y2/Q2;;1;X13Y2/SN10;X13Y2/SN10/Q2;1;X13Y3/D6;X13Y3/D6/S111;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[19]": {
          "hide_name": 0,
          "bits": [ 2496 ] ,
          "attributes": {
            "ROUTING": "X13Y3/SN20;X13Y3/SN20/Q5;1;X13Y2/C0;X13Y2/C0/N121;1;X13Y3/N250;X13Y3/N250/Q5;1;X13Y1/X04;X13Y1/X04/N252;1;X13Y1/B2;X13Y1/B2/X04;1;X13Y3/Q5;;1;X13Y3/X08;X13Y3/X08/Q5;1;X13Y3/C6;X13Y3/C6/X08;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[22]": {
          "hide_name": 0,
          "bits": [ 2495 ] ,
          "attributes": {
            "ROUTING": "X13Y3/N130;X13Y3/N130/Q2;1;X13Y2/B0;X13Y2/B0/N131;1;X13Y3/N220;X13Y3/N220/Q2;1;X13Y1/X03;X13Y1/X03/N222;1;X13Y1/B5;X13Y1/B5/X03;1;X13Y3/Q2;;1;X13Y3/X05;X13Y3/X05/Q2;1;X13Y3/B6;X13Y3/B6/X05;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[23]": {
          "hide_name": 0,
          "bits": [ 2494 ] ,
          "attributes": {
            "ROUTING": "X14Y3/N230;X14Y3/N230/E131;1;X14Y1/B0;X14Y1/B0/N232;1;X13Y3/SN10;X13Y3/SN10/Q0;1;X13Y2/A0;X13Y2/A0/N111;1;X13Y3/Q0;;1;X13Y3/E130;X13Y3/E130/Q0;1;X13Y3/A6;X13Y3/A6/E130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[14]": {
          "hide_name": 0,
          "bits": [ 2492 ] ,
          "attributes": {
            "ROUTING": "X12Y2/N100;X12Y2/N100/Q2;1;X12Y1/W240;X12Y1/W240/N101;1;X12Y1/B3;X12Y1/B3/W240;1;X12Y2/W130;X12Y2/W130/Q2;1;X12Y2/N270;X12Y2/N270/W130;1;X12Y2/D6;X12Y2/D6/N270;1;X12Y2/Q2;;1;X12Y2/SN10;X12Y2/SN10/Q2;1;X12Y3/D6;X12Y3/D6/S111;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "contador[15]": {
          "hide_name": 0,
          "bits": [ 2491 ] ,
          "attributes": {
            "ROUTING": "X12Y3/N200;X12Y3/N200/W101;1;X12Y2/C6;X12Y2/C6/N201;1;X13Y3/N230;X13Y3/N230/Q3;1;X13Y1/W230;X13Y1/W230/N232;1;X12Y1/B4;X12Y1/B4/W231;1;X13Y3/Q3;;1;X13Y3/W100;X13Y3/W100/Q3;1;X12Y3/C6;X12Y3/C6/W101;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 2489 ] ,
          "attributes": {
            "ROUTING": "X12Y3/OF0;;1;X12Y3/E100;X12Y3/E100/OF0;1;X12Y3/W220;X12Y3/W220/E100;1;X12Y3/C2;X12Y3/C2/W220;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 2488 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F6;;1;X13Y3/EW10;X13Y3/EW10/F6;1;X12Y3/B2;X12Y3/B2/W111;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2487 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F6;;1;X12Y3/X07;X12Y3/X07/F6;1;X12Y3/A2;X12Y3/A2/X07;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2485 ] ,
          "attributes": {
            "ROUTING": "X12Y3/F2;;1;X12Y3/XD2;X12Y3/XD2/F2;1"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 2483 ] ,
          "attributes": {
            "ROUTING": "X12Y3/CLK2;X12Y3/CLK2/GB00;5;X13Y2/CLK1;X13Y2/CLK1/GB00;5;X13Y3/CLK2;X13Y3/CLK2/GB00;5;X13Y2/CLK0;X13Y2/CLK0/GB00;5;X1Y6/SPINE16;X9Y5/SPINE16/PCLKT0;5;X5Y2/GT00;X5Y6/GT00/SPINE16;5;X7Y2/GB00;X5Y2/GBO0/GT00;5;X9Y2/CLK0;X9Y2/CLK0/GB00;5;X10Y2/CLK1;X10Y2/CLK1/GB00;5;X10Y2/CLK0;X10Y2/CLK0/GB00;5;X10Y3/CLK0;X10Y3/CLK0/GB00;5;X10Y3/CLK1;X10Y3/CLK1/GB00;5;X12Y2/CLK1;X12Y2/CLK1/GB00;5;X12Y2/CLK2;X12Y2/CLK2/GB00;5;X10Y3/CLK2;X10Y3/CLK2/GB00;5;X11Y3/CLK0;X11Y3/CLK0/GB00;5;X12Y2/GB00;X13Y2/GBO0/GT00;5;X12Y2/CLK0;X12Y2/CLK0/GB00;5;X13Y3/CLK1;X13Y3/CLK1/GB00;5;X13Y3/CLK0;X13Y3/CLK0/GB00;5;X9Y5/PCLKT0;X9Y0/PCLK_DUMMY/F6;5;X17Y6/SPINE24;X10Y5/SPINE24/PCLKT0;5;X13Y4/GT00;X13Y6/GT00/SPINE24;5;X14Y3/GB00;X13Y3/GBO0/GT00;5;X12Y3/CLK1;X12Y3/CLK1/GB00;5;X9Y0/F6;;5"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2406 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:3.10-3.13"
          }
        },
        "contador_DFFS_Q_6_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 2481 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F0;;1;X13Y1/S200;X13Y1/S200/F0;1;X13Y3/X07;X13Y3/X07/S202;1;X13Y3/A4;X13Y3/A4/X07;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[17]": {
          "hide_name": 0,
          "bits": [ 2480 ] ,
          "attributes": {
            "ROUTING": "X13Y3/N240;X13Y3/N240/Q4;1;X13Y1/X05;X13Y1/X05/N242;1;X13Y1/B0;X13Y1/B0/X05;1;X12Y3/N230;X12Y3/N230/W131;1;X12Y2/A6;X12Y2/A6/N231;1;X13Y3/Q4;;1;X13Y3/W130;X13Y3/W130/Q4;1;X12Y3/A6;X12Y3/A6/W131;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 2479 ] ,
          "attributes": {
            "ROUTING": "X13Y1/COUT0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 2477 ] ,
          "attributes": {
            "ROUTING": "X12Y1/F5;;1;X12Y1/S250;X12Y1/S250/F5;1;X12Y3/X06;X12Y3/X06/S252;1;X12Y3/A4;X12Y3/A4/X06;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "contador[16]": {
          "hide_name": 0,
          "bits": [ 2476 ] ,
          "attributes": {
            "ROUTING": "X12Y3/N100;X12Y3/N100/Q4;1;X12Y2/B6;X12Y2/B6/N101;1;X12Y3/N240;X12Y3/N240/Q4;1;X12Y1/X01;X12Y1/X01/N242;1;X12Y1/B5;X12Y1/B5/X01;1;X12Y3/Q4;;1;X12Y3/W130;X12Y3/W130/Q4;1;X12Y3/B6;X12Y3/B6/W130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:8.15-8.23"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 2475 ] ,
          "attributes": {
            "ROUTING": "X13Y1/CIN0;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 2474 ] ,
          "attributes": {
            "ROUTING": "X12Y1/COUT4;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:17.22-17.34|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 2472 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F5;;1;X13Y2/E130;X13Y2/E130/F5;1;X13Y2/C3;X13Y2/C3/E130;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_n_DFF_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 2471 ] ,
          "attributes": {
            "ROUTING": "X10Y2/E130;X10Y2/E130/OF6;1;X11Y2/E230;X11Y2/E230/E131;1;X13Y2/B3;X13Y2/B3/E232;1;X10Y2/OF6;;1;X10Y2/SN20;X10Y2/SN20/OF6;1;X10Y3/E220;X10Y3/E220/S121;1;X12Y3/D2;X12Y3/D2/E222;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 2448 ] ,
          "attributes": {
            "ROUTING": "X10Y2/B2;X10Y2/B2/W212;1;X12Y3/B4;X12Y3/B4/W231;1;X13Y3/B3;X13Y3/B3/S231;1;X12Y2/B2;X12Y2/B2/W111;1;X10Y3/B2;X10Y3/B2/S211;1;X12Y2/B4;X12Y2/B4/W111;1;X13Y3/B1;X13Y3/B1/S231;1;X13Y3/B4;X13Y3/B4/S121;1;X12Y2/B0;X12Y2/B0/W111;1;X12Y2/B3;X12Y2/B3/W231;1;X12Y2/B5;X12Y2/B5/W231;1;X13Y3/B2;X13Y3/B2/S231;1;X13Y2/SN20;X13Y2/SN20/F3;1;X13Y3/B5;X13Y3/B5/S121;1;X10Y2/B0;X10Y2/B0/W212;1;X13Y2/S130;X13Y2/S130/F3;1;X13Y3/W230;X13Y3/W230/S131;1;X11Y3/B0;X11Y3/B0/W232;1;X13Y2/S230;X13Y2/S230/F3;1;X13Y3/B0;X13Y3/B0/S231;1;X10Y3/B1;X10Y3/B1/S211;1;X13Y2/B2;X13Y2/B2/F3;1;X12Y2/B1;X12Y2/B1/W111;1;X13Y2/W230;X13Y2/W230/F3;1;X11Y2/W230;X11Y2/W230/W232;1;X9Y2/B0;X9Y2/B0/W232;1;X12Y2/W250;X12Y2/W250/W111;1;X10Y2/S250;X10Y2/S250/W252;1;X10Y3/B5;X10Y3/B5/S251;1;X10Y2/S210;X10Y2/S210/W212;1;X10Y3/B0;X10Y3/B0/S211;1;X13Y2/B1;X13Y2/B1/F3;1;X13Y2/F3;;1;X13Y2/EW10;X13Y2/EW10/F3;1;X12Y2/W210;X12Y2/W210/W111;1;X10Y2/B1;X10Y2/B1/W212;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 2445 ] ,
          "attributes": {
            "ROUTING": "X14Y3/CE2;X14Y3/CE2/X06;1;X17Y3/CE2;X17Y3/CE2/X06;1;X18Y3/CE0;X18Y3/CE0/E272;1;X18Y3/CE1;X18Y3/CE1/E272;1;X17Y4/CE2;X17Y4/CE2/E212;1;X15Y3/X06;X15Y3/X06/F3;1;X15Y3/CE0;X15Y3/CE0/X06;1;X16Y4/CE2;X16Y4/CE2/E211;1;X15Y3/W230;X15Y3/W230/F3;1;X14Y3/X06;X14Y3/X06/W231;1;X14Y3/CE1;X14Y3/CE1/X06;1;X15Y3/E230;X15Y3/E230/F3;1;X17Y3/X06;X17Y3/X06/E232;1;X17Y3/CE1;X17Y3/CE1/X06;1;X15Y3/E130;X15Y3/E130/F3;1;X16Y4/CE0;X16Y4/CE0/E211;1;X17Y3/CE0;X17Y3/CE0/X06;1;X16Y3/E270;X16Y3/E270/E131;1;X16Y4/CE1;X16Y4/CE1/E211;1;X15Y3/F3;;1;X15Y3/SN10;X15Y3/SN10/F3;1;X15Y4/E210;X15Y4/E210/S111;1;X17Y4/CE0;X17Y4/CE0/E212;1"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 2443 ] ,
          "attributes": {
            "ROUTING": "X16Y4/LSR2;X16Y4/LSR2/X05;1;X17Y3/LSR2;X17Y3/LSR2/E211;1;X12Y4/LSR2;X12Y4/LSR2/X05;1;X16Y3/LSR0;X16Y3/LSR0/E212;1;X18Y3/LSR1;X18Y3/LSR1/E212;1;X15Y3/LSR1;X15Y3/LSR1/S271;1;X14Y2/EW10;X14Y2/EW10/F6;1;X13Y2/S210;X13Y2/S210/W111;1;X13Y4/W210;X13Y4/W210/S212;1;X11Y4/LSR1;X11Y4/LSR1/W212;1;X16Y4/LSR1;X16Y4/LSR1/X05;1;X17Y4/LSR2;X17Y4/LSR2/E272;1;X14Y2/E130;X14Y2/E130/F6;1;X15Y2/S270;X15Y2/S270/E131;1;X15Y4/E270;X15Y4/E270/S272;1;X17Y4/LSR0;X17Y4/LSR0/E272;1;X17Y3/LSR1;X17Y3/LSR1/E211;1;X14Y2/E260;X14Y2/E260/F6;1;X16Y2/S260;X16Y2/S260/E262;1;X16Y4/X05;X16Y4/X05/S262;1;X16Y4/LSR0;X16Y4/LSR0/X05;1;X18Y3/LSR0;X18Y3/LSR0/E212;1;X14Y2/W260;X14Y2/W260/F6;1;X12Y2/S260;X12Y2/S260/W262;1;X12Y4/X05;X12Y4/X05/S262;1;X12Y4/LSR1;X12Y4/LSR1/X05;1;X14Y2/F6;;1;X14Y2/SN10;X14Y2/SN10/F6;1;X14Y3/E210;X14Y3/E210/S111;1;X16Y3/E210;X16Y3/E210/E212;1;X17Y3/LSR0;X17Y3/LSR0/E211;1"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2441 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.EP[1]": {
          "hide_name": 0,
          "bits": [ 2440 ] ,
          "attributes": {
            "ROUTING": "X12Y4/E220;X12Y4/E220/Q2;1;X13Y4/X01;X13Y4/X01/E221;1;X13Y4/A1;X13Y4/A1/X01;1;X12Y4/Q2;;1;X12Y4/S130;X12Y4/S130/Q2;1;X12Y4/B2;X12Y4/B2/S130;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:17.15-17.17",
            "hdlname": "dp EP"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2438 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "dp.EP[2]": {
          "hide_name": 0,
          "bits": [ 2437 ] ,
          "attributes": {
            "ROUTING": "X12Y4/E100;X12Y4/E100/Q3;1;X13Y4/E200;X13Y4/E200/E101;1;X13Y4/A2;X13Y4/A2/E200;1;X12Y4/Q3;;1;X12Y4/B3;X12Y4/B3/Q3;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:17.15-17.17",
            "hdlname": "dp EP"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2436 ] ,
          "attributes": {
            "ROUTING": "X13Y4/COUT1;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:56.19-56.30|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 2434 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 2965 ] ,
          "attributes": {
            "ROUTING": "X13Y4/E270;X13Y4/E270/VSS;1;X13Y4/D1;X13Y4/D1/E270;1;X10Y2/W210;X10Y2/W210/VSS;1;X9Y2/LSR0;X9Y2/LSR0/W211;1;X12Y2/LSR0;X12Y2/LSR0/E211;1;X15Y1/D5;X15Y1/D5/W270;1;X10Y2/LSR1;X10Y2/LSR1/E271;1;X10Y3/LSR2;X10Y3/LSR2/W211;1;X15Y1/D2;X15Y1/D2/S270;1;X13Y2/LSR1;X13Y2/LSR1/N271;1;X13Y3/LSR0;X13Y3/LSR0/N271;1;X16Y1/S270;X16Y1/S270/VSS;1;X16Y1/D2;X16Y1/D2/S270;1;X15Y1/E270;X15Y1/E270/VSS;1;X15Y1/D1;X15Y1/D1/E270;1;X17Y1/E270;X17Y1/E270/VSS;1;X17Y1/D1;X17Y1/D1/E270;1;X13Y4/D3;X13Y4/D3/S270;1;X10Y3/LSR0;X10Y3/LSR0/W211;1;X16Y1/D0;X16Y1/D0/E270;1;X12Y3/W210;X12Y3/W210/VSS;1;X11Y3/LSR0;X11Y3/LSR0/W211;1;X9Y2/E270;X9Y2/E270/VSS;1;X10Y2/LSR0;X10Y2/LSR0/E271;1;X13Y3/LSR1;X13Y3/LSR1/N271;1;X12Y2/LSR2;X12Y2/LSR2/E211;1;X11Y2/E210;X11Y2/E210/VSS;1;X12Y2/LSR1;X12Y2/LSR1/E211;1;X15Y1/S270;X15Y1/S270/VSS;1;X15Y1/D3;X15Y1/D3/S270;1;X11Y3/W210;X11Y3/W210/VSS;1;X10Y3/LSR1;X10Y3/LSR1/W211;1;X13Y4/N270;X13Y4/N270/VSS;1;X13Y3/LSR2;X13Y3/LSR2/N271;1;X12Y4/N270;X12Y4/N270/VSS;1;X12Y3/LSR2;X12Y3/LSR2/N271;1;X13Y3/N270;X13Y3/N270/VSS;1;X13Y2/LSR0;X13Y2/LSR0/N271;1;X13Y4/S270;X13Y4/S270/VSS;1;X13Y4/D2;X13Y4/D2/S270;1;X16Y1/E270;X16Y1/E270/VSS;1;X16Y1/D1;X16Y1/D1/E270;1;X0Y0/VSS;;1;X15Y1/W270;X15Y1/W270/VSS;1;X15Y1/D4;X15Y1/D4/W270;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 2964 ] ,
          "attributes": {
            "ROUTING": "X15Y1/C3;X15Y1/C3/X04;1;X10Y1/C2;X10Y1/C2/X04;1;X13Y1/C3;X13Y1/C3/W220;1;X13Y1/W220;X13Y1/W220/VCC;1;X13Y1/C2;X13Y1/C2/W220;1;X12Y1/D1;X12Y1/D1/X08;1;X11Y1/C4;X11Y1/C4/S220;1;X16Y2/D2;X16Y2/D2/X08;1;X13Y4/C3;X13Y4/C3/X04;1;X13Y4/C0;X13Y4/C0/X04;1;X17Y2/C1;X17Y2/C1/X04;1;X12Y4/C0;X12Y4/C0/X04;1;X16Y2/D1;X16Y2/D1/X08;1;X16Y1/C3;X16Y1/C3/X04;1;X13Y1/D0;X13Y1/D0/X08;1;X12Y1/D2;X12Y1/D2/X08;1;X16Y4/D1;X16Y4/D1/X08;1;X12Y1/D0;X12Y1/D0/X08;1;X17Y1/C1;X17Y1/C1/X04;1;X16Y2/D4;X16Y2/D4/X04;1;X11Y1/C2;X11Y1/C2/X04;1;X17Y4/D2;X17Y4/D2/X08;1;X0Y0/N200;X0Y0/N200/VCC;1;X0Y0/C4;X0Y0/C4/S201;1;X16Y4/D4;X16Y4/D4/X04;1;X17Y4/D1;X17Y4/D1/X08;1;X12Y1/C2;X12Y1/C2/X04;1;X16Y4/C1;X16Y4/C1/X04;1;X17Y4/C1;X17Y4/C1/X04;1;X18Y3/D0;X18Y3/D0/X08;1;X17Y3/D1;X17Y3/D1/X08;1;X11Y1/C0;X11Y1/C0/X04;1;X13Y1/D1;X13Y1/D1/X08;1;X11Y1/C1;X11Y1/C1/X04;1;X14Y3/D3;X14Y3/D3/X08;1;X11Y1/X04;X11Y1/X04/VCC;1;X11Y1/C3;X11Y1/C3/X04;1;X13Y4/C2;X13Y4/C2/X04;1;X14Y3/D1;X14Y3/D1/X08;1;X11Y1/D1;X11Y1/D1/X03;1;X10Y1/C5;X10Y1/C5/X08;1;X14Y3/D2;X14Y3/D2/X08;1;X18Y3/C1;X18Y3/C1/X04;1;X16Y4/C2;X16Y4/C2/X04;1;X11Y1/S220;X11Y1/S220/VCC;1;X11Y1/C5;X11Y1/C5/S220;1;X17Y3/C1;X17Y3/C1/X04;1;X15Y1/C5;X15Y1/C5/X08;1;X11Y1/D0;X11Y1/D0/X03;1;X16Y1/C1;X16Y1/C1/X04;1;X16Y1/C2;X16Y1/C2/X04;1;X11Y1/D5;X11Y1/D5/X07;1;X17Y2/D3;X17Y2/D3/X08;1;X16Y2/D3;X16Y2/D3/X08;1;X17Y4/C0;X17Y4/C0/X04;1;X15Y1/C2;X15Y1/C2/X04;1;X17Y3/C3;X17Y3/C3/X04;1;X16Y4/D2;X16Y4/D2/X08;1;X16Y2/C5;X16Y2/C5/X08;1;X18Y3/D1;X18Y3/D1/X08;1;X12Y1/X08;X12Y1/X08/VCC;1;X12Y1/D3;X12Y1/D3/X08;1;X10Y1/D3;X10Y1/D3/X08;1;X10Y1/D2;X10Y1/D2/X08;1;X13Y4/X04;X13Y4/X04/VCC;1;X13Y4/C1;X13Y4/C1/X04;1;X12Y4/C2;X12Y4/C2/X04;1;X14Y3/C1;X14Y3/C1/X04;1;X10Y1/D4;X10Y1/D4/X04;1;X14Y3/C0;X14Y3/C0/X04;1;X12Y1/C5;X12Y1/C5/S220;1;X17Y3/D4;X17Y3/D4/X04;1;X17Y2/C2;X17Y2/C2/X04;1;X17Y3/C0;X17Y3/C0/X04;1;X17Y3/D5;X17Y3/D5/X04;1;X18Y3/C0;X18Y3/C0/X04;1;X16Y2/C1;X16Y2/C1/X04;1;X14Y3/C3;X14Y3/C3/X04;1;X17Y2/D1;X17Y2/D1/X08;1;X16Y2/C0;X16Y2/C0/X04;1;X17Y1/X04;X17Y1/X04/VCC;1;X17Y1/C0;X17Y1/C0/X04;1;X11Y1/X07;X11Y1/X07/VCC;1;X11Y1/D4;X11Y1/D4/X07;1;X18Y3/X08;X18Y3/X08/VCC;1;X18Y3/D2;X18Y3/D2/X08;1;X12Y1/D5;X12Y1/D5/X04;1;X13Y1/D5;X13Y1/D5/N260;1;X18Y3/X04;X18Y3/X04/VCC;1;X18Y3/C2;X18Y3/C2/X04;1;X16Y4/C3;X16Y4/C3/X04;1;X16Y2/C3;X16Y2/C3/X04;1;X17Y3/D3;X17Y3/D3/X03;1;X12Y1/C3;X12Y1/C3/X04;1;X16Y1/X04;X16Y1/X04/VCC;1;X16Y1/C0;X16Y1/C0/X04;1;X13Y1/N260;X13Y1/N260/VCC;1;X13Y1/D4;X13Y1/D4/N260;1;X16Y4/C5;X16Y4/C5/X08;1;X17Y2/C0;X17Y2/C0/X04;1;X15Y1/X08;X15Y1/X08/VCC;1;X15Y1/C4;X15Y1/C4/X08;1;X17Y3/C5;X17Y3/C5/X08;1;X16Y4/C0;X16Y4/C0/X04;1;X10Y1/D5;X10Y1/D5/X04;1;X16Y2/D5;X16Y2/D5/X04;1;X12Y4/C1;X12Y4/C1/X04;1;X10Y1/C3;X10Y1/C3/X04;1;X12Y4/D2;X12Y4/D2/X08;1;X13Y1/D3;X13Y1/D3/X08;1;X12Y4/X04;X12Y4/X04/VCC;1;X12Y4/C3;X12Y4/C3/X04;1;X10Y1/C4;X10Y1/C4/X08;1;X15Y1/C1;X15Y1/C1/X04;1;X14Y3/D4;X14Y3/D4/X04;1;X13Y1/C0;X13Y1/C0/N220;1;X12Y1/S220;X12Y1/S220/VCC;1;X12Y1/C4;X12Y1/C4/S220;1;X18Y10/N220;X18Y10/N220/VCC;1;X18Y10/C1;X18Y10/C1/N220;1;X13Y1/D2;X13Y1/D2/X08;1;X13Y1/C5;X13Y1/C5/X08;1;X13Y4/X08;X13Y4/X08/VCC;1;X13Y4/C4;X13Y4/C4/X08;1;X17Y3/X08;X17Y3/X08/VCC;1;X17Y3/C4;X17Y3/C4/X08;1;X13Y1/N220;X13Y1/N220/VCC;1;X13Y1/C1;X13Y1/C1/N220;1;X12Y1/C0;X12Y1/C0/X04;1;X17Y4/X08;X17Y4/X08/VCC;1;X17Y4/D0;X17Y4/D0/X08;1;X13Y1/X08;X13Y1/X08/VCC;1;X13Y1/C4;X13Y1/C4/X08;1;X14Y3/X08;X14Y3/X08/VCC;1;X14Y3/C4;X14Y3/C4/X08;1;X16Y4/C4;X16Y4/C4/X08;1;X12Y4/C4;X12Y4/C4/X08;1;X12Y4/X07;X12Y4/X07/VCC;1;X12Y4/D4;X12Y4/D4/X07;1;X17Y2/X08;X17Y2/X08/VCC;1;X17Y2/D0;X17Y2/D0/X08;1;X14Y3/X04;X14Y3/X04/VCC;1;X14Y3/C2;X14Y3/C2/X04;1;X16Y2/X08;X16Y2/X08/VCC;1;X16Y2/C4;X16Y2/C4/X08;1;X17Y3/X03;X17Y3/X03/VCC;1;X17Y3/D2;X17Y3/D2/X03;1;X14Y1/N220;X14Y1/N220/VCC;1;X14Y1/C0;X14Y1/C0/N220;1;X17Y2/X04;X17Y2/X04/VCC;1;X17Y2/C3;X17Y2/C3/X04;1;X10Y1/C0;X10Y1/C0/X04;1;X12Y4/D3;X12Y4/D3/X08;1;X17Y3/X04;X17Y3/X04/VCC;1;X17Y3/C2;X17Y3/C2/X04;1;X14Y1/E270;X14Y1/E270/VCC;1;X14Y1/D0;X14Y1/D0/E270;1;X17Y4/X04;X17Y4/X04/VCC;1;X17Y4/C2;X17Y4/C2/X04;1;X11Y1/D2;X11Y1/D2/X03;1;X12Y1/D4;X12Y1/D4/X04;1;X16Y4/X04;X16Y4/X04/VCC;1;X16Y4/D5;X16Y4/D5/X04;1;X16Y4/X08;X16Y4/X08/VCC;1;X16Y4/D3;X16Y4/D3/X08;1;X10Y1/X04;X10Y1/X04/VCC;1;X10Y1/C1;X10Y1/C1/X04;1;X10Y1/X08;X10Y1/X08/VCC;1;X10Y1/D1;X10Y1/D1/X08;1;X12Y1/X04;X12Y1/X04/VCC;1;X12Y1/C1;X12Y1/C1/X04;1;X17Y2/S270;X17Y2/S270/VCC;1;X17Y2/D2;X17Y2/D2/S270;1;X15Y1/X04;X15Y1/X04/VCC;1;X15Y1/C0;X15Y1/C0/X04;1;X11Y1/X03;X11Y1/X03/VCC;1;X11Y1/D3;X11Y1/D3/X03;1;X12Y4/X08;X12Y4/X08/VCC;1;X12Y4/D1;X12Y4/D1/X08;1;X0Y0/VCC;;1;X16Y2/X04;X16Y2/X04/VCC;1;X16Y2/C2;X16Y2/C2/X04;1"
          }
        },
        "dp.EP[3]": {
          "hide_name": 0,
          "bits": [ 2429 ] ,
          "attributes": {
            "ROUTING": "X12Y4/EW10;X12Y4/EW10/Q4;1;X13Y4/A3;X13Y4/A3/E111;1;X12Y4/Q4;;1;X12Y4/X03;X12Y4/X03/Q4;1;X12Y4/B4;X12Y4/B4/X03;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:17.15-17.17",
            "hdlname": "dp EP"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q[2]": {
          "hide_name": 0,
          "bits": [ 2428 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F4;;1;X13Y4/EW10;X13Y4/EW10/F4;1;X14Y4/N250;X14Y4/N250/E111;1;X14Y2/A0;X14Y2/A0/N252;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2427 ] ,
          "attributes": {
            "ROUTING": "X13Y4/COUT2;;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:56.19-56.30|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q[3]": {
          "hide_name": 0,
          "bits": [ 2425 ] ,
          "attributes": {
            "ROUTING": "X15Y2/W100;X15Y2/W100/Q4;1;X14Y2/C1;X14Y2/C1/W101;1;X15Y2/EW10;X15Y2/EW10/Q4;1;X14Y2/B0;X14Y2/B0/W111;1;X15Y3/W270;X15Y3/W270/S131;1;X14Y3/A6;X14Y3/A6/W271;1;X15Y2/X03;X15Y2/X03/Q4;1;X15Y2/A1;X15Y2/A1/X03;1;X15Y2/S130;X15Y2/S130/Q4;1;X15Y3/A3;X15Y3/A3/S131;1;X15Y2/Q4;;1;X15Y2/W130;X15Y2/W130/Q4;1;X14Y2/A6;X14Y2/A6/W131;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctrl.estado_proximo[0]": {
          "hide_name": 0,
          "bits": [ 2424 ] ,
          "attributes": {
            "ROUTING": "X14Y2/E200;X14Y2/E200/OF0;1;X15Y2/X01;X15Y2/X01/E201;1;X15Y2/A0;X15Y2/A0/X01;1;X14Y2/OF0;;1;X14Y2/E100;X14Y2/E100/OF0;1;X15Y2/D4;X15Y2/D4/E101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "ctrl estado_proximo"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F_DFFC_CLEAR_Q[4]": {
          "hide_name": 0,
          "bits": [ 2421 ] ,
          "attributes": {
            "ROUTING": "X15Y3/B3;X15Y3/B3/S111;1;X14Y2/B6;X14Y2/B6/X05;1;X15Y3/W210;X15Y3/W210/S111;1;X14Y3/B6;X14Y3/B6/W211;1;X15Y2/SN10;X15Y2/SN10/Q0;1;X15Y2/S100;X15Y2/S100/Q0;1;X15Y2/B1;X15Y2/B1/S100;1;X14Y2/SEL0;X14Y2/SEL0/X05;1;X15Y2/Q0;;1;X15Y2/W200;X15Y2/W200/Q0;1;X14Y2/X05;X14Y2/X05/W201;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctrl.estado_proximo[1]": {
          "hide_name": 0,
          "bits": [ 2420 ] ,
          "attributes": {
            "ROUTING": "X15Y2/F0;;1;X15Y2/XD0;X15Y2/XD0/F0;1",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/control.v:10.29-10.43",
            "hdlname": "ctrl estado_proximo"
          }
        },
        "clk_n": {
          "hide_name": 0,
          "bits": [ 2418 ] ,
          "attributes": {
            "ROUTING": "X12Y3/Q2;;5;X12Y3/EW20;X12Y3/EW20/Q2;5;X13Y3/N820;X13Y3/N820/E121;5;X13Y0/E270;X13Y0/E270/S824;5;X15Y0/A6;X15Y0/A6/E272;5;X12Y3/N130;X12Y3/N130/Q2;5;X12Y3/S240;X12Y3/S240/N130;5;X12Y4/CLK2;X12Y4/CLK2/S241;5;X12Y3/S220;X12Y3/S220/Q2;5;X12Y4/X01;X12Y4/X01/S221;5;X12Y4/CLK1;X12Y4/CLK1/X01;5;X12Y3/W100;X12Y3/W100/Q2;5;X11Y3/S240;X11Y3/S240/W101;5;X11Y4/CLK1;X11Y4/CLK1/S241;5;X12Y3/N810;X12Y3/N810/Q2;5;X12Y0/E810;X12Y0/E810/S814;5;X19Y0/S210;X19Y0/S210/W818;5;X19Y0/A6;X19Y0/A6/S210;5;X16Y4/CLK0;X16Y4/CLK0/LB21;5;X16Y4/CLK1;X16Y4/CLK1/LB21;5;X16Y4/CLK2;X16Y4/CLK2/LB21;5;X17Y4/CLK0;X17Y4/CLK0/LB21;5;X15Y4/LBO0;X15Y4/LBO0/LT01;5;X17Y4/CLK2;X17Y4/CLK2/LB21;5;X17Y3/CLK0;X17Y3/CLK0/LB21;5;X17Y3/CLK1;X17Y3/CLK1/LB21;5;X17Y3/CLK2;X17Y3/CLK2/LB21;5;X18Y3/CLK0;X18Y3/CLK0/LB21;5;X19Y0/LT02;X19Y0/LT02/A6;5;X19Y3/LBO0;X19Y3/LBO0/LT01;5;X18Y3/CLK1;X18Y3/CLK1/LB21;5;X15Y3/CLK0;X15Y3/CLK0/LB21;5;X14Y3/CLK1;X14Y3/CLK1/LB21;5;X14Y3/CLK2;X14Y3/CLK2/LB21;5;X15Y3/CLK1;X15Y3/CLK1/LB21;5;X15Y3/LBO0;X15Y3/LBO0/LT01;5;X16Y3/CLK0;X16Y3/CLK0/LB21;5;X15Y2/CLK2;X15Y2/CLK2/LB21;5;X15Y0/LT02;X15Y0/LT02/A6;5;X15Y2/LBO0;X15Y2/LBO0/LT01;5;X15Y2/CLK0;X15Y2/CLK0/LB21;5",
            "hdlname": "dp clk",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/datapath.v:2.11-2.14"
          }
        },
        "btn1_IBUF_I_O_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 2414 ] ,
          "attributes": {
            "ROUTING": "X15Y2/LSR0;X15Y2/LSR0/X05;1;X15Y2/F2;;1;X15Y2/X05;X15Y2/X05/F2;1;X15Y2/LSR2;X15Y2/LSR2/X05;1"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 2411 ] ,
          "attributes": {
            "ROUTING": "X19Y9/SN20;X19Y9/SN20/Q6;1;X19Y10/N820;X19Y10/N820/S121;1;X19Y2/E820;X19Y2/E820/N828;1;X12Y2/E270;X12Y2/E270/W828;1;X13Y2/A3;X13Y2/A3/E271;1;X19Y9/N830;X19Y9/N830/Q6;1;X19Y1/W830;X19Y1/W830/N838;1;X15Y1/S250;X15Y1/S250/W834;1;X19Y9/Q6;;1;X15Y2/A2;X15Y2/A2/S251;1",
            "src": "/home/guilherme/Downloads/oss-cad-suite-linux-x64-20251013/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "single_bit_vector": "00000000000000000000000000000001",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 2405 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/guilherme/Documentos/Cadeiras/embarcados/u1/codigos/verilog/scratch/tangnanoexamples/perceptron/top.v:4.10-4.14"
          }
        }
      }
    }
  }
}
