{
  "name": "ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop",
  "span": "ostd/src/arch/x86/iommu/dma_remapping/second_stage.rs:119:5: 119:35",
  "mir": "fn ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop(_1: &arch::iommu::dma_remapping::second_stage::PageTableEntry) -> mm::page_prop::PageProperty {\n    let mut _0: mm::page_prop::PageProperty;\n    let mut _2: mm::page_prop::PageFlags;\n    let mut _3: u64;\n    let mut _4: u64;\n    let mut _5: u64;\n    let mut _6: &arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let  _7: ();\n    let mut _8: &mut mm::page_prop::PageFlags;\n    let mut _9: u64;\n    let mut _10: u64;\n    let mut _11: u64;\n    let mut _12: &arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let  _13: ();\n    let mut _14: &mut mm::page_prop::PageFlags;\n    let mut _15: u64;\n    let mut _16: u64;\n    let mut _17: u64;\n    let mut _18: &arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let  _19: ();\n    let mut _20: &mut mm::page_prop::PageFlags;\n    let mut _21: u64;\n    let mut _22: u64;\n    let mut _23: u64;\n    let mut _24: &arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let  _25: ();\n    let mut _26: &mut mm::page_prop::PageFlags;\n    let  _27: mm::page_prop::CachePolicy;\n    let mut _28: u64;\n    let mut _29: u64;\n    let mut _30: u64;\n    let mut _31: &arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let mut _32: mm::page_prop::PageFlags;\n    let mut _33: mm::page_prop::CachePolicy;\n    let mut _34: mm::page_prop::PrivilegedPageFlags;\n    debug self => _1;\n    debug flags => _2;\n    debug cache => _27;\n    bb0: {\n        StorageLive(_2);\n        _2 = mm::page_prop::PageFlags::empty() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = ((*_1).0: u64);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = <arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop::promoted[4];\n        _5 = arch::iommu::dma_remapping::second_stage::PageTableFlags::bits(move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        _3 = BitAnd(move _4, move _5);\n        StorageDead(_5);\n        StorageDead(_4);\n        switchInt(move _3) -> [0: bb5, otherwise: bb3];\n    }\n    bb3: {\n        StorageDead(_3);\n        StorageLive(_8);\n        _8 = &mut _2;\n        _7 = <mm::page_prop::PageFlags as core::ops::BitOrAssign>::bitor_assign(move _8, mm::page_prop::PageFlags::R) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_8);\n        goto -> bb6;\n    }\n    bb5: {\n        StorageDead(_3);\n        goto -> bb6;\n    }\n    bb6: {\n        StorageLive(_9);\n        StorageLive(_10);\n        _10 = ((*_1).0: u64);\n        StorageLive(_11);\n        StorageLive(_12);\n        _12 = <arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop::promoted[3];\n        _11 = arch::iommu::dma_remapping::second_stage::PageTableFlags::bits(move _12) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_12);\n        _9 = BitAnd(move _10, move _11);\n        StorageDead(_11);\n        StorageDead(_10);\n        switchInt(move _9) -> [0: bb10, otherwise: bb8];\n    }\n    bb8: {\n        StorageDead(_9);\n        StorageLive(_14);\n        _14 = &mut _2;\n        _13 = <mm::page_prop::PageFlags as core::ops::BitOrAssign>::bitor_assign(move _14, mm::page_prop::PageFlags::W) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_14);\n        goto -> bb11;\n    }\n    bb10: {\n        StorageDead(_9);\n        goto -> bb11;\n    }\n    bb11: {\n        StorageLive(_15);\n        StorageLive(_16);\n        _16 = ((*_1).0: u64);\n        StorageLive(_17);\n        StorageLive(_18);\n        _18 = <arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop::promoted[2];\n        _17 = arch::iommu::dma_remapping::second_stage::PageTableFlags::bits(move _18) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        StorageDead(_18);\n        _15 = BitAnd(move _16, move _17);\n        StorageDead(_17);\n        StorageDead(_16);\n        switchInt(move _15) -> [0: bb15, otherwise: bb13];\n    }\n    bb13: {\n        StorageDead(_15);\n        StorageLive(_20);\n        _20 = &mut _2;\n        _19 = <mm::page_prop::PageFlags as core::ops::BitOrAssign>::bitor_assign(move _20, mm::page_prop::PageFlags::ACCESSED) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageDead(_20);\n        goto -> bb16;\n    }\n    bb15: {\n        StorageDead(_15);\n        goto -> bb16;\n    }\n    bb16: {\n        StorageLive(_21);\n        StorageLive(_22);\n        _22 = ((*_1).0: u64);\n        StorageLive(_23);\n        StorageLive(_24);\n        _24 = <arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop::promoted[1];\n        _23 = arch::iommu::dma_remapping::second_stage::PageTableFlags::bits(move _24) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_24);\n        _21 = BitAnd(move _22, move _23);\n        StorageDead(_23);\n        StorageDead(_22);\n        switchInt(move _21) -> [0: bb20, otherwise: bb18];\n    }\n    bb18: {\n        StorageDead(_21);\n        StorageLive(_26);\n        _26 = &mut _2;\n        _25 = <mm::page_prop::PageFlags as core::ops::BitOrAssign>::bitor_assign(move _26, mm::page_prop::PageFlags::DIRTY) -> [return: bb19, unwind unreachable];\n    }\n    bb19: {\n        StorageDead(_26);\n        goto -> bb21;\n    }\n    bb20: {\n        StorageDead(_21);\n        goto -> bb21;\n    }\n    bb21: {\n        StorageLive(_27);\n        StorageLive(_28);\n        StorageLive(_29);\n        _29 = ((*_1).0: u64);\n        StorageLive(_30);\n        StorageLive(_31);\n        _31 = <arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop::promoted[0];\n        _30 = arch::iommu::dma_remapping::second_stage::PageTableFlags::bits(move _31) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        StorageDead(_31);\n        _28 = BitAnd(move _29, move _30);\n        StorageDead(_30);\n        StorageDead(_29);\n        switchInt(move _28) -> [0: bb24, otherwise: bb23];\n    }\n    bb23: {\n        StorageDead(_28);\n        _27 = mm::page_prop::CachePolicy::Writeback;\n        goto -> bb25;\n    }\n    bb24: {\n        StorageDead(_28);\n        _27 = mm::page_prop::CachePolicy::Uncacheable;\n        goto -> bb25;\n    }\n    bb25: {\n        StorageLive(_32);\n        _32 = _2;\n        StorageLive(_33);\n        _33 = _27;\n        StorageLive(_34);\n        _34 = mm::page_prop::PrivilegedPageFlags::empty() -> [return: bb26, unwind unreachable];\n    }\n    bb26: {\n        _0 = PageProperty(move _32, move _33, move _34);\n        StorageDead(_34);\n        StorageDead(_33);\n        StorageDead(_32);\n        StorageDead(_27);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}