# RTL-Implementation-of-UART-Protocol-with-FIFO-Buffer-in-Verilog

This project implements a fully synthesizable UART (Universal Asynchronous Receiver Transmitter) protocol using **Verilog at the RTL level**, enhanced with a **FIFO buffer** for handling multiple bytes efficiently verified through simulation.. It includes a complete loopback testbench and waveform visualization using GTKWave.

---

## üìå Features

- ‚úÖ UART Transmitter & Receiver with FSM-based design
- ‚úÖ Baud rate generator (parameterized up to 1 Mbps)
- ‚úÖ FIFO buffer for RX path (8-bit, non-blocking)
- ‚úÖ RTL-compliant and synthesizable Verilog modules
- ‚úÖ Loopback testbench with waveform capture
- ‚úÖ Easy to simulate using Icarus Verilog + GTKWave
- ‚úÖ Modular and extensible structure



---

## üéØ Functional Overview

UART is a common serial communication protocol used in embedded systems. The implementation follows this frame format:


The receiver module uses a **finite state machine (FSM)** and **a shift register** to capture incoming bits. The captured byte is pushed into a FIFO-style register (within `uart_rx`) for temporary storage, enabling **non-blocking reception**.

---

## üöÄ How to Run Simulation

> **Required Tools:**
> - [Icarus Verilog](http://iverilog.icarus.com/)
> - [GTKWave](http://gtkwave.sourceforge.net/)




## üõ†Ô∏è Step 1: Compile & Simulate

To compile the UART design and testbench using `iverilog`, run the following commands:

```bash
iverilog -o uart.vvp tb/uart_tb.v src/*.v
vvp uart.vvp
```

This will compile the Verilog source files and testbench, and generate the simulation output (`uart.vvp`). Running `vvp uart.vvp` will produce a waveform file `uart.vcd`.

---

## üß† Step 2: View Waveform

After simulation, a `uart.vcd` file will be available inside the `sim/` directory.

To view the waveform using GTKWave:

```bash
gtkwave sim/uart.vcd
```
### ‚öôÔ∏è Parameter Table
| Parameter    | Default Value | Description                 |
| ------------ | ------------- | --------------------------- |
| `CLK_FREQ`   | 50000000      | System clock frequency (Hz) |
| `BAUD_RATE`  | 1000000       | UART baud rate (bps)        |
| `DATA_WIDTH` | 8             | UART word size (8-bit)      |
