-- generated by newgenasym Tue Sep 28 12:34:18 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \cwf-2r\ is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end \cwf-2r\;
