INFO: [VRFC 10-2263] Analyzing Verilog file "C:/design_files/project_yoda/project_yoda.srcs/sources_1/new/sine_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/design_files/project_yoda/project_yoda.srcs/sources_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [VRFC 10-2458] undeclared symbol max, assumed default net type wire [C:/design_files/project_yoda/project_yoda.srcs/sources_1/new/testBench.v:15]
INFO: [VRFC 10-2458] undeclared symbol min, assumed default net type wire [C:/design_files/project_yoda/project_yoda.srcs/sources_1/new/testBench.v:16]
