[["System prototypes: virtual, hardware or hybrid?", ["Tom Borgstrom", "Eshel Haritan", "Ron Wilson", "David Abada", "Andrew Dauman", "Ramesh Chandra", "Olivier Mielo", "Chuck Cruse", "Achim Nohl"], "https://doi.org/10.1145/1629911.1629913", 3], ["Circuit techniques for dynamic variation tolerance.", ["Keith A. Bowman", "James Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "https://doi.org/10.1145/1629911.1629915", 4], ["Enabling adaptability through elastic clocks.", ["Emre Tuncer", "Jordi Cortadella", "Luciano Lavagno"], "https://doi.org/10.1145/1629911.1629916", 3], ["Addressing design margins through error-tolerant circuits.", ["Shidhartha Das", "David T. Blaauw", "David M. Bull", "Krisztian Flautner", "Rob Aitken"], "https://doi.org/10.1145/1629911.1629917", 2], ["Worst-case aggressor-victim alignment with current-source driver models.", ["Ravikishore Gandikota", "Li Ding", "Peivand Tehrani", "David T. Blaauw"], "https://doi.org/10.1145/1629911.1629919", 6], ["A moment-based effective characterization waveform for static timing analysis.", ["David D. Ling", "Chandu Visweswariah", "Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1629911.1629920", 6], ["A false-path aware formal static timing analyzer considering simultaneous input transitions.", ["Shihheng Tsai", "Chung-Yang Huang"], "https://doi.org/10.1145/1629911.1629921", 6], ["Way Stealing: cache-assisted automatic instruction set extensions.", ["Theo Kluter", "Philip Brisk", "Paolo Ienne", "Edoardo Charbon"], "https://doi.org/10.1145/1629911.1629923", 6], ["SysCOLA: a framework for co-development of automotive software and system platform.", ["Zhonglei Wang", "Andreas Herkersdorf", "Wolfgang Haberl", "Martin Wechs"], "https://doi.org/10.1145/1629911.1629924", 6], ["Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis.", ["Michael Glass", "Martin Lukasiewycz", "Jurgen Teich", "Unmesh D. Bordoloi", "Samarjit Chakraborty"], "https://doi.org/10.1145/1629911.1629925", 4], ["Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating.", ["Jungseob Lee", "Nam Sung Kim"], "https://doi.org/10.1145/1629911.1629926", 4], ["Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study.", ["Thorlindur Thorolfsson", "Kiran Gonsalves", "Paul D. Franzon"], "https://doi.org/10.1145/1629911.1629928", 6], ["Selective wordline voltage boosting for caches to manage yield under process variations.", ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Woo Chung"], "https://doi.org/10.1145/1629911.1629929", 6], ["Double patterning lithography friendly detailed routing with redundant via consideration.", ["Kun Yuan", "Katrina Lu", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629930", 4], ["Use of lithography simulation for the calibration of equation-based design rule checks.", ["David Abercrombie", "Fedor Pikus", "Cosmin Cazan"], "https://doi.org/10.1145/1629911.1629931", 4], ["Carbon nanotube circuits in the presence of carbon nanotube density variations.", ["Jie Zhang", "Nishant Patil", "Arash Hazeghi", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629933", 6], ["Decoding nanowire arrays fabricated with the multi-spacer patterning technique.", ["M. Haykel Ben Jamaa", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1629911.1629934", 6], ["Boolean logic function synthesis for generalised threshold gate circuits.", ["Marek A. Bawiec", "Maciej Nikodem"], "https://doi.org/10.1145/1629911.1629935", 4], ["Improving STT MRAM storage density through smaller-than-worst-case transistor sizing.", ["Wei Xu", "Yiran Chen", "Xiaobin Wang", "Tong Zhang"], "https://doi.org/10.1145/1629911.1629936", 4], ["EDA in flux: should I stay or should I go?", ["Eshel Haritan", "Andreas Kuehlmann", "Tina Jones", "John Epperheimer", "Jan M. Rabaey", "Rahul Razdan", "Naveen Gupta"], "https://doi.org/10.1145/1629911.1629938", 2], ["Design perspectives on 22nm CMOS and beyond.", ["Shekhar Borkar"], "https://doi.org/10.1145/1629911.1629940", 2], ["Creating an affordable 22nm node using design-lithography co-optimization.", ["Andrzej J. Strojwas", "Tejas Jhaveri", "Vyacheslav Rovner", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1629941", 2], ["Device/circuit interactions at 22nm technology node.", ["Kaushik Roy", "Jaydeep P. Kulkarni", "Sumeet Kumar Gupta"], "https://doi.org/10.1145/1629911.1629942", 6], ["Beyond innovation: dealing with the risks and complexity of processor design in 22nm.", ["Carl J. Anderson"], "https://doi.org/10.1145/1629911.1629943", 0], ["Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability.", ["Lerong Cheng", "Puneet Gupta", "Costas J. Spanos", "Kun Qian", "Lei He"], "https://doi.org/10.1145/1629911.1629945", 6], ["A Gaussian mixture model for statistical timing analysis.", ["Shingo Takahashi", "Yuki Yoshida", "Shuji Tsukiyama"], "https://doi.org/10.1145/1629911.1629946", 6], ["A stochastic jitter model for analyzing digital timing-recovery circuits.", ["James R. Burnham", "Chih-Kong Ken Yang", "Haitham A. Hindi"], "https://doi.org/10.1145/1629911.1629947", 6], ["Statistical ordering of correlated timing quantities and its application for path ranking.", ["Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov"], "https://doi.org/10.1145/1629911.1629948", 4], ["A parametric approach for handling local variation effects in timing analysis.", ["Ayhan A. Mutlu", "Jiayong Le", "Ruben Molina", "Mustafa Celik"], "https://doi.org/10.1145/1629911.1629949", 4], ["Non-intrusive dynamic application profiling for multitasked applications.", ["Karthik Shankar", "Roman L. Lysecky"], "https://doi.org/10.1145/1629911.1629951", 6], ["A trace-capable instruction cache for cost efficient real-time program trace compression in SoC.", ["Chun-Hung Lai", "Fu-Ching Yang", "Chung-Fu Kao", "Ing-Jer Huang"], "https://doi.org/10.1145/1629911.1629952", 6], ["Generating test programs to cover pipeline interactions.", ["Thanh Nga Dang", "Abhik Roychoudhury", "Tulika Mitra", "Prabhat Mishra"], "https://doi.org/10.1145/1629911.1629953", 6], ["NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core.", ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Alan Peisheng Su"], "https://doi.org/10.1145/1629911.1629954", 6], ["Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence.", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw", "Saumil Shah", "Steffen Rochel"], "https://doi.org/10.1145/1629911.1629956", 6], ["Resurrecting infeasible clock-gating functions.", ["Eli Arbel", "Cindy Eisner", "Oleg Rokhlenko"], "https://doi.org/10.1145/1629911.1629957", 6], ["Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications.", ["Renshen Wang", "Nan-Chi Chou", "Bill Salefski", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1629911.1629958", 6], ["ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models.", ["Cedric Walravens", "Yves Vanderperren", "Wim Dehaene"], "https://doi.org/10.1145/1629911.1629959", 6], ["GPU friendly fast Poisson solver for structured power grid network analysis.", ["Jin Shi", "Yici Cai", "Wenting Hou", "Liwei Ma", "Sheldon X.-D. Tan", "Pei-Hsin Ho", "Xiaoyi Wang"], "https://doi.org/10.1145/1629911.1629961", 6], ["Fast vectorless power grid verification using an approximate inverse technique.", ["Nahi H. Abdul Ghani", "Farid N. Najm"], "https://doi.org/10.1145/1629911.1629962", 6], ["Computing bounds for fault tolerance using formal techniques.", ["Gorschwin Fey", "Andre Sulflow", "Rolf Drechsler"], "https://doi.org/10.1145/1629911.1629963", 6], ["Clock skew optimization via wiresizing for timing sign-off covering all process corners.", ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1629911.1629964", 6], ["Moore's Law: another casualty of the financial meltdown?", ["Jason Cong", "N. S. Nagaraj", "Ruchir Puri", "William H. Joyner", "Jeff Burns", "Moshe Gavrielov", "Riko Radojcic", "Peter Rickert", "Hans Stork"], "https://doi.org/10.1145/1629911.1629966", 2], ["Holistic verification: myth or magic bullet?", ["Pradip A. Thaker"], "https://doi.org/10.1145/1629911.1629968", 5], ["Verification problems in reusing internal design components.", ["Warren Stapleton", "Paul Tobin"], "https://doi.org/10.1145/1629911.1629969", 3], ["Exploiting \"architecture for verification\" to streamline the verification process.", ["Dave Whipp"], "https://doi.org/10.1145/1629911.1629970", 4], ["Role of the verification team throughout the ASIC development life cycle.", ["Eric Chesters"], "https://doi.org/10.1145/1629911.1629971", 4], ["An efficient approach for system-level timing simulation of compiler-optimized embedded software.", ["Zhonglei Wang", "Andreas Herkersdorf"], "https://doi.org/10.1145/1629911.1629973", 6], ["MPTLsim: a simulator for X86 multicore processors.", ["Hui Zeng", "Matt T. Yourst", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1145/1629911.1629974", 6], ["Trace-driven workload simulation method for Multiprocessor System-On-Chips.", ["Tsuyoshi Isshiki", "Dongju Li", "Hiroaki Kunieda", "Toshio Isomura", "Kazuo Satou"], "https://doi.org/10.1145/1629911.1629975", 6], ["Analysis and mitigation of process variation impacts on Power-Attack Tolerance.", ["Lang Lin", "Wayne P. Burleson"], "https://doi.org/10.1145/1629911.1629977", 6], ["Evaluating design trade-offs in customizable processors.", ["Unmesh D. Bordoloi", "Huynh Phung Huynh", "Samarjit Chakraborty", "Tulika Mitra"], "https://doi.org/10.1145/1629911.1629978", 6], ["A design flow for application specific heterogeneous pipelined multiprocessor systems.", ["Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/1629911.1629979", 4], ["Xquasher: a tool for efficient computation of multiple linear expressions.", ["Arash Arfaee", "Ali Irturk", "Nikolay Laptev", "Farzan Fallah", "Ryan Kastner"], "https://doi.org/10.1145/1629911.1629980", 4], ["ILP-based pin-count aware design methodology for microfluidic biochips.", ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1629982", 6], ["O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration.", ["Duo Ding", "Yilin Zhang", "Haiyu Huang", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/1629911.1629983", 6], ["BDD-based synthesis of reversible logic for large functions.", ["Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1145/1629911.1629984", 6], ["Soft connections: addressing the hardware-design modularity problem.", ["Michael Pellauer", "Michael Adler", "Derek Chiou", "Joel S. Emer"], "https://doi.org/10.1145/1629911.1629986", 6], ["A computing origami: folding streams in FPGAs.", ["Andrei Hagiescu", "Weng-Fai Wong", "David F. Bacon", "Rodric M. Rabbah"], "https://doi.org/10.1145/1629911.1629987", 6], ["Retiming and recycling for elastic systems with early evaluation.", ["Dmitry Bufistov", "Jordi Cortadella", "Marc Galceran Oms", "Jorge Julvez", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629988", 4], ["Speculation in elastic systems.", ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1629911.1629989", 4], ["DFM: don't care or competitive weapon?", ["Mark Redford", "Joseph Sawicki", "Prasad Subramaniam", "Cliff Hou", "Yervant Zorian", "Kimon Michaels"], "https://doi.org/10.1145/1629911.1629991", 2], ["The semiconductor industry's nanoelectronics research initiative: motivation and challenges.", ["Jeff Welser"], "https://doi.org/10.1145/1629911.1629993", 3], ["Single-electron devices for ubiquitous and secure computing applications.", ["Ken Uchida"], "https://doi.org/10.1145/1629911.1629994", 3], ["Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions.", ["Nishant Patil", "Albert Lin", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1629911.1629995", 6], ["CMOS scaling beyond 32nm: challenges and opportunities.", ["Kelin J. Kuhn"], "https://doi.org/10.1145/1629911.1629996", 4], ["An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction.", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Yao-Hsin Chou"], "https://doi.org/10.1145/1629911.1629998", 6], ["GRIP: scalable 3D global routing using integer programming.", ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1145/1629911.1629999", 6], ["Automatic bus planner for dense PCBs.", ["Hui Kong", "Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1629911.1630000", 6], ["A correct network flow model for escape routing.", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1629911.1630001", 4], ["Flip-chip routing with unified area-I/O pad assignments for package-board co-design.", ["Jia-Wei Fang", "Martin D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1630002", 4], ["Statistical multilayer process space coverage for at-speed test.", ["Jinjun Xiong", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1629911.1630004", 6], ["Speedpath analysis based on hypothesis pruning and ranking.", ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"], "https://doi.org/10.1145/1629911.1630005", 6], ["Interconnection fabric design for tracing signals in post-silicon validation.", ["Xiao Liu", "Qiang Xu"], "https://doi.org/10.1145/1629911.1630006", 6], ["Online cache state dumping for processor debug.", ["Anant Vishnoi", "Preeti Ranjan Panda", "M. Balakrishnan"], "https://doi.org/10.1145/1629911.1630007", 6], ["Finding deterministic solution from underdetermined equation: large-scale performance modeling by least angle regression.", ["Xin Li"], "https://doi.org/10.1145/1629911.1630009", 6], ["A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian.", ["Amit Mehrotra", "Abhishek Somani"], "https://doi.org/10.1145/1629911.1630010", 6], ["Stochastic steady-state and AC analyses of mixed-signal systems.", ["Jaeha Kim", "Jihong Ren", "Mark A. Horowitz"], "https://doi.org/10.1145/1629911.1630011", 6], ["Parallelizable stable explicit numerical integration for efficient circuit simulation.", ["Wei Dong", "Peng Li"], "https://doi.org/10.1145/1629911.1630012", 4], ["Efficient design-specific worst-case corner extraction for integrated circuits.", ["Hong Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1629911.1630013", 4], ["Timing-driven optimization using lookahead logic circuits.", ["Mihir R. Choudhury", "Kartik Mohanram"], "https://doi.org/10.1145/1629911.1630015", 6], ["Simulation and SAT-based Boolean matching for large Boolean networks.", ["Kuo-Hua Wang", "Chung-Ming Chan", "Jung-Chang Liu"], "https://doi.org/10.1145/1629911.1630016", 6], ["New spare cell design for IR drop minimization in Engineering Change Order.", ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"], "https://doi.org/10.1145/1629911.1630017", 6], ["Matching-based minimum-cost spare cell selection for design changes.", ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Liang-Gi Chang", "Huang-Bi Hung"], "https://doi.org/10.1145/1629911.1630018", 4], ["Handling don't-care conditions in high-level synthesis and application for reducing initialized registers.", ["Hong-Zu Chou", "Kai-Hui Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1629911.1630019", 4], ["Oil fields, hedge funds, and drugs.", ["Patrick Groeneveld", "Rob A. Rutenbar", "Jed W. Pitera", "Erik C. Carlson", "Jinsong Chen"], "https://doi.org/10.1145/1629911.1630021", 2], ["Human computation.", ["Luis von Ahn"], "https://doi.org/10.1145/1629911.1630023", 2], ["How to make computers that work like the brain.", ["Dileep George"], "https://doi.org/10.1145/1629911.1630024", 4], ["A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion.", ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1629911.1630026", 6], ["Spare-cell-aware multilevel analytical placement.", ["Zhe-Wei Jiang", "Meng-Kai Hsu", "Yao-Wen Chang", "Kai-Yuan Chao"], "https://doi.org/10.1145/1629911.1630027", 6], ["Handling complexities in modern large-scale mixed-size placement.", ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"], "https://doi.org/10.1145/1629911.1630028", 6], ["RegPlace: a high quality open-source placement framework for structured ASICs.", ["Ashutosh Chakraborty", "Anurag Kumar", "David Z. Pan"], "https://doi.org/10.1145/1629911.1630029", 6], ["A novel verification technique to uncover out-of-order DUV behaviors.", ["Gabriel Marcilio", "Luiz C. V. dos Santos", "Bruno Albertini", "Sandro Rigo"], "https://doi.org/10.1145/1629911.1630031", 6], ["Shortening the verification cycle with synthesizable abstract models.", ["Alon Gluska", "Lior Libis"], "https://doi.org/10.1145/1629911.1630032", 6], ["Non-cycle-accurate sequential equivalence checking.", ["Pankaj Chauhan", "Deepak Goyal", "Gagan Hasteer", "Anmol Mathur", "Nikhil Sharma"], "https://doi.org/10.1145/1629911.1630033", 6], ["Regression verification.", ["Benny Godlin", "Ofer Strichman"], "https://doi.org/10.1145/1629911.1630034", 6], ["Accurate temperature estimation using noisy thermal sensors.", ["Yufu Zhang", "Ankur Srivastava"], "https://doi.org/10.1145/1629911.1630036", 6], ["Spectral techniques for high-resolution thermal characterization with limited sensor data.", ["Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1629911.1630037", 6], ["Dynamic thermal management via architectural adaptation.", ["Ramkumar Jayaseelan", "Tulika Mitra"], "https://doi.org/10.1145/1629911.1630038", 6], ["On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration.", ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1629911.1630039", 6], ["SRAM parametric failure analysis.", ["Jian Wang", "Soner Yaldiz", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1629911.1630041", 6], ["Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm.", ["Weiguang Sheng", "Liyi Xiao", "Zhigang Mao"], "https://doi.org/10.1145/1629911.1630042", 6], ["Improving testability and soft-error resilience through retiming.", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1629911.1630043", 6], ["Statistical reliability analysis under process variation and aging effects.", ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630044", 6], ["Guess, solder, measure, repeat: how do I get my mixed-signal chip right?", ["Geoffrey Ying", "Andreas Kuehlmann", "Kenneth S. Kundert", "Georges G. E. Gielen", "Eric Grimme", "Martin OLeary", "Sandeep Tare", "Warren Wong"], "https://doi.org/10.1145/1629911.1630046", 2], ["The Cilk++ concurrency platform.", ["Charles E. Leiserson"], "https://doi.org/10.1145/1629911.1630048", 6], ["Misleading performance claims in parallel computations.", ["David H. Bailey"], "https://doi.org/10.1145/1629911.1630049", 6], ["Massively parallel processing: it's d\u00e9j\u00e0 vu all over again.", ["Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/1629911.1630050", 5], ["Provably good and practically efficient algorithms for CMP dummy fill.", ["Chunyang Feng", "Hai Zhou", "Changhao Yan", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630052", 6], ["Predicting variability in nanoscale lithography processes.", ["Dragoljub Gagi Drmanac", "Frank Liu", "Li-C. Wang"], "https://doi.org/10.1145/1629911.1630053", 6], ["Variability analysis under layout pattern-dependent rapid-thermal annealing process.", ["Yun Ye", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1629911.1630054", 6], ["Event-driven gate-level simulation with GP-GPUs.", ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1629911.1630056", 6], ["Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts.", ["Himanshu Jain", "Edmund M. Clarke"], "https://doi.org/10.1145/1629911.1630057", 6], ["Constraints in one-to-many concretization for abstraction refinement.", ["Kuntal Nanshi", "Fabio Somenzi"], "https://doi.org/10.1145/1629911.1630058", 6], ["Spectrum: a hybrid nanophotonic-electric on-chip network.", ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "https://doi.org/10.1145/1629911.1630060", 6], ["Exploring serial vertical interconnects for 3D ICs.", ["Sudeep Pasricha"], "https://doi.org/10.1145/1629911.1630061", 6], ["No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips.", ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "https://doi.org/10.1145/1629911.1630062", 6], ["Thermal-driven analog placement considering device matching.", ["Mark Po-Hung Lin", "Hongbo Zhang", "Martin D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1145/1629911.1630064", 6], ["Yield-driven iterative robust circuit optimization algorithm.", ["Yan Li", "Vladimir Stojanovic"], "https://doi.org/10.1145/1629911.1630065", 6], ["Contract-based system-level composition of analog circuits.", ["Xuening Sun", "Pierluigi Nuzzo", "Chang-Ching Wu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630066", 6], ["Serial reconfigurable mismatch-tolerant clock distribution.", ["Atanu Chattopadhyay", "Zeljko Zilic"], "https://doi.org/10.1145/1629911.1630068", 2], ["Thermal-aware data flow analysis.", ["Jose Luis Ayala", "David Atienza", "Philip Brisk"], "https://doi.org/10.1145/1629911.1630069", 2], ["Nanoscale digital computation through percolation.", ["Mustafa Altun", "Marc D. Riedel", "Claudia Neuhauser"], "https://doi.org/10.1145/1629911.1630070", 2], ["A learning digital computer.", ["Bo Marr", "Arindam Basu", "Stephen Brink", "Paul E. Hasler"], "https://doi.org/10.1145/1629911.1630071", 2], ["Programmable neural processing on a smartdust.", ["Shimeng Huang", "Joseph Oresko", "Yuwen Sun", "Allen C. Cheng"], "https://doi.org/10.1145/1629911.1630072", 2], ["Human computing for EDA.", ["Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1629911.1630073", 2], ["Synthesizing hardware from sketches.", ["Andreas Raabe", "Rastislav Bodik"], "https://doi.org/10.1145/1629911.1630074", 2], ["Endosymbiotic computing: enabling surrogate GUI and cyber-physical connectivity.", ["Pai H. Chou"], "https://doi.org/10.1145/1629911.1630075", 2], ["Debugging from high level down to gate level.", ["Masahiro Fujita", "Yoshihisa Kojima", "Amir Masoud Gharehbaghi"], "https://doi.org/10.1145/1629911.1630077", 4], ["The day Sherlock Holmes decided to do EDA.", ["Andreas G. Veneris", "Sean Safarpour"], "https://doi.org/10.1145/1629911.1630078", 4], ["Debugging strategies for mere mortals.", ["Valeria Bertacco"], "https://doi.org/10.1145/1629911.1630079", 4], ["MAGENTA: transaction-based statistical micro-architectural root-cause analysis.", ["Gila Kamhi", "Alexander Novakovsky", "Andreas Tiemeyer", "Adriana Wolffberg"], "https://doi.org/10.1145/1629911.1630080", 5], ["Untwist your brain: efficient debugging and diagnosis of complex assertions.", ["Michael Siegel", "Adriana Maggiore", "Christian Pichler"], "https://doi.org/10.1145/1629911.1630081", 4], ["Beyond verification: leveraging formal for debugging.", ["Rajeev K. Ranjan", "Claudionor Coelho", "Sebastian Skalberg"], "https://doi.org/10.1145/1629911.1630082", 4], ["Power modeling of graphical user interfaces on OLED displays.", ["Mian Dong", "Yung-Seok Kevin Choi", "Lin Zhong"], "https://doi.org/10.1145/1629911.1630084", 6], ["Energy-aware error control coding for Flash memories.", ["Veera Papirla", "Chaitali Chakrabarti"], "https://doi.org/10.1145/1629911.1630085", 6], ["PDRAM: a hybrid PRAM and DRAM main memory system.", ["Gaurav Dhiman", "Raid Zuhair Ayoub", "Tajana Rosing"], "https://doi.org/10.1145/1629911.1630086", -194], ["A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors.", ["Ik Joon Chang", "Debabrata Mohapatra", "Kaushik Roy"], "https://doi.org/10.1145/1629911.1630087", 6], ["A physical unclonable function defined using power distribution system equivalent resistance variations.", ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1629911.1630089", 6], ["Hardware authentication leveraging performance limits in detailed simulations and emulations.", ["Daniel Y. Deng", "Andrew H. Chan", "G. Edward Suh"], "https://doi.org/10.1145/1629911.1630090", 6], ["Hardware Trojan horse detection using gate-level characterization.", ["Miodrag Potkonjak", "Ani Nahapetian", "Michael Nelson", "Tammara Massey"], "https://doi.org/10.1145/1629911.1630091", 6], ["Process variation characterization of chip-level multiprocessors.", ["Lide Zhang", "Lan S. Bai", "Robert P. Dick", "Li Shang", "Russ Joseph"], "https://doi.org/10.1145/1629911.1630092", 4], ["Information hiding for trusted system design.", ["Junjun Gu", "Gang Qu", "Qiang Zhou"], "https://doi.org/10.1145/1629911.1630093", 4], ["On systematic illegal state identification for pseudo-functional testing.", ["Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1629911.1630095", 6], ["Automated failure population creation for validating integrated circuit diagnosis methods.", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1629911.1630096", 6], ["Fault models for embedded-DRAM macros.", ["Mango Chia-Tso Chao", "Hao-Yu Yang", "Rei-Fu Huang", "Shih-Chin Lin", "Ching-Yu Chin"], "https://doi.org/10.1145/1629911.1630097", 6], ["Adaptive test elimination for analog/RF circuits.", ["Ender Yilmaz", "Sule Ozev"], "https://doi.org/10.1145/1629911.1630098", 6], ["WCET-aware register allocation based on graph coloring.", ["Heiko Falk"], "https://doi.org/10.1145/1629911.1630100", 6], ["Optimal static WCET-aware scratchpad allocation of program code.", ["Heiko Falk", "Jan C. Kleinsorge"], "https://doi.org/10.1145/1629911.1630101", 6], ["A real-time program trace compressor utilizing double move-to-front method.", ["Vladimir Uzelac", "Aleksandar Milenkovic"], "https://doi.org/10.1145/1629911.1630102", 6], ["Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators.", ["Jose Baiocchi", "Bruce R. Childers"], "https://doi.org/10.1145/1629911.1630103", 6], ["From milliwatts to megawatts: system level power challenge.", ["Ruchir Puri", "Eshel Haritan", "Stan Krolikoski", "Jason Cong", "Tim Kogel", "Bradley D. McCredie", "John Shen", "Andres Takach"], "https://doi.org/10.1145/1629911.1630105", 2], ["A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction.", ["Wenwen Chai", "Dan Jiao", "Cheng-Kok Koh"], "https://doi.org/10.1145/1629911.1630107", 6], ["Variational capacitance extraction of on-chip interconnects based on continuous surface model.", ["Wenjian Yu", "Chao Hu", "Wangyang Zhang"], "https://doi.org/10.1145/1629911.1630108", 6], ["PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation.", ["Fang Gong", "Hao Yu", "Lei He"], "https://doi.org/10.1145/1629911.1630109", 6], ["An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes.", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Bill Dewey"], "https://doi.org/10.1145/1629911.1630110", 6], ["Throughput optimal task allocation under thermal constraints for multi-core processors.", ["Vinay Hanumaiah", "Ravishankar Rao", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "https://doi.org/10.1145/1629911.1630112", 6], ["An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems.", ["Shaobo Liu", "Qing Wu", "Qinru Qiu"], "https://doi.org/10.1145/1629911.1630113", 6], ["Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack.", ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1629911.1630114", 6], ["Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization.", ["Hochang Jang", "Taewhan Kim"], "https://doi.org/10.1145/1629911.1630115", 6], ["An SDRAM-aware router for Networks-on-Chip.", ["Wooyoung Jang", "David Z. Pan"], "https://doi.org/10.1145/1629911.1630117", 6], ["Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency.", ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/1629911.1630118", 6], ["Vicis: a reliable network for unreliable silicon.", ["David Fick", "Andrew DeOrio", "Jin Hu", "Valeria Bertacco", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1629911.1630119", 6], ["Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective.", ["Siddharth Garg", "Diana Marculescu", "Radu Marculescu", "Umit Y. Ogras"], "https://doi.org/10.1145/1629911.1630120", 4], ["NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/1629911.1630121", 4], ["Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems.", ["Yoonjin Kim", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1629911.1630123", 6], ["Multicore parallel min-cost flow algorithm for CAD applications.", ["Yinghai Lu", "Hai Zhou", "Li Shang", "Xuan Zeng"], "https://doi.org/10.1145/1629911.1630124", 6], ["FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation.", ["Scott Cromar", "Jaeho Lee", "Deming Chen"], "https://doi.org/10.1145/1629911.1630125", 6], ["FPGA-based accelerator for the verification of leading-edge wireless systems.", ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "https://doi.org/10.1145/1629911.1630126", 4], ["Transmuting coprocessors: dynamic loading of FPGA coprocessors.", ["Chen Huang", "Frank Vahid"], "https://doi.org/10.1145/1629911.1630127", 4], ["Dynamic thread and data mapping for NoC based CMPs.", ["Mahmut T. Kandemir", "Ozcan Ozturk", "Sai Prashanth Muralidhara"], "https://doi.org/10.1145/1629911.1630129", 6], ["A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems.", ["Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/1629911.1630130", 6], ["Quality-driven synthesis of embedded multi-mode control systems.", ["Soheil Samii", "Petru Eles", "Zebo Peng", "Anton Cervin"], "https://doi.org/10.1145/1629911.1630131", 6], ["Context-sensitive timing analysis of Esterel programs.", ["Lei Ju", "Bach Khoa Huynh", "Samarjit Chakraborty", "Abhik Roychoudhury"], "https://doi.org/10.1145/1629911.1630132", 4], ["Scheduling the FlexRay bus using optimization techniques.", ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1629911.1630133", 4], ["The wild west: conquest of complex hardware-dependent software design.", ["Hiroyuki Yagi", "Wolfgang Rosenstiel", "Jakob Engblom", "Jason Andrews", "Kees A. Vissers", "Marc Serughetti"], "https://doi.org/10.1145/1629911.1630135", 2], ["Internet-in-a-Box: emulating datacenter network architectures using FPGAs.", ["Jonathan D. Ellithorpe", "Zhangxi Tan", "Randy H. Katz"], "https://doi.org/10.1145/1629911.1630137", 4], ["Sustainable data centers: enabled by supply and demand side management.", ["Prith Banerjee", "Chandrakant D. Patel", "Cullen Bash", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/1629911.1630138", 4], ["Green data centers and hot chips.", ["Dilip D. Kandlur", "Tom W. Keller"], "https://doi.org/10.1145/1629911.1630139", 3], ["Optimum LDPC decoder: a memory architecture problem.", ["Erick Amador", "Renaud Pacalet", "Vincent Rezard"], "https://doi.org/10.1145/1629911.1630141", 6], ["A DVS-based pipelined reconfigurable instruction memory.", ["Zhiguo Ge", "Tulika Mitra", "Weng-Fai Wong"], "https://doi.org/10.1145/1629911.1630142", 6], ["LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors.", ["Talal Bonny", "Jorg Henkel"], "https://doi.org/10.1145/1629911.1630143", 4], ["Hierarchical architecture of flash-based storage systems for high performance and durability.", ["Sanghyuk Jung", "Jin Hyuk Kim", "Yong Ho Song"], "https://doi.org/10.1145/1629911.1630144", 4], ["Reduction techniques for synchronous dataflow graphs.", ["Marc Geilen"], "https://doi.org/10.1145/1629911.1630146", 6], ["A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management.", ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"], "https://doi.org/10.1145/1629911.1630147", 6], ["Mode grouping for more effective generalized scheduling of dynamic dataflow applications.", ["William Plishker", "Nimish Sane", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1629911.1630148", 4], ["Efficient program scheduling for heterogeneous multi-core processors.", ["Jian Chen", "Lizy Kurian John"], "https://doi.org/10.1145/1629911.1630149", 4], ["Polynomial datapath optimization using partitioning and compensation heuristics.", ["O. Sarbishei", "Bijan Alizadeh", "Masahiro Fujita"], "https://doi.org/10.1145/1629911.1630151", 6], ["Register allocation for high-level synthesis using dual supply voltages.", ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1629911.1630152", 6], ["GPU-based parallelization for fast circuit optimization.", ["Yifang Liu", "Jiang Hu"], "https://doi.org/10.1145/1629911.1630153", 4], ["Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors.", ["Thomas Baumann", "Doris Schmitt-Landsiedel", "Christian Pacha"], "https://doi.org/10.1145/1629911.1630154", 4], ["ARMS - automatic residue-minimization based sampling for multi-point modeling techniques.", ["Jorge Fernandez Villena", "Luis Miguel Silveira"], "https://doi.org/10.1145/1629911.1630156", 6], ["An efficient passivity test for descriptor systems via canonical projector techniques.", ["N. Wong"], "https://doi.org/10.1145/1629911.1630157", 6], ["A parameterized mask model for lithography simulation.", ["Zhenhai Zhu"], "https://doi.org/10.1145/1629911.1630158", 6]]