
ASSIGNMENT_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043b4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  080044c0  080044c0  000144c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004584  08004584  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08004584  08004584  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004584  08004584  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004584  08004584  00014584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004588  08004588  00014588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800458c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000049c  20000090  0800461c  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000052c  0800461c  0002052c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce70  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002037  00000000  00000000  0002cf29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  0002ef60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  0002fc90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000029d3  00000000  00000000  000308e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d567  00000000  00000000  000332bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008af7d  00000000  00000000  00040822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cb79f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039d0  00000000  00000000  000cb7f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	080044a8 	.word	0x080044a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	080044a8 	.word	0x080044a8

0800014c <toogleRed>:
#define OneSec 100
#include "fsm.h"
#include "main.h"
//HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
//HAL_GPIO_WritePin(GPIOA, ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);
void toogleRed(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,led1a_Pin, GPIO_PIN_SET);
 8000150:	2201      	movs	r2, #1
 8000152:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000156:	4805      	ldr	r0, [pc, #20]	; (800016c <toogleRed+0x20>)
 8000158:	f001 fff1 	bl	800213e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led1b_Pin, GPIO_PIN_RESET);
 800015c:	2200      	movs	r2, #0
 800015e:	2108      	movs	r1, #8
 8000160:	4803      	ldr	r0, [pc, #12]	; (8000170 <toogleRed+0x24>)
 8000162:	f001 ffec 	bl	800213e <HAL_GPIO_WritePin>
}
 8000166:	bf00      	nop
 8000168:	bd80      	pop	{r7, pc}
 800016a:	bf00      	nop
 800016c:	40010800 	.word	0x40010800
 8000170:	40010c00 	.word	0x40010c00

08000174 <toogleGreen>:
void toogleGreen(){
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,led1a_Pin, GPIO_PIN_RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800017e:	4805      	ldr	r0, [pc, #20]	; (8000194 <toogleGreen+0x20>)
 8000180:	f001 ffdd 	bl	800213e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led1b_Pin, GPIO_PIN_SET);
 8000184:	2201      	movs	r2, #1
 8000186:	2108      	movs	r1, #8
 8000188:	4803      	ldr	r0, [pc, #12]	; (8000198 <toogleGreen+0x24>)
 800018a:	f001 ffd8 	bl	800213e <HAL_GPIO_WritePin>
}
 800018e:	bf00      	nop
 8000190:	bd80      	pop	{r7, pc}
 8000192:	bf00      	nop
 8000194:	40010800 	.word	0x40010800
 8000198:	40010c00 	.word	0x40010c00

0800019c <toogleYellow>:
void toogleYellow(){
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,led1a_Pin, GPIO_PIN_SET);
 80001a0:	2201      	movs	r2, #1
 80001a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001a6:	4805      	ldr	r0, [pc, #20]	; (80001bc <toogleYellow+0x20>)
 80001a8:	f001 ffc9 	bl	800213e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led1b_Pin, GPIO_PIN_SET);
 80001ac:	2201      	movs	r2, #1
 80001ae:	2108      	movs	r1, #8
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <toogleYellow+0x24>)
 80001b2:	f001 ffc4 	bl	800213e <HAL_GPIO_WritePin>
}
 80001b6:	bf00      	nop
 80001b8:	bd80      	pop	{r7, pc}
 80001ba:	bf00      	nop
 80001bc:	40010800 	.word	0x40010800
 80001c0:	40010c00 	.word	0x40010c00

080001c4 <toogleRed1>:
void toogleRed1(){
 80001c4:	b580      	push	{r7, lr}
 80001c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,led2a_Pin, GPIO_PIN_SET);
 80001c8:	2201      	movs	r2, #1
 80001ca:	2120      	movs	r1, #32
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <toogleRed1+0x1c>)
 80001ce:	f001 ffb6 	bl	800213e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led2b_Pin, GPIO_PIN_RESET);
 80001d2:	2200      	movs	r2, #0
 80001d4:	2110      	movs	r1, #16
 80001d6:	4802      	ldr	r0, [pc, #8]	; (80001e0 <toogleRed1+0x1c>)
 80001d8:	f001 ffb1 	bl	800213e <HAL_GPIO_WritePin>
}
 80001dc:	bf00      	nop
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	40010c00 	.word	0x40010c00

080001e4 <toogleGreen1>:
void toogleGreen1(){
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,led2a_Pin, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	2120      	movs	r1, #32
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <toogleGreen1+0x1c>)
 80001ee:	f001 ffa6 	bl	800213e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led2b_Pin, GPIO_PIN_SET);
 80001f2:	2201      	movs	r2, #1
 80001f4:	2110      	movs	r1, #16
 80001f6:	4802      	ldr	r0, [pc, #8]	; (8000200 <toogleGreen1+0x1c>)
 80001f8:	f001 ffa1 	bl	800213e <HAL_GPIO_WritePin>
}
 80001fc:	bf00      	nop
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	40010c00 	.word	0x40010c00

08000204 <toogleYellow1>:
void toogleYellow1(){
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,led2a_Pin, GPIO_PIN_SET);
 8000208:	2201      	movs	r2, #1
 800020a:	2120      	movs	r1, #32
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <toogleYellow1+0x1c>)
 800020e:	f001 ff96 	bl	800213e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led2b_Pin, GPIO_PIN_SET);
 8000212:	2201      	movs	r2, #1
 8000214:	2110      	movs	r1, #16
 8000216:	4802      	ldr	r0, [pc, #8]	; (8000220 <toogleYellow1+0x1c>)
 8000218:	f001 ff91 	bl	800213e <HAL_GPIO_WritePin>
}
 800021c:	bf00      	nop
 800021e:	bd80      	pop	{r7, pc}
 8000220:	40010c00 	.word	0x40010c00

08000224 <redP>:
void redP(){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,ledpa_Pin, GPIO_PIN_SET);
 8000228:	2201      	movs	r2, #1
 800022a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800022e:	4805      	ldr	r0, [pc, #20]	; (8000244 <redP+0x20>)
 8000230:	f001 ff85 	bl	800213e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,ledpb_Pin, GPIO_PIN_RESET);
 8000234:	2200      	movs	r2, #0
 8000236:	f44f 7180 	mov.w	r1, #256	; 0x100
 800023a:	4803      	ldr	r0, [pc, #12]	; (8000248 <redP+0x24>)
 800023c:	f001 ff7f 	bl	800213e <HAL_GPIO_WritePin>
}
 8000240:	bf00      	nop
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40010c00 	.word	0x40010c00
 8000248:	40010800 	.word	0x40010800

0800024c <greenP>:
void greenP(){
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,ledpa_Pin, GPIO_PIN_RESET);
 8000250:	2200      	movs	r2, #0
 8000252:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000256:	4805      	ldr	r0, [pc, #20]	; (800026c <greenP+0x20>)
 8000258:	f001 ff71 	bl	800213e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,ledpb_Pin, GPIO_PIN_SET);
 800025c:	2201      	movs	r2, #1
 800025e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000262:	4803      	ldr	r0, [pc, #12]	; (8000270 <greenP+0x24>)
 8000264:	f001 ff6b 	bl	800213e <HAL_GPIO_WritePin>
}
 8000268:	bf00      	nop
 800026a:	bd80      	pop	{r7, pc}
 800026c:	40010c00 	.word	0x40010c00
 8000270:	40010800 	.word	0x40010800

08000274 <offP>:
void offP(){
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,ledpa_Pin, GPIO_PIN_RESET);
 8000278:	2200      	movs	r2, #0
 800027a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800027e:	4805      	ldr	r0, [pc, #20]	; (8000294 <offP+0x20>)
 8000280:	f001 ff5d 	bl	800213e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,ledpb_Pin, GPIO_PIN_RESET);
 8000284:	2200      	movs	r2, #0
 8000286:	f44f 7180 	mov.w	r1, #256	; 0x100
 800028a:	4803      	ldr	r0, [pc, #12]	; (8000298 <offP+0x24>)
 800028c:	f001 ff57 	bl	800213e <HAL_GPIO_WritePin>
}
 8000290:	bf00      	nop
 8000292:	bd80      	pop	{r7, pc}
 8000294:	40010c00 	.word	0x40010c00
 8000298:	40010800 	.word	0x40010800

0800029c <fsm_automatic_run1>:
void fsm_automatic_run1(){
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	switch (status1	) {
 80002a0:	4b31      	ldr	r3, [pc, #196]	; (8000368 <fsm_automatic_run1+0xcc>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a31      	ldr	r2, [pc, #196]	; (800036c <fsm_automatic_run1+0xd0>)
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d00b      	beq.n	80002c2 <fsm_automatic_run1+0x26>
 80002aa:	4a30      	ldr	r2, [pc, #192]	; (800036c <fsm_automatic_run1+0xd0>)
 80002ac:	4293      	cmp	r3, r2
 80002ae:	dc52      	bgt.n	8000356 <fsm_automatic_run1+0xba>
 80002b0:	2b03      	cmp	r3, #3
 80002b2:	d03c      	beq.n	800032e <fsm_automatic_run1+0x92>
 80002b4:	2b03      	cmp	r3, #3
 80002b6:	dc4e      	bgt.n	8000356 <fsm_automatic_run1+0xba>
 80002b8:	2b01      	cmp	r3, #1
 80002ba:	d010      	beq.n	80002de <fsm_automatic_run1+0x42>
 80002bc:	2b02      	cmp	r3, #2
 80002be:	d022      	beq.n	8000306 <fsm_automatic_run1+0x6a>
//				setTimer1(RED_TIME);
				timer=RED_TIME/OneSec;
			}
			break;
		default:
			break;
 80002c0:	e049      	b.n	8000356 <fsm_automatic_run1+0xba>
			status1 = AUTO_RED;
 80002c2:	4b29      	ldr	r3, [pc, #164]	; (8000368 <fsm_automatic_run1+0xcc>)
 80002c4:	2201      	movs	r2, #1
 80002c6:	601a      	str	r2, [r3, #0]
			timer = RED_TIME/OneSec;
 80002c8:	4b29      	ldr	r3, [pc, #164]	; (8000370 <fsm_automatic_run1+0xd4>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	4a29      	ldr	r2, [pc, #164]	; (8000374 <fsm_automatic_run1+0xd8>)
 80002ce:	fb82 1203 	smull	r1, r2, r2, r3
 80002d2:	1152      	asrs	r2, r2, #5
 80002d4:	17db      	asrs	r3, r3, #31
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	4a27      	ldr	r2, [pc, #156]	; (8000378 <fsm_automatic_run1+0xdc>)
 80002da:	6013      	str	r3, [r2, #0]
			break;
 80002dc:	e042      	b.n	8000364 <fsm_automatic_run1+0xc8>
			toogleRed();
 80002de:	f7ff ff35 	bl	800014c <toogleRed>
			if(timer==STOP){
 80002e2:	4b25      	ldr	r3, [pc, #148]	; (8000378 <fsm_automatic_run1+0xdc>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d137      	bne.n	800035a <fsm_automatic_run1+0xbe>
				status1 = AUTO_GREEN;
 80002ea:	4b1f      	ldr	r3, [pc, #124]	; (8000368 <fsm_automatic_run1+0xcc>)
 80002ec:	2202      	movs	r2, #2
 80002ee:	601a      	str	r2, [r3, #0]
				timer=GREEN_TIME/OneSec;
 80002f0:	4b22      	ldr	r3, [pc, #136]	; (800037c <fsm_automatic_run1+0xe0>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a1f      	ldr	r2, [pc, #124]	; (8000374 <fsm_automatic_run1+0xd8>)
 80002f6:	fb82 1203 	smull	r1, r2, r2, r3
 80002fa:	1152      	asrs	r2, r2, #5
 80002fc:	17db      	asrs	r3, r3, #31
 80002fe:	1ad3      	subs	r3, r2, r3
 8000300:	4a1d      	ldr	r2, [pc, #116]	; (8000378 <fsm_automatic_run1+0xdc>)
 8000302:	6013      	str	r3, [r2, #0]
			break;
 8000304:	e029      	b.n	800035a <fsm_automatic_run1+0xbe>
			toogleGreen();
 8000306:	f7ff ff35 	bl	8000174 <toogleGreen>
			if(timer==STOP){
 800030a:	4b1b      	ldr	r3, [pc, #108]	; (8000378 <fsm_automatic_run1+0xdc>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d125      	bne.n	800035e <fsm_automatic_run1+0xc2>
				status1 = AUTO_YELLOW;
 8000312:	4b15      	ldr	r3, [pc, #84]	; (8000368 <fsm_automatic_run1+0xcc>)
 8000314:	2203      	movs	r2, #3
 8000316:	601a      	str	r2, [r3, #0]
				timer=YELLOW_TIME/OneSec;
 8000318:	4b19      	ldr	r3, [pc, #100]	; (8000380 <fsm_automatic_run1+0xe4>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a15      	ldr	r2, [pc, #84]	; (8000374 <fsm_automatic_run1+0xd8>)
 800031e:	fb82 1203 	smull	r1, r2, r2, r3
 8000322:	1152      	asrs	r2, r2, #5
 8000324:	17db      	asrs	r3, r3, #31
 8000326:	1ad3      	subs	r3, r2, r3
 8000328:	4a13      	ldr	r2, [pc, #76]	; (8000378 <fsm_automatic_run1+0xdc>)
 800032a:	6013      	str	r3, [r2, #0]
			break;
 800032c:	e017      	b.n	800035e <fsm_automatic_run1+0xc2>
			toogleYellow();
 800032e:	f7ff ff35 	bl	800019c <toogleYellow>
			if(timer==STOP){
 8000332:	4b11      	ldr	r3, [pc, #68]	; (8000378 <fsm_automatic_run1+0xdc>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	2b00      	cmp	r3, #0
 8000338:	d113      	bne.n	8000362 <fsm_automatic_run1+0xc6>
				status1 = AUTO_RED;
 800033a:	4b0b      	ldr	r3, [pc, #44]	; (8000368 <fsm_automatic_run1+0xcc>)
 800033c:	2201      	movs	r2, #1
 800033e:	601a      	str	r2, [r3, #0]
				timer=RED_TIME/OneSec;
 8000340:	4b0b      	ldr	r3, [pc, #44]	; (8000370 <fsm_automatic_run1+0xd4>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a0b      	ldr	r2, [pc, #44]	; (8000374 <fsm_automatic_run1+0xd8>)
 8000346:	fb82 1203 	smull	r1, r2, r2, r3
 800034a:	1152      	asrs	r2, r2, #5
 800034c:	17db      	asrs	r3, r3, #31
 800034e:	1ad3      	subs	r3, r2, r3
 8000350:	4a09      	ldr	r2, [pc, #36]	; (8000378 <fsm_automatic_run1+0xdc>)
 8000352:	6013      	str	r3, [r2, #0]
			break;
 8000354:	e005      	b.n	8000362 <fsm_automatic_run1+0xc6>
			break;
 8000356:	bf00      	nop
 8000358:	e004      	b.n	8000364 <fsm_automatic_run1+0xc8>
			break;
 800035a:	bf00      	nop
 800035c:	e002      	b.n	8000364 <fsm_automatic_run1+0xc8>
			break;
 800035e:	bf00      	nop
 8000360:	e000      	b.n	8000364 <fsm_automatic_run1+0xc8>
			break;
 8000362:	bf00      	nop
	}
}
 8000364:	bf00      	nop
 8000366:	bd80      	pop	{r7, pc}
 8000368:	20000000 	.word	0x20000000
 800036c:	01605b22 	.word	0x01605b22
 8000370:	20000010 	.word	0x20000010
 8000374:	51eb851f 	.word	0x51eb851f
 8000378:	200000c4 	.word	0x200000c4
 800037c:	20000014 	.word	0x20000014
 8000380:	20000018 	.word	0x20000018

08000384 <fsm_automatic_run2>:


void fsm_automatic_run2(){
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	switch (status2	) {
 8000388:	4b31      	ldr	r3, [pc, #196]	; (8000450 <fsm_automatic_run2+0xcc>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a31      	ldr	r2, [pc, #196]	; (8000454 <fsm_automatic_run2+0xd0>)
 800038e:	4293      	cmp	r3, r2
 8000390:	d00b      	beq.n	80003aa <fsm_automatic_run2+0x26>
 8000392:	4a30      	ldr	r2, [pc, #192]	; (8000454 <fsm_automatic_run2+0xd0>)
 8000394:	4293      	cmp	r3, r2
 8000396:	dc52      	bgt.n	800043e <fsm_automatic_run2+0xba>
 8000398:	2b03      	cmp	r3, #3
 800039a:	d03c      	beq.n	8000416 <fsm_automatic_run2+0x92>
 800039c:	2b03      	cmp	r3, #3
 800039e:	dc4e      	bgt.n	800043e <fsm_automatic_run2+0xba>
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d010      	beq.n	80003c6 <fsm_automatic_run2+0x42>
 80003a4:	2b02      	cmp	r3, #2
 80003a6:	d022      	beq.n	80003ee <fsm_automatic_run2+0x6a>
				timer2=RED_TIME/OneSec;
			}

			break;
		default:
			break;
 80003a8:	e049      	b.n	800043e <fsm_automatic_run2+0xba>
			status2 = AUTO_GREEN;
 80003aa:	4b29      	ldr	r3, [pc, #164]	; (8000450 <fsm_automatic_run2+0xcc>)
 80003ac:	2202      	movs	r2, #2
 80003ae:	601a      	str	r2, [r3, #0]
			timer2=GREEN_TIME/OneSec;
 80003b0:	4b29      	ldr	r3, [pc, #164]	; (8000458 <fsm_automatic_run2+0xd4>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	4a29      	ldr	r2, [pc, #164]	; (800045c <fsm_automatic_run2+0xd8>)
 80003b6:	fb82 1203 	smull	r1, r2, r2, r3
 80003ba:	1152      	asrs	r2, r2, #5
 80003bc:	17db      	asrs	r3, r3, #31
 80003be:	1ad3      	subs	r3, r2, r3
 80003c0:	4a27      	ldr	r2, [pc, #156]	; (8000460 <fsm_automatic_run2+0xdc>)
 80003c2:	6013      	str	r3, [r2, #0]
			break;
 80003c4:	e042      	b.n	800044c <fsm_automatic_run2+0xc8>
			toogleRed1();
 80003c6:	f7ff fefd 	bl	80001c4 <toogleRed1>
			if(timer2==STOP){
 80003ca:	4b25      	ldr	r3, [pc, #148]	; (8000460 <fsm_automatic_run2+0xdc>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d137      	bne.n	8000442 <fsm_automatic_run2+0xbe>
				status2 = AUTO_GREEN;
 80003d2:	4b1f      	ldr	r3, [pc, #124]	; (8000450 <fsm_automatic_run2+0xcc>)
 80003d4:	2202      	movs	r2, #2
 80003d6:	601a      	str	r2, [r3, #0]
				timer2=GREEN_TIME/OneSec;
 80003d8:	4b1f      	ldr	r3, [pc, #124]	; (8000458 <fsm_automatic_run2+0xd4>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a1f      	ldr	r2, [pc, #124]	; (800045c <fsm_automatic_run2+0xd8>)
 80003de:	fb82 1203 	smull	r1, r2, r2, r3
 80003e2:	1152      	asrs	r2, r2, #5
 80003e4:	17db      	asrs	r3, r3, #31
 80003e6:	1ad3      	subs	r3, r2, r3
 80003e8:	4a1d      	ldr	r2, [pc, #116]	; (8000460 <fsm_automatic_run2+0xdc>)
 80003ea:	6013      	str	r3, [r2, #0]
			break;
 80003ec:	e029      	b.n	8000442 <fsm_automatic_run2+0xbe>
			toogleGreen1();
 80003ee:	f7ff fef9 	bl	80001e4 <toogleGreen1>
			if(timer2==STOP){
 80003f2:	4b1b      	ldr	r3, [pc, #108]	; (8000460 <fsm_automatic_run2+0xdc>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d125      	bne.n	8000446 <fsm_automatic_run2+0xc2>
				status2 = AUTO_YELLOW;
 80003fa:	4b15      	ldr	r3, [pc, #84]	; (8000450 <fsm_automatic_run2+0xcc>)
 80003fc:	2203      	movs	r2, #3
 80003fe:	601a      	str	r2, [r3, #0]
				timer2=YELLOW_TIME/OneSec;
 8000400:	4b18      	ldr	r3, [pc, #96]	; (8000464 <fsm_automatic_run2+0xe0>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a15      	ldr	r2, [pc, #84]	; (800045c <fsm_automatic_run2+0xd8>)
 8000406:	fb82 1203 	smull	r1, r2, r2, r3
 800040a:	1152      	asrs	r2, r2, #5
 800040c:	17db      	asrs	r3, r3, #31
 800040e:	1ad3      	subs	r3, r2, r3
 8000410:	4a13      	ldr	r2, [pc, #76]	; (8000460 <fsm_automatic_run2+0xdc>)
 8000412:	6013      	str	r3, [r2, #0]
			break;
 8000414:	e017      	b.n	8000446 <fsm_automatic_run2+0xc2>
			toogleYellow1();
 8000416:	f7ff fef5 	bl	8000204 <toogleYellow1>
			if(timer2==STOP){
 800041a:	4b11      	ldr	r3, [pc, #68]	; (8000460 <fsm_automatic_run2+0xdc>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d113      	bne.n	800044a <fsm_automatic_run2+0xc6>
				status2 = AUTO_RED;
 8000422:	4b0b      	ldr	r3, [pc, #44]	; (8000450 <fsm_automatic_run2+0xcc>)
 8000424:	2201      	movs	r2, #1
 8000426:	601a      	str	r2, [r3, #0]
				timer2=RED_TIME/OneSec;
 8000428:	4b0f      	ldr	r3, [pc, #60]	; (8000468 <fsm_automatic_run2+0xe4>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a0b      	ldr	r2, [pc, #44]	; (800045c <fsm_automatic_run2+0xd8>)
 800042e:	fb82 1203 	smull	r1, r2, r2, r3
 8000432:	1152      	asrs	r2, r2, #5
 8000434:	17db      	asrs	r3, r3, #31
 8000436:	1ad3      	subs	r3, r2, r3
 8000438:	4a09      	ldr	r2, [pc, #36]	; (8000460 <fsm_automatic_run2+0xdc>)
 800043a:	6013      	str	r3, [r2, #0]
			break;
 800043c:	e005      	b.n	800044a <fsm_automatic_run2+0xc6>
			break;
 800043e:	bf00      	nop
 8000440:	e004      	b.n	800044c <fsm_automatic_run2+0xc8>
			break;
 8000442:	bf00      	nop
 8000444:	e002      	b.n	800044c <fsm_automatic_run2+0xc8>
			break;
 8000446:	bf00      	nop
 8000448:	e000      	b.n	800044c <fsm_automatic_run2+0xc8>
			break;
 800044a:	bf00      	nop
	}
}
 800044c:	bf00      	nop
 800044e:	bd80      	pop	{r7, pc}
 8000450:	20000004 	.word	0x20000004
 8000454:	01605b22 	.word	0x01605b22
 8000458:	20000014 	.word	0x20000014
 800045c:	51eb851f 	.word	0x51eb851f
 8000460:	200000c8 	.word	0x200000c8
 8000464:	20000018 	.word	0x20000018
 8000468:	20000010 	.word	0x20000010

0800046c <fsm_p>:
void fsm_p(){
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
	switch (status4) {
 8000470:	4b2a      	ldr	r3, [pc, #168]	; (800051c <fsm_p+0xb0>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a2a      	ldr	r2, [pc, #168]	; (8000520 <fsm_p+0xb4>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d00b      	beq.n	8000492 <fsm_p+0x26>
 800047a:	4a29      	ldr	r2, [pc, #164]	; (8000520 <fsm_p+0xb4>)
 800047c:	4293      	cmp	r3, r2
 800047e:	dc43      	bgt.n	8000508 <fsm_p+0x9c>
 8000480:	2b63      	cmp	r3, #99	; 0x63
 8000482:	d043      	beq.n	800050c <fsm_p+0xa0>
 8000484:	2b63      	cmp	r3, #99	; 0x63
 8000486:	dc3f      	bgt.n	8000508 <fsm_p+0x9c>
 8000488:	2b1f      	cmp	r3, #31
 800048a:	d00d      	beq.n	80004a8 <fsm_p+0x3c>
 800048c:	2b20      	cmp	r3, #32
 800048e:	d025      	beq.n	80004dc <fsm_p+0x70>
			if(timer3==STOP){
				status4=INIT;
			}
			break;
		default:
			break;
 8000490:	e03a      	b.n	8000508 <fsm_p+0x9c>
			status4=Waiting;
 8000492:	4b22      	ldr	r3, [pc, #136]	; (800051c <fsm_p+0xb0>)
 8000494:	2263      	movs	r2, #99	; 0x63
 8000496:	601a      	str	r2, [r3, #0]
			timer3 = 0;
 8000498:	4b22      	ldr	r3, [pc, #136]	; (8000524 <fsm_p+0xb8>)
 800049a:	2200      	movs	r2, #0
 800049c:	601a      	str	r2, [r3, #0]
			offP();
 800049e:	f7ff fee9 	bl	8000274 <offP>
			off_Speaker();
 80004a2:	f000 fd1d 	bl	8000ee0 <off_Speaker>
			break;
 80004a6:	e036      	b.n	8000516 <fsm_p+0xaa>
			redP();
 80004a8:	f7ff febc 	bl	8000224 <redP>
			if(timer3==STOP){
 80004ac:	4b1d      	ldr	r3, [pc, #116]	; (8000524 <fsm_p+0xb8>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d12d      	bne.n	8000510 <fsm_p+0xa4>
				status4=P_GREEN;
 80004b4:	4b19      	ldr	r3, [pc, #100]	; (800051c <fsm_p+0xb0>)
 80004b6:	2220      	movs	r2, #32
 80004b8:	601a      	str	r2, [r3, #0]
				timer3 = RED_TIME/OneSec-1;
 80004ba:	4b1b      	ldr	r3, [pc, #108]	; (8000528 <fsm_p+0xbc>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4a1b      	ldr	r2, [pc, #108]	; (800052c <fsm_p+0xc0>)
 80004c0:	fb82 1203 	smull	r1, r2, r2, r3
 80004c4:	1152      	asrs	r2, r2, #5
 80004c6:	17db      	asrs	r3, r3, #31
 80004c8:	1ad3      	subs	r3, r2, r3
 80004ca:	3b01      	subs	r3, #1
 80004cc:	4a15      	ldr	r2, [pc, #84]	; (8000524 <fsm_p+0xb8>)
 80004ce:	6013      	str	r3, [r2, #0]
				offP();
 80004d0:	f7ff fed0 	bl	8000274 <offP>
				setTimer3 (1);
 80004d4:	2001      	movs	r0, #1
 80004d6:	f001 faa5 	bl	8001a24 <setTimer3>
			break;
 80004da:	e019      	b.n	8000510 <fsm_p+0xa4>
			greenP();
 80004dc:	f7ff feb6 	bl	800024c <greenP>
			if( timer3_flag == 1) {
 80004e0:	4b13      	ldr	r3, [pc, #76]	; (8000530 <fsm_p+0xc4>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d107      	bne.n	80004f8 <fsm_p+0x8c>
				toogle_Speaker();
 80004e8:	f000 fd0c 	bl	8000f04 <toogle_Speaker>
				setTimer3 (timer3*4) ;
 80004ec:	4b0d      	ldr	r3, [pc, #52]	; (8000524 <fsm_p+0xb8>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	4618      	mov	r0, r3
 80004f4:	f001 fa96 	bl	8001a24 <setTimer3>
			if(timer3==STOP){
 80004f8:	4b0a      	ldr	r3, [pc, #40]	; (8000524 <fsm_p+0xb8>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d109      	bne.n	8000514 <fsm_p+0xa8>
				status4=INIT;
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <fsm_p+0xb0>)
 8000502:	4a07      	ldr	r2, [pc, #28]	; (8000520 <fsm_p+0xb4>)
 8000504:	601a      	str	r2, [r3, #0]
			break;
 8000506:	e005      	b.n	8000514 <fsm_p+0xa8>
			break;
 8000508:	bf00      	nop
 800050a:	e004      	b.n	8000516 <fsm_p+0xaa>
			break;
 800050c:	bf00      	nop
 800050e:	e002      	b.n	8000516 <fsm_p+0xaa>
			break;
 8000510:	bf00      	nop
 8000512:	e000      	b.n	8000516 <fsm_p+0xaa>
			break;
 8000514:	bf00      	nop
	}
}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000008 	.word	0x20000008
 8000520:	01605b22 	.word	0x01605b22
 8000524:	200000cc 	.word	0x200000cc
 8000528:	20000010 	.word	0x20000010
 800052c:	51eb851f 	.word	0x51eb851f
 8000530:	200000e4 	.word	0x200000e4

08000534 <fsm_automatic_run3>:
void fsm_automatic_run3(){
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
	switch (status3	) {
 8000538:	4b90      	ldr	r3, [pc, #576]	; (800077c <fsm_automatic_run3+0x248>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a90      	ldr	r2, [pc, #576]	; (8000780 <fsm_automatic_run3+0x24c>)
 800053e:	4293      	cmp	r3, r2
 8000540:	f000 8103 	beq.w	800074a <fsm_automatic_run3+0x216>
 8000544:	4a8e      	ldr	r2, [pc, #568]	; (8000780 <fsm_automatic_run3+0x24c>)
 8000546:	4293      	cmp	r3, r2
 8000548:	f300 833f 	bgt.w	8000bca <fsm_automatic_run3+0x696>
 800054c:	2b17      	cmp	r3, #23
 800054e:	dc23      	bgt.n	8000598 <fsm_automatic_run3+0x64>
 8000550:	2b0b      	cmp	r3, #11
 8000552:	f2c0 833a 	blt.w	8000bca <fsm_automatic_run3+0x696>
 8000556:	3b0b      	subs	r3, #11
 8000558:	2b0c      	cmp	r3, #12
 800055a:	f200 8336 	bhi.w	8000bca <fsm_automatic_run3+0x696>
 800055e:	a201      	add	r2, pc, #4	; (adr r2, 8000564 <fsm_automatic_run3+0x30>)
 8000560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000564:	080007b5 	.word	0x080007b5
 8000568:	08000899 	.word	0x08000899
 800056c:	0800097d 	.word	0x0800097d
 8000570:	08000bcb 	.word	0x08000bcb
 8000574:	08000bcb 	.word	0x08000bcb
 8000578:	08000bcb 	.word	0x08000bcb
 800057c:	08000bcb 	.word	0x08000bcb
 8000580:	08000bcb 	.word	0x08000bcb
 8000584:	08000bcb 	.word	0x08000bcb
 8000588:	08000bcb 	.word	0x08000bcb
 800058c:	08000a6d 	.word	0x08000a6d
 8000590:	08000adb 	.word	0x08000adb
 8000594:	08000b53 	.word	0x08000b53
 8000598:	2b64      	cmp	r3, #100	; 0x64
 800059a:	f040 8316 	bne.w	8000bca <fsm_automatic_run3+0x696>
		case RUNNING:
			if( timer0_flag == 1) {
 800059e:	4b79      	ldr	r3, [pc, #484]	; (8000784 <fsm_automatic_run3+0x250>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b01      	cmp	r3, #1
 80005a4:	d12d      	bne.n	8000602 <fsm_automatic_run3+0xce>
//				Pri
				Print_Time1(timer);
 80005a6:	4b78      	ldr	r3, [pc, #480]	; (8000788 <fsm_automatic_run3+0x254>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 fc5c 	bl	8000e68 <Print_Time1>
				Print_Time2(timer2);
 80005b0:	4b76      	ldr	r3, [pc, #472]	; (800078c <fsm_automatic_run3+0x258>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 fc75 	bl	8000ea4 <Print_Time2>
				timer--;
 80005ba:	4b73      	ldr	r3, [pc, #460]	; (8000788 <fsm_automatic_run3+0x254>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	3b01      	subs	r3, #1
 80005c0:	4a71      	ldr	r2, [pc, #452]	; (8000788 <fsm_automatic_run3+0x254>)
 80005c2:	6013      	str	r3, [r2, #0]
				timer2--;
 80005c4:	4b71      	ldr	r3, [pc, #452]	; (800078c <fsm_automatic_run3+0x258>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	3b01      	subs	r3, #1
 80005ca:	4a70      	ldr	r2, [pc, #448]	; (800078c <fsm_automatic_run3+0x258>)
 80005cc:	6013      	str	r3, [r2, #0]
				if(status4==P_RED||status4==P_GREEN){
 80005ce:	4b70      	ldr	r3, [pc, #448]	; (8000790 <fsm_automatic_run3+0x25c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2b1f      	cmp	r3, #31
 80005d4:	d003      	beq.n	80005de <fsm_automatic_run3+0xaa>
 80005d6:	4b6e      	ldr	r3, [pc, #440]	; (8000790 <fsm_automatic_run3+0x25c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2b20      	cmp	r3, #32
 80005dc:	d10e      	bne.n	80005fc <fsm_automatic_run3+0xc8>
					Print_Mode(status4);
 80005de:	4b6c      	ldr	r3, [pc, #432]	; (8000790 <fsm_automatic_run3+0x25c>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 fc04 	bl	8000df0 <Print_Mode>
					Print_TimeOut(timer3);
 80005e8:	4b6a      	ldr	r3, [pc, #424]	; (8000794 <fsm_automatic_run3+0x260>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 fbe1 	bl	8000db4 <Print_TimeOut>
					timer3--;
 80005f2:	4b68      	ldr	r3, [pc, #416]	; (8000794 <fsm_automatic_run3+0x260>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	3b01      	subs	r3, #1
 80005f8:	4a66      	ldr	r2, [pc, #408]	; (8000794 <fsm_automatic_run3+0x260>)
 80005fa:	6013      	str	r3, [r2, #0]
				}
				setTimer0 (OneSec);
 80005fc:	2064      	movs	r0, #100	; 0x64
 80005fe:	f001 f9fd 	bl	80019fc <setTimer0>
//					Print_HELLO();
				}
			if(button_flag[0]==1){
 8000602:	4b65      	ldr	r3, [pc, #404]	; (8000798 <fsm_automatic_run3+0x264>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d128      	bne.n	800065c <fsm_automatic_run3+0x128>
				button_flag[0]=0;
 800060a:	4b63      	ldr	r3, [pc, #396]	; (8000798 <fsm_automatic_run3+0x264>)
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
				status1=Waiting;
 8000610:	4b62      	ldr	r3, [pc, #392]	; (800079c <fsm_automatic_run3+0x268>)
 8000612:	2263      	movs	r2, #99	; 0x63
 8000614:	601a      	str	r2, [r3, #0]
				status2=Waiting;
 8000616:	4b62      	ldr	r3, [pc, #392]	; (80007a0 <fsm_automatic_run3+0x26c>)
 8000618:	2263      	movs	r2, #99	; 0x63
 800061a:	601a      	str	r2, [r3, #0]
				status4=Waiting;
 800061c:	4b5c      	ldr	r3, [pc, #368]	; (8000790 <fsm_automatic_run3+0x25c>)
 800061e:	2263      	movs	r2, #99	; 0x63
 8000620:	601a      	str	r2, [r3, #0]
				status3=MAN_RED;
 8000622:	4b56      	ldr	r3, [pc, #344]	; (800077c <fsm_automatic_run3+0x248>)
 8000624:	220b      	movs	r2, #11
 8000626:	601a      	str	r2, [r3, #0]
				setTimer0(OneSec);
 8000628:	2064      	movs	r0, #100	; 0x64
 800062a:	f001 f9e7 	bl	80019fc <setTimer0>
				timer = MAN_RED;
 800062e:	4b56      	ldr	r3, [pc, #344]	; (8000788 <fsm_automatic_run3+0x254>)
 8000630:	220b      	movs	r2, #11
 8000632:	601a      	str	r2, [r3, #0]
				timer2=RED_TIME/OneSec;
 8000634:	4b5b      	ldr	r3, [pc, #364]	; (80007a4 <fsm_automatic_run3+0x270>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a5b      	ldr	r2, [pc, #364]	; (80007a8 <fsm_automatic_run3+0x274>)
 800063a:	fb82 1203 	smull	r1, r2, r2, r3
 800063e:	1152      	asrs	r2, r2, #5
 8000640:	17db      	asrs	r3, r3, #31
 8000642:	1ad3      	subs	r3, r2, r3
 8000644:	4a51      	ldr	r2, [pc, #324]	; (800078c <fsm_automatic_run3+0x258>)
 8000646:	6013      	str	r3, [r2, #0]
//				setTimerOut1(TIME_OUT);
				timer3= TIME_OUT/OneSec;
 8000648:	4b58      	ldr	r3, [pc, #352]	; (80007ac <fsm_automatic_run3+0x278>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a56      	ldr	r2, [pc, #344]	; (80007a8 <fsm_automatic_run3+0x274>)
 800064e:	fb82 1203 	smull	r1, r2, r2, r3
 8000652:	1152      	asrs	r2, r2, #5
 8000654:	17db      	asrs	r3, r3, #31
 8000656:	1ad3      	subs	r3, r2, r3
 8000658:	4a4e      	ldr	r2, [pc, #312]	; (8000794 <fsm_automatic_run3+0x260>)
 800065a:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[1]==1)
 800065c:	4b4e      	ldr	r3, [pc, #312]	; (8000798 <fsm_automatic_run3+0x264>)
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d132      	bne.n	80006ca <fsm_automatic_run3+0x196>
			{
				button_flag[1] = 0;
 8000664:	4b4c      	ldr	r3, [pc, #304]	; (8000798 <fsm_automatic_run3+0x264>)
 8000666:	2200      	movs	r2, #0
 8000668:	605a      	str	r2, [r3, #4]
				Print_HELLO();
 800066a:	f000 fb8b 	bl	8000d84 <Print_HELLO>
//				HAL_GPIO_WritePin(GPIOB,ledpa_Pin, GPIO_PIN_RESET);
//				HAL_GPIO_WritePin(GPIOA,ledpb_Pin, GPIO_PIN_SET);
				switch (status1) {
 800066e:	4b4b      	ldr	r3, [pc, #300]	; (800079c <fsm_automatic_run3+0x268>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	2b03      	cmp	r3, #3
 8000674:	d00a      	beq.n	800068c <fsm_automatic_run3+0x158>
 8000676:	2b03      	cmp	r3, #3
 8000678:	dc10      	bgt.n	800069c <fsm_automatic_run3+0x168>
 800067a:	2b01      	cmp	r3, #1
 800067c:	d002      	beq.n	8000684 <fsm_automatic_run3+0x150>
 800067e:	2b02      	cmp	r3, #2
 8000680:	d008      	beq.n	8000694 <fsm_automatic_run3+0x160>
						break;
					case AUTO_GREEN:
						status3 = HAND_YELLOW;
						break;
					default:
						break;
 8000682:	e00b      	b.n	800069c <fsm_automatic_run3+0x168>
						status3 = HAND_GREEN;
 8000684:	4b3d      	ldr	r3, [pc, #244]	; (800077c <fsm_automatic_run3+0x248>)
 8000686:	2216      	movs	r2, #22
 8000688:	601a      	str	r2, [r3, #0]
						break;
 800068a:	e008      	b.n	800069e <fsm_automatic_run3+0x16a>
						status3 = HAND_RED;
 800068c:	4b3b      	ldr	r3, [pc, #236]	; (800077c <fsm_automatic_run3+0x248>)
 800068e:	2215      	movs	r2, #21
 8000690:	601a      	str	r2, [r3, #0]
						break;
 8000692:	e004      	b.n	800069e <fsm_automatic_run3+0x16a>
						status3 = HAND_YELLOW;
 8000694:	4b39      	ldr	r3, [pc, #228]	; (800077c <fsm_automatic_run3+0x248>)
 8000696:	2217      	movs	r2, #23
 8000698:	601a      	str	r2, [r3, #0]
						break;
 800069a:	e000      	b.n	800069e <fsm_automatic_run3+0x16a>
						break;
 800069c:	bf00      	nop
				}
				setTimer0 (OneSec);
 800069e:	2064      	movs	r0, #100	; 0x64
 80006a0:	f001 f9ac 	bl	80019fc <setTimer0>
//				setTimerOut1(TIME_OUT);
				timer=TIME_OUT/OneSec;
 80006a4:	4b41      	ldr	r3, [pc, #260]	; (80007ac <fsm_automatic_run3+0x278>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a3f      	ldr	r2, [pc, #252]	; (80007a8 <fsm_automatic_run3+0x274>)
 80006aa:	fb82 1203 	smull	r1, r2, r2, r3
 80006ae:	1152      	asrs	r2, r2, #5
 80006b0:	17db      	asrs	r3, r3, #31
 80006b2:	1ad3      	subs	r3, r2, r3
 80006b4:	4a34      	ldr	r2, [pc, #208]	; (8000788 <fsm_automatic_run3+0x254>)
 80006b6:	6013      	str	r3, [r2, #0]
				status1 = Waiting;
 80006b8:	4b38      	ldr	r3, [pc, #224]	; (800079c <fsm_automatic_run3+0x268>)
 80006ba:	2263      	movs	r2, #99	; 0x63
 80006bc:	601a      	str	r2, [r3, #0]
				status2 = Waiting;
 80006be:	4b38      	ldr	r3, [pc, #224]	; (80007a0 <fsm_automatic_run3+0x26c>)
 80006c0:	2263      	movs	r2, #99	; 0x63
 80006c2:	601a      	str	r2, [r3, #0]
				status4 = Waiting;
 80006c4:	4b32      	ldr	r3, [pc, #200]	; (8000790 <fsm_automatic_run3+0x25c>)
 80006c6:	2263      	movs	r2, #99	; 0x63
 80006c8:	601a      	str	r2, [r3, #0]

			}
			if(button_flag[3]==1){
 80006ca:	4b33      	ldr	r3, [pc, #204]	; (8000798 <fsm_automatic_run3+0x264>)
 80006cc:	68db      	ldr	r3, [r3, #12]
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	f040 827d 	bne.w	8000bce <fsm_automatic_run3+0x69a>
				button_flag[3]=0;
 80006d4:	4b30      	ldr	r3, [pc, #192]	; (8000798 <fsm_automatic_run3+0x264>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
				if(status1== AUTO_RED){//oke
 80006da:	4b30      	ldr	r3, [pc, #192]	; (800079c <fsm_automatic_run3+0x268>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d109      	bne.n	80006f6 <fsm_automatic_run3+0x1c2>
					status4=P_GREEN;
 80006e2:	4b2b      	ldr	r3, [pc, #172]	; (8000790 <fsm_automatic_run3+0x25c>)
 80006e4:	2220      	movs	r2, #32
 80006e6:	601a      	str	r2, [r3, #0]
//					redP();
//					setTimerOut2(1000);
					setTimer3(OneSec);
 80006e8:	2064      	movs	r0, #100	; 0x64
 80006ea:	f001 f99b 	bl	8001a24 <setTimer3>
					timer3=timer;
 80006ee:	4b26      	ldr	r3, [pc, #152]	; (8000788 <fsm_automatic_run3+0x254>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a28      	ldr	r2, [pc, #160]	; (8000794 <fsm_automatic_run3+0x260>)
 80006f4:	6013      	str	r3, [r2, #0]
				}
				if(status1== AUTO_GREEN){//notoke
 80006f6:	4b29      	ldr	r3, [pc, #164]	; (800079c <fsm_automatic_run3+0x268>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	d112      	bne.n	8000724 <fsm_automatic_run3+0x1f0>
					status4=P_RED;
 80006fe:	4b24      	ldr	r3, [pc, #144]	; (8000790 <fsm_automatic_run3+0x25c>)
 8000700:	221f      	movs	r2, #31
 8000702:	601a      	str	r2, [r3, #0]
//					redP();
//					setTimerOut2(timer*100+YELLOW_TIME);
					setTimer3(OneSec);
 8000704:	2064      	movs	r0, #100	; 0x64
 8000706:	f001 f98d 	bl	8001a24 <setTimer3>
					timer3=timer+YELLOW_TIME/OneSec;
 800070a:	4b29      	ldr	r3, [pc, #164]	; (80007b0 <fsm_automatic_run3+0x27c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a26      	ldr	r2, [pc, #152]	; (80007a8 <fsm_automatic_run3+0x274>)
 8000710:	fb82 1203 	smull	r1, r2, r2, r3
 8000714:	1152      	asrs	r2, r2, #5
 8000716:	17db      	asrs	r3, r3, #31
 8000718:	1ad2      	subs	r2, r2, r3
 800071a:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <fsm_automatic_run3+0x254>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4413      	add	r3, r2
 8000720:	4a1c      	ldr	r2, [pc, #112]	; (8000794 <fsm_automatic_run3+0x260>)
 8000722:	6013      	str	r3, [r2, #0]
				}
				if(status1== AUTO_YELLOW){//notoke
 8000724:	4b1d      	ldr	r3, [pc, #116]	; (800079c <fsm_automatic_run3+0x268>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2b03      	cmp	r3, #3
 800072a:	d10b      	bne.n	8000744 <fsm_automatic_run3+0x210>
					status4=P_RED;
 800072c:	4b18      	ldr	r3, [pc, #96]	; (8000790 <fsm_automatic_run3+0x25c>)
 800072e:	221f      	movs	r2, #31
 8000730:	601a      	str	r2, [r3, #0]
					offP();
 8000732:	f7ff fd9f 	bl	8000274 <offP>
//					setTimer2(timer*100);
					setTimer3(OneSec);
 8000736:	2064      	movs	r0, #100	; 0x64
 8000738:	f001 f974 	bl	8001a24 <setTimer3>
					timer3=timer;
 800073c:	4b12      	ldr	r3, [pc, #72]	; (8000788 <fsm_automatic_run3+0x254>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a14      	ldr	r2, [pc, #80]	; (8000794 <fsm_automatic_run3+0x260>)
 8000742:	6013      	str	r3, [r2, #0]
				}
				Print_HELLO();
 8000744:	f000 fb1e 	bl	8000d84 <Print_HELLO>
			}
			break;
 8000748:	e241      	b.n	8000bce <fsm_automatic_run3+0x69a>

		case INIT:
			Print_Mode(INIT);
 800074a:	480d      	ldr	r0, [pc, #52]	; (8000780 <fsm_automatic_run3+0x24c>)
 800074c:	f000 fb50 	bl	8000df0 <Print_Mode>
			Print_ERROR();
 8000750:	f000 fbfa 	bl	8000f48 <Print_ERROR>
//			setTimerOut1(1);
			timer3=0;
 8000754:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <fsm_automatic_run3+0x260>)
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
			setTimer0(OneSec);
 800075a:	2064      	movs	r0, #100	; 0x64
 800075c:	f001 f94e 	bl	80019fc <setTimer0>
			status1=INIT;
 8000760:	4b0e      	ldr	r3, [pc, #56]	; (800079c <fsm_automatic_run3+0x268>)
 8000762:	4a07      	ldr	r2, [pc, #28]	; (8000780 <fsm_automatic_run3+0x24c>)
 8000764:	601a      	str	r2, [r3, #0]
			status2=INIT;
 8000766:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <fsm_automatic_run3+0x26c>)
 8000768:	4a05      	ldr	r2, [pc, #20]	; (8000780 <fsm_automatic_run3+0x24c>)
 800076a:	601a      	str	r2, [r3, #0]
			status4=INIT;
 800076c:	4b08      	ldr	r3, [pc, #32]	; (8000790 <fsm_automatic_run3+0x25c>)
 800076e:	4a04      	ldr	r2, [pc, #16]	; (8000780 <fsm_automatic_run3+0x24c>)
 8000770:	601a      	str	r2, [r3, #0]
			status3=RUNNING;
 8000772:	4b02      	ldr	r3, [pc, #8]	; (800077c <fsm_automatic_run3+0x248>)
 8000774:	2264      	movs	r2, #100	; 0x64
 8000776:	601a      	str	r2, [r3, #0]



			break;
 8000778:	e230      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
 800077a:	bf00      	nop
 800077c:	2000000c 	.word	0x2000000c
 8000780:	01605b22 	.word	0x01605b22
 8000784:	200000dc 	.word	0x200000dc
 8000788:	200000c4 	.word	0x200000c4
 800078c:	200000c8 	.word	0x200000c8
 8000790:	20000008 	.word	0x20000008
 8000794:	200000cc 	.word	0x200000cc
 8000798:	200000fc 	.word	0x200000fc
 800079c:	20000000 	.word	0x20000000
 80007a0:	20000004 	.word	0x20000004
 80007a4:	20000010 	.word	0x20000010
 80007a8:	51eb851f 	.word	0x51eb851f
 80007ac:	2000001c 	.word	0x2000001c
 80007b0:	20000018 	.word	0x20000018
		case MAN_RED:
			toogleRed();
 80007b4:	f7ff fcca 	bl	800014c <toogleRed>
			toogleRed1();
 80007b8:	f7ff fd04 	bl	80001c4 <toogleRed1>
			if( timer0_flag == 1) {
 80007bc:	4b9f      	ldr	r3, [pc, #636]	; (8000a3c <fsm_automatic_run3+0x508>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d116      	bne.n	80007f2 <fsm_automatic_run3+0x2be>
				Print_Mode(timer);
 80007c4:	4b9e      	ldr	r3, [pc, #632]	; (8000a40 <fsm_automatic_run3+0x50c>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f000 fb11 	bl	8000df0 <Print_Mode>
				Print_Time(timer2);
 80007ce:	4b9d      	ldr	r3, [pc, #628]	; (8000a44 <fsm_automatic_run3+0x510>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f000 fb2a 	bl	8000e2c <Print_Time>
				Print_TimeOut(timer3);
 80007d8:	4b9b      	ldr	r3, [pc, #620]	; (8000a48 <fsm_automatic_run3+0x514>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 fae9 	bl	8000db4 <Print_TimeOut>
				timer3--;
 80007e2:	4b99      	ldr	r3, [pc, #612]	; (8000a48 <fsm_automatic_run3+0x514>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	3b01      	subs	r3, #1
 80007e8:	4a97      	ldr	r2, [pc, #604]	; (8000a48 <fsm_automatic_run3+0x514>)
 80007ea:	6013      	str	r3, [r2, #0]
				setTimer0 (OneSec) ;
 80007ec:	2064      	movs	r0, #100	; 0x64
 80007ee:	f001 f905 	bl	80019fc <setTimer0>
				}
			if(timer2>99)timer2=0;
 80007f2:	4b94      	ldr	r3, [pc, #592]	; (8000a44 <fsm_automatic_run3+0x510>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	2b63      	cmp	r3, #99	; 0x63
 80007f8:	dd02      	ble.n	8000800 <fsm_automatic_run3+0x2cc>
 80007fa:	4b92      	ldr	r3, [pc, #584]	; (8000a44 <fsm_automatic_run3+0x510>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
			RED_TIME=timer2*100;
 8000800:	4b90      	ldr	r3, [pc, #576]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2264      	movs	r2, #100	; 0x64
 8000806:	fb02 f303 	mul.w	r3, r2, r3
 800080a:	4a90      	ldr	r2, [pc, #576]	; (8000a4c <fsm_automatic_run3+0x518>)
 800080c:	6013      	str	r3, [r2, #0]
			if(button_flag[0]==1){
 800080e:	4b90      	ldr	r3, [pc, #576]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b01      	cmp	r3, #1
 8000814:	d11f      	bne.n	8000856 <fsm_automatic_run3+0x322>
				button_flag[0]=0;
 8000816:	4b8e      	ldr	r3, [pc, #568]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
				timer2=GREEN_TIME/OneSec;
 800081c:	4b8d      	ldr	r3, [pc, #564]	; (8000a54 <fsm_automatic_run3+0x520>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a8d      	ldr	r2, [pc, #564]	; (8000a58 <fsm_automatic_run3+0x524>)
 8000822:	fb82 1203 	smull	r1, r2, r2, r3
 8000826:	1152      	asrs	r2, r2, #5
 8000828:	17db      	asrs	r3, r3, #31
 800082a:	1ad3      	subs	r3, r2, r3
 800082c:	4a85      	ldr	r2, [pc, #532]	; (8000a44 <fsm_automatic_run3+0x510>)
 800082e:	6013      	str	r3, [r2, #0]
				timer = MAN_GREEN;
 8000830:	4b83      	ldr	r3, [pc, #524]	; (8000a40 <fsm_automatic_run3+0x50c>)
 8000832:	220c      	movs	r2, #12
 8000834:	601a      	str	r2, [r3, #0]
				status3=MAN_GREEN;
 8000836:	4b89      	ldr	r3, [pc, #548]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000838:	220c      	movs	r2, #12
 800083a:	601a      	str	r2, [r3, #0]
				setTimer0 (OneSec);
 800083c:	2064      	movs	r0, #100	; 0x64
 800083e:	f001 f8dd 	bl	80019fc <setTimer0>
//				setTimerOut1(TIME_OUT);
				timer3= TIME_OUT/OneSec;
 8000842:	4b87      	ldr	r3, [pc, #540]	; (8000a60 <fsm_automatic_run3+0x52c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a84      	ldr	r2, [pc, #528]	; (8000a58 <fsm_automatic_run3+0x524>)
 8000848:	fb82 1203 	smull	r1, r2, r2, r3
 800084c:	1152      	asrs	r2, r2, #5
 800084e:	17db      	asrs	r3, r3, #31
 8000850:	1ad3      	subs	r3, r2, r3
 8000852:	4a7d      	ldr	r2, [pc, #500]	; (8000a48 <fsm_automatic_run3+0x514>)
 8000854:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[1]==1){
 8000856:	4b7e      	ldr	r3, [pc, #504]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d107      	bne.n	800086e <fsm_automatic_run3+0x33a>
				button_flag[1]=0;
 800085e:	4b7c      	ldr	r3, [pc, #496]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000860:	2200      	movs	r2, #0
 8000862:	605a      	str	r2, [r3, #4]
				timer2++;
 8000864:	4b77      	ldr	r3, [pc, #476]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	4a76      	ldr	r2, [pc, #472]	; (8000a44 <fsm_automatic_run3+0x510>)
 800086c:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[2]==1){
 800086e:	4b78      	ldr	r3, [pc, #480]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	2b01      	cmp	r3, #1
 8000874:	d107      	bne.n	8000886 <fsm_automatic_run3+0x352>
				button_flag[2]=0;
 8000876:	4b76      	ldr	r3, [pc, #472]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
				timer2--;
 800087c:	4b71      	ldr	r3, [pc, #452]	; (8000a44 <fsm_automatic_run3+0x510>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	3b01      	subs	r3, #1
 8000882:	4a70      	ldr	r2, [pc, #448]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000884:	6013      	str	r3, [r2, #0]
			}
			if(timer3==STOP){
 8000886:	4b70      	ldr	r3, [pc, #448]	; (8000a48 <fsm_automatic_run3+0x514>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	2b00      	cmp	r3, #0
 800088c:	f040 81a1 	bne.w	8000bd2 <fsm_automatic_run3+0x69e>
				status3=INIT;
 8000890:	4b72      	ldr	r3, [pc, #456]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000892:	4a74      	ldr	r2, [pc, #464]	; (8000a64 <fsm_automatic_run3+0x530>)
 8000894:	601a      	str	r2, [r3, #0]
			}
			break;
 8000896:	e19c      	b.n	8000bd2 <fsm_automatic_run3+0x69e>
		case MAN_GREEN:

			if( timer0_flag == 1) {
 8000898:	4b68      	ldr	r3, [pc, #416]	; (8000a3c <fsm_automatic_run3+0x508>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2b01      	cmp	r3, #1
 800089e:	d116      	bne.n	80008ce <fsm_automatic_run3+0x39a>
				Print_Mode(timer);
 80008a0:	4b67      	ldr	r3, [pc, #412]	; (8000a40 <fsm_automatic_run3+0x50c>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f000 faa3 	bl	8000df0 <Print_Mode>
				Print_Time(timer2);
 80008aa:	4b66      	ldr	r3, [pc, #408]	; (8000a44 <fsm_automatic_run3+0x510>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 fabc 	bl	8000e2c <Print_Time>
				Print_TimeOut(timer3);
 80008b4:	4b64      	ldr	r3, [pc, #400]	; (8000a48 <fsm_automatic_run3+0x514>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f000 fa7b 	bl	8000db4 <Print_TimeOut>
				timer3--;
 80008be:	4b62      	ldr	r3, [pc, #392]	; (8000a48 <fsm_automatic_run3+0x514>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	4a60      	ldr	r2, [pc, #384]	; (8000a48 <fsm_automatic_run3+0x514>)
 80008c6:	6013      	str	r3, [r2, #0]
				setTimer0 (OneSec) ;
 80008c8:	2064      	movs	r0, #100	; 0x64
 80008ca:	f001 f897 	bl	80019fc <setTimer0>
				}
			toogleGreen();
 80008ce:	f7ff fc51 	bl	8000174 <toogleGreen>
			toogleGreen1();
 80008d2:	f7ff fc87 	bl	80001e4 <toogleGreen1>
			if(timer2>99)timer2=0;
 80008d6:	4b5b      	ldr	r3, [pc, #364]	; (8000a44 <fsm_automatic_run3+0x510>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2b63      	cmp	r3, #99	; 0x63
 80008dc:	dd02      	ble.n	80008e4 <fsm_automatic_run3+0x3b0>
 80008de:	4b59      	ldr	r3, [pc, #356]	; (8000a44 <fsm_automatic_run3+0x510>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]

			GREEN_TIME=timer2*100;
 80008e4:	4b57      	ldr	r3, [pc, #348]	; (8000a44 <fsm_automatic_run3+0x510>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2264      	movs	r2, #100	; 0x64
 80008ea:	fb02 f303 	mul.w	r3, r2, r3
 80008ee:	4a59      	ldr	r2, [pc, #356]	; (8000a54 <fsm_automatic_run3+0x520>)
 80008f0:	6013      	str	r3, [r2, #0]
			if(button_flag[0]==1){
 80008f2:	4b57      	ldr	r3, [pc, #348]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d11f      	bne.n	800093a <fsm_automatic_run3+0x406>
				button_flag[0]=0;
 80008fa:	4b55      	ldr	r3, [pc, #340]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
				timer2=YELLOW_TIME/OneSec;
 8000900:	4b59      	ldr	r3, [pc, #356]	; (8000a68 <fsm_automatic_run3+0x534>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a54      	ldr	r2, [pc, #336]	; (8000a58 <fsm_automatic_run3+0x524>)
 8000906:	fb82 1203 	smull	r1, r2, r2, r3
 800090a:	1152      	asrs	r2, r2, #5
 800090c:	17db      	asrs	r3, r3, #31
 800090e:	1ad3      	subs	r3, r2, r3
 8000910:	4a4c      	ldr	r2, [pc, #304]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000912:	6013      	str	r3, [r2, #0]
				status3=MAN_YELLOW;
 8000914:	4b51      	ldr	r3, [pc, #324]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000916:	220d      	movs	r2, #13
 8000918:	601a      	str	r2, [r3, #0]
				timer = MAN_YELLOW;
 800091a:	4b49      	ldr	r3, [pc, #292]	; (8000a40 <fsm_automatic_run3+0x50c>)
 800091c:	220d      	movs	r2, #13
 800091e:	601a      	str	r2, [r3, #0]
				setTimer0(OneSec);
 8000920:	2064      	movs	r0, #100	; 0x64
 8000922:	f001 f86b 	bl	80019fc <setTimer0>
//				setTimerOut1(TIME_OUT);
				timer3= TIME_OUT/OneSec;
 8000926:	4b4e      	ldr	r3, [pc, #312]	; (8000a60 <fsm_automatic_run3+0x52c>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a4b      	ldr	r2, [pc, #300]	; (8000a58 <fsm_automatic_run3+0x524>)
 800092c:	fb82 1203 	smull	r1, r2, r2, r3
 8000930:	1152      	asrs	r2, r2, #5
 8000932:	17db      	asrs	r3, r3, #31
 8000934:	1ad3      	subs	r3, r2, r3
 8000936:	4a44      	ldr	r2, [pc, #272]	; (8000a48 <fsm_automatic_run3+0x514>)
 8000938:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[1]==1){
 800093a:	4b45      	ldr	r3, [pc, #276]	; (8000a50 <fsm_automatic_run3+0x51c>)
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d107      	bne.n	8000952 <fsm_automatic_run3+0x41e>
				button_flag[1]=0;
 8000942:	4b43      	ldr	r3, [pc, #268]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000944:	2200      	movs	r2, #0
 8000946:	605a      	str	r2, [r3, #4]
				timer2++;
 8000948:	4b3e      	ldr	r3, [pc, #248]	; (8000a44 <fsm_automatic_run3+0x510>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	3301      	adds	r3, #1
 800094e:	4a3d      	ldr	r2, [pc, #244]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000950:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[2]==1){
 8000952:	4b3f      	ldr	r3, [pc, #252]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000954:	689b      	ldr	r3, [r3, #8]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d107      	bne.n	800096a <fsm_automatic_run3+0x436>
				button_flag[2]=0;
 800095a:	4b3d      	ldr	r3, [pc, #244]	; (8000a50 <fsm_automatic_run3+0x51c>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
				timer2--;
 8000960:	4b38      	ldr	r3, [pc, #224]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	3b01      	subs	r3, #1
 8000966:	4a37      	ldr	r2, [pc, #220]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000968:	6013      	str	r3, [r2, #0]
			}
			if(timer3==STOP){
 800096a:	4b37      	ldr	r3, [pc, #220]	; (8000a48 <fsm_automatic_run3+0x514>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	f040 8131 	bne.w	8000bd6 <fsm_automatic_run3+0x6a2>
				status3=INIT;
 8000974:	4b39      	ldr	r3, [pc, #228]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000976:	4a3b      	ldr	r2, [pc, #236]	; (8000a64 <fsm_automatic_run3+0x530>)
 8000978:	601a      	str	r2, [r3, #0]
			}

			break;
 800097a:	e12c      	b.n	8000bd6 <fsm_automatic_run3+0x6a2>
		case MAN_YELLOW:
			if( timer0_flag == 1) {
 800097c:	4b2f      	ldr	r3, [pc, #188]	; (8000a3c <fsm_automatic_run3+0x508>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d116      	bne.n	80009b2 <fsm_automatic_run3+0x47e>
				Print_Mode(timer);
 8000984:	4b2e      	ldr	r3, [pc, #184]	; (8000a40 <fsm_automatic_run3+0x50c>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 fa31 	bl	8000df0 <Print_Mode>
				Print_Time(timer2);
 800098e:	4b2d      	ldr	r3, [pc, #180]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4618      	mov	r0, r3
 8000994:	f000 fa4a 	bl	8000e2c <Print_Time>
				Print_TimeOut(timer3);
 8000998:	4b2b      	ldr	r3, [pc, #172]	; (8000a48 <fsm_automatic_run3+0x514>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4618      	mov	r0, r3
 800099e:	f000 fa09 	bl	8000db4 <Print_TimeOut>
				setTimer0 (OneSec) ;
 80009a2:	2064      	movs	r0, #100	; 0x64
 80009a4:	f001 f82a 	bl	80019fc <setTimer0>
				timer3--;
 80009a8:	4b27      	ldr	r3, [pc, #156]	; (8000a48 <fsm_automatic_run3+0x514>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	3b01      	subs	r3, #1
 80009ae:	4a26      	ldr	r2, [pc, #152]	; (8000a48 <fsm_automatic_run3+0x514>)
 80009b0:	6013      	str	r3, [r2, #0]
				}
			toogleYellow();
 80009b2:	f7ff fbf3 	bl	800019c <toogleYellow>
			toogleYellow1();
 80009b6:	f7ff fc25 	bl	8000204 <toogleYellow1>
			if(timer2>99)timer2=3;
 80009ba:	4b22      	ldr	r3, [pc, #136]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2b63      	cmp	r3, #99	; 0x63
 80009c0:	dd02      	ble.n	80009c8 <fsm_automatic_run3+0x494>
 80009c2:	4b20      	ldr	r3, [pc, #128]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009c4:	2203      	movs	r2, #3
 80009c6:	601a      	str	r2, [r3, #0]
			if(timer2<3)timer2=3;
 80009c8:	4b1e      	ldr	r3, [pc, #120]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b02      	cmp	r3, #2
 80009ce:	dc02      	bgt.n	80009d6 <fsm_automatic_run3+0x4a2>
 80009d0:	4b1c      	ldr	r3, [pc, #112]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009d2:	2203      	movs	r2, #3
 80009d4:	601a      	str	r2, [r3, #0]
			YELLOW_TIME=timer2*100;
 80009d6:	4b1b      	ldr	r3, [pc, #108]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2264      	movs	r2, #100	; 0x64
 80009dc:	fb02 f303 	mul.w	r3, r2, r3
 80009e0:	4a21      	ldr	r2, [pc, #132]	; (8000a68 <fsm_automatic_run3+0x534>)
 80009e2:	6013      	str	r3, [r2, #0]
			if(button_flag[0]==1){
 80009e4:	4b1a      	ldr	r3, [pc, #104]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d105      	bne.n	80009f8 <fsm_automatic_run3+0x4c4>
				button_flag[0]=0;
 80009ec:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
				status3=INIT;
 80009f2:	4b1a      	ldr	r3, [pc, #104]	; (8000a5c <fsm_automatic_run3+0x528>)
 80009f4:	4a1b      	ldr	r2, [pc, #108]	; (8000a64 <fsm_automatic_run3+0x530>)
 80009f6:	601a      	str	r2, [r3, #0]
			}
			if(button_flag[1]==1){
 80009f8:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d107      	bne.n	8000a10 <fsm_automatic_run3+0x4dc>
				button_flag[1]=0;
 8000a00:	4b13      	ldr	r3, [pc, #76]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	605a      	str	r2, [r3, #4]
				timer2++;
 8000a06:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	4a0d      	ldr	r2, [pc, #52]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000a0e:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[2]==1){
 8000a10:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000a12:	689b      	ldr	r3, [r3, #8]
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d107      	bne.n	8000a28 <fsm_automatic_run3+0x4f4>
				button_flag[2]=0;
 8000a18:	4b0d      	ldr	r3, [pc, #52]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
				timer2--;
 8000a1e:	4b09      	ldr	r3, [pc, #36]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	3b01      	subs	r3, #1
 8000a24:	4a07      	ldr	r2, [pc, #28]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000a26:	6013      	str	r3, [r2, #0]
			}
			if(timer3==STOP){
 8000a28:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <fsm_automatic_run3+0x514>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	f040 80d4 	bne.w	8000bda <fsm_automatic_run3+0x6a6>
				status3=INIT;
 8000a32:	4b0a      	ldr	r3, [pc, #40]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000a34:	4a0b      	ldr	r2, [pc, #44]	; (8000a64 <fsm_automatic_run3+0x530>)
 8000a36:	601a      	str	r2, [r3, #0]
			}
			break;
 8000a38:	e0cf      	b.n	8000bda <fsm_automatic_run3+0x6a6>
 8000a3a:	bf00      	nop
 8000a3c:	200000dc 	.word	0x200000dc
 8000a40:	200000c4 	.word	0x200000c4
 8000a44:	200000c8 	.word	0x200000c8
 8000a48:	200000cc 	.word	0x200000cc
 8000a4c:	20000010 	.word	0x20000010
 8000a50:	200000fc 	.word	0x200000fc
 8000a54:	20000014 	.word	0x20000014
 8000a58:	51eb851f 	.word	0x51eb851f
 8000a5c:	2000000c 	.word	0x2000000c
 8000a60:	2000001c 	.word	0x2000001c
 8000a64:	01605b22 	.word	0x01605b22
 8000a68:	20000018 	.word	0x20000018
		case HAND_RED:
			if(timer0_flag == 1) {
 8000a6c:	4b5c      	ldr	r3, [pc, #368]	; (8000be0 <fsm_automatic_run3+0x6ac>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d10f      	bne.n	8000a94 <fsm_automatic_run3+0x560>
				timer--;
 8000a74:	4b5b      	ldr	r3, [pc, #364]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	3b01      	subs	r3, #1
 8000a7a:	4a5a      	ldr	r2, [pc, #360]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000a7c:	6013      	str	r3, [r2, #0]
				Print_Mode(HAND_RED);
 8000a7e:	2015      	movs	r0, #21
 8000a80:	f000 f9b6 	bl	8000df0 <Print_Mode>
				Print_TimeOut(timer);
 8000a84:	4b57      	ldr	r3, [pc, #348]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f000 f993 	bl	8000db4 <Print_TimeOut>
				setTimer0 (OneSec) ;
 8000a8e:	2064      	movs	r0, #100	; 0x64
 8000a90:	f000 ffb4 	bl	80019fc <setTimer0>
			}

			if(button_flag[1]==1){
 8000a94:	4b54      	ldr	r3, [pc, #336]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d112      	bne.n	8000ac2 <fsm_automatic_run3+0x58e>
				button_flag[1]=0;
 8000a9c:	4b52      	ldr	r3, [pc, #328]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	605a      	str	r2, [r3, #4]
				status3=HAND_GREEN;
 8000aa2:	4b52      	ldr	r3, [pc, #328]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000aa4:	2216      	movs	r2, #22
 8000aa6:	601a      	str	r2, [r3, #0]
				setTimer0 (OneSec);
 8000aa8:	2064      	movs	r0, #100	; 0x64
 8000aaa:	f000 ffa7 	bl	80019fc <setTimer0>
//				setTimerOut1(TIME_OUT);
				timer=TIME_OUT/OneSec;
 8000aae:	4b50      	ldr	r3, [pc, #320]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a50      	ldr	r2, [pc, #320]	; (8000bf4 <fsm_automatic_run3+0x6c0>)
 8000ab4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ab8:	1152      	asrs	r2, r2, #5
 8000aba:	17db      	asrs	r3, r3, #31
 8000abc:	1ad3      	subs	r3, r2, r3
 8000abe:	4a49      	ldr	r2, [pc, #292]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000ac0:	6013      	str	r3, [r2, #0]
			}
			if(timer==STOP){
 8000ac2:	4b48      	ldr	r3, [pc, #288]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d102      	bne.n	8000ad0 <fsm_automatic_run3+0x59c>
				status3=INIT;
 8000aca:	4b48      	ldr	r3, [pc, #288]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000acc:	4a4a      	ldr	r2, [pc, #296]	; (8000bf8 <fsm_automatic_run3+0x6c4>)
 8000ace:	601a      	str	r2, [r3, #0]
			}
			 toogleGreen1();
 8000ad0:	f7ff fb88 	bl	80001e4 <toogleGreen1>
			 toogleRed();
 8000ad4:	f7ff fb3a 	bl	800014c <toogleRed>
			break;
 8000ad8:	e080      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
		case HAND_GREEN:

			if(timer0_flag == 1) {
 8000ada:	4b41      	ldr	r3, [pc, #260]	; (8000be0 <fsm_automatic_run3+0x6ac>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d10f      	bne.n	8000b02 <fsm_automatic_run3+0x5ce>
				timer--;
 8000ae2:	4b40      	ldr	r3, [pc, #256]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	4a3e      	ldr	r2, [pc, #248]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000aea:	6013      	str	r3, [r2, #0]
				Print_Mode(HAND_GREEN);
 8000aec:	2016      	movs	r0, #22
 8000aee:	f000 f97f 	bl	8000df0 <Print_Mode>
				Print_TimeOut(timer);
 8000af2:	4b3c      	ldr	r3, [pc, #240]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f000 f95c 	bl	8000db4 <Print_TimeOut>
				setTimer0 (OneSec) ;
 8000afc:	2064      	movs	r0, #100	; 0x64
 8000afe:	f000 ff7d 	bl	80019fc <setTimer0>
				}

			if(button_flag[1]==1){
 8000b02:	4b39      	ldr	r3, [pc, #228]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d117      	bne.n	8000b3a <fsm_automatic_run3+0x606>
				button_flag[1]=0;
 8000b0a:	4b37      	ldr	r3, [pc, #220]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	605a      	str	r2, [r3, #4]
				status3=HAND_YELLOW;
 8000b10:	4b36      	ldr	r3, [pc, #216]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000b12:	2217      	movs	r2, #23
 8000b14:	601a      	str	r2, [r3, #0]
				setTimer0 (OneSec);
 8000b16:	2064      	movs	r0, #100	; 0x64
 8000b18:	f000 ff70 	bl	80019fc <setTimer0>
				setTimerOut1(TIME_OUT);
 8000b1c:	4b34      	ldr	r3, [pc, #208]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f000 ff93 	bl	8001a4c <setTimerOut1>
				timer=TIME_OUT/OneSec;
 8000b26:	4b32      	ldr	r3, [pc, #200]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a32      	ldr	r2, [pc, #200]	; (8000bf4 <fsm_automatic_run3+0x6c0>)
 8000b2c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b30:	1152      	asrs	r2, r2, #5
 8000b32:	17db      	asrs	r3, r3, #31
 8000b34:	1ad3      	subs	r3, r2, r3
 8000b36:	4a2b      	ldr	r2, [pc, #172]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b38:	6013      	str	r3, [r2, #0]
			}
			if(timer==STOP){
 8000b3a:	4b2a      	ldr	r3, [pc, #168]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d102      	bne.n	8000b48 <fsm_automatic_run3+0x614>
				status3=INIT;
 8000b42:	4b2a      	ldr	r3, [pc, #168]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000b44:	4a2c      	ldr	r2, [pc, #176]	; (8000bf8 <fsm_automatic_run3+0x6c4>)
 8000b46:	601a      	str	r2, [r3, #0]
			}
			toogleRed1();
 8000b48:	f7ff fb3c 	bl	80001c4 <toogleRed1>
			toogleGreen();
 8000b4c:	f7ff fb12 	bl	8000174 <toogleGreen>
			break;
 8000b50:	e044      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
		case HAND_YELLOW:
			if(timer0_flag == 1) {
 8000b52:	4b23      	ldr	r3, [pc, #140]	; (8000be0 <fsm_automatic_run3+0x6ac>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d10f      	bne.n	8000b7a <fsm_automatic_run3+0x646>
				timer--;
 8000b5a:	4b22      	ldr	r3, [pc, #136]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	4a20      	ldr	r2, [pc, #128]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b62:	6013      	str	r3, [r2, #0]
				Print_Mode(HAND_YELLOW);
 8000b64:	2017      	movs	r0, #23
 8000b66:	f000 f943 	bl	8000df0 <Print_Mode>
				Print_TimeOut(timer);
 8000b6a:	4b1e      	ldr	r3, [pc, #120]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 f920 	bl	8000db4 <Print_TimeOut>
				setTimer0 (OneSec) ;
 8000b74:	2064      	movs	r0, #100	; 0x64
 8000b76:	f000 ff41 	bl	80019fc <setTimer0>
				}
			if(button_flag[1]==1){
 8000b7a:	4b1b      	ldr	r3, [pc, #108]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d117      	bne.n	8000bb2 <fsm_automatic_run3+0x67e>
				button_flag[1]=0;
 8000b82:	4b19      	ldr	r3, [pc, #100]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	605a      	str	r2, [r3, #4]
				status3=HAND_RED;
 8000b88:	4b18      	ldr	r3, [pc, #96]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000b8a:	2215      	movs	r2, #21
 8000b8c:	601a      	str	r2, [r3, #0]
				setTimer0 (OneSec);
 8000b8e:	2064      	movs	r0, #100	; 0x64
 8000b90:	f000 ff34 	bl	80019fc <setTimer0>
				setTimerOut1(TIME_OUT);
 8000b94:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f000 ff57 	bl	8001a4c <setTimerOut1>
				timer=TIME_OUT/OneSec;
 8000b9e:	4b14      	ldr	r3, [pc, #80]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a14      	ldr	r2, [pc, #80]	; (8000bf4 <fsm_automatic_run3+0x6c0>)
 8000ba4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ba8:	1152      	asrs	r2, r2, #5
 8000baa:	17db      	asrs	r3, r3, #31
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	4a0d      	ldr	r2, [pc, #52]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000bb0:	6013      	str	r3, [r2, #0]
			}
			if(timer==STOP){
 8000bb2:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d102      	bne.n	8000bc0 <fsm_automatic_run3+0x68c>
				status3=INIT;
 8000bba:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000bbc:	4a0e      	ldr	r2, [pc, #56]	; (8000bf8 <fsm_automatic_run3+0x6c4>)
 8000bbe:	601a      	str	r2, [r3, #0]
			}
			toogleRed1();
 8000bc0:	f7ff fb00 	bl	80001c4 <toogleRed1>
			toogleYellow();
 8000bc4:	f7ff faea 	bl	800019c <toogleYellow>
			break;
 8000bc8:	e008      	b.n	8000bdc <fsm_automatic_run3+0x6a8>

		default:
			break;
 8000bca:	bf00      	nop
 8000bcc:	e006      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
			break;
 8000bce:	bf00      	nop
 8000bd0:	e004      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
			break;
 8000bd2:	bf00      	nop
 8000bd4:	e002      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
			break;
 8000bd6:	bf00      	nop
 8000bd8:	e000      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
			break;
 8000bda:	bf00      	nop
	}
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	200000dc 	.word	0x200000dc
 8000be4:	200000c4 	.word	0x200000c4
 8000be8:	200000fc 	.word	0x200000fc
 8000bec:	2000000c 	.word	0x2000000c
 8000bf0:	2000001c 	.word	0x2000001c
 8000bf4:	51eb851f 	.word	0x51eb851f
 8000bf8:	01605b22 	.word	0x01605b22

08000bfc <subkeyProcess>:

//unsigned char is_button_pressed_1s()


void subkeyProcess(unsigned char i)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
	button_flag[i] = 1;
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <subkeyProcess+0x20>)
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bc80      	pop	{r7}
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	200000fc 	.word	0x200000fc

08000c20 <button_reading>:
void button_reading()
{
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
	for(unsigned char i = 0; i < NO_OF_BUTTONS; i++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	71fb      	strb	r3, [r7, #7]
 8000c2a:	e093      	b.n	8000d54 <button_reading+0x134>
	{
		debounceButtonBuffer0[i] = debounceButtonBuffer1[i];
 8000c2c:	79fa      	ldrb	r2, [r7, #7]
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	494d      	ldr	r1, [pc, #308]	; (8000d68 <button_reading+0x148>)
 8000c32:	5c89      	ldrb	r1, [r1, r2]
 8000c34:	4a4d      	ldr	r2, [pc, #308]	; (8000d6c <button_reading+0x14c>)
 8000c36:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = debounceButtonBuffer2[i];
 8000c38:	79fa      	ldrb	r2, [r7, #7]
 8000c3a:	79fb      	ldrb	r3, [r7, #7]
 8000c3c:	494c      	ldr	r1, [pc, #304]	; (8000d70 <button_reading+0x150>)
 8000c3e:	5c89      	ldrb	r1, [r1, r2]
 8000c40:	4a49      	ldr	r2, [pc, #292]	; (8000d68 <button_reading+0x148>)
 8000c42:	54d1      	strb	r1, [r2, r3]
		switch (i)
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	2b03      	cmp	r3, #3
 8000c48:	d832      	bhi.n	8000cb0 <button_reading+0x90>
 8000c4a:	a201      	add	r2, pc, #4	; (adr r2, 8000c50 <button_reading+0x30>)
 8000c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c50:	08000c61 	.word	0x08000c61
 8000c54:	08000c75 	.word	0x08000c75
 8000c58:	08000c89 	.word	0x08000c89
 8000c5c:	08000c9d 	.word	0x08000c9d
		{
			case 0:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_1_GPIO_Port, button_1_Pin);
 8000c60:	79fc      	ldrb	r4, [r7, #7]
 8000c62:	2102      	movs	r1, #2
 8000c64:	4843      	ldr	r0, [pc, #268]	; (8000d74 <button_reading+0x154>)
 8000c66:	f001 fa53 	bl	8002110 <HAL_GPIO_ReadPin>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4b40      	ldr	r3, [pc, #256]	; (8000d70 <button_reading+0x150>)
 8000c70:	551a      	strb	r2, [r3, r4]
				break;
 8000c72:	e022      	b.n	8000cba <button_reading+0x9a>
			case 1:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_2_GPIO_Port, button_2_Pin);
 8000c74:	79fc      	ldrb	r4, [r7, #7]
 8000c76:	2110      	movs	r1, #16
 8000c78:	483e      	ldr	r0, [pc, #248]	; (8000d74 <button_reading+0x154>)
 8000c7a:	f001 fa49 	bl	8002110 <HAL_GPIO_ReadPin>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	461a      	mov	r2, r3
 8000c82:	4b3b      	ldr	r3, [pc, #236]	; (8000d70 <button_reading+0x150>)
 8000c84:	551a      	strb	r2, [r3, r4]
				break;
 8000c86:	e018      	b.n	8000cba <button_reading+0x9a>
			case 2:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_3_GPIO_Port, button_3_Pin);
 8000c88:	79fc      	ldrb	r4, [r7, #7]
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	483a      	ldr	r0, [pc, #232]	; (8000d78 <button_reading+0x158>)
 8000c8e:	f001 fa3f 	bl	8002110 <HAL_GPIO_ReadPin>
 8000c92:	4603      	mov	r3, r0
 8000c94:	461a      	mov	r2, r3
 8000c96:	4b36      	ldr	r3, [pc, #216]	; (8000d70 <button_reading+0x150>)
 8000c98:	551a      	strb	r2, [r3, r4]
				break;
 8000c9a:	e00e      	b.n	8000cba <button_reading+0x9a>
			case 3:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_p_GPIO_Port, button_p_Pin);
 8000c9c:	79fc      	ldrb	r4, [r7, #7]
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	4834      	ldr	r0, [pc, #208]	; (8000d74 <button_reading+0x154>)
 8000ca2:	f001 fa35 	bl	8002110 <HAL_GPIO_ReadPin>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b31      	ldr	r3, [pc, #196]	; (8000d70 <button_reading+0x150>)
 8000cac:	551a      	strb	r2, [r3, r4]
				break;
 8000cae:	e004      	b.n	8000cba <button_reading+0x9a>
			default:
				debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	4a2f      	ldr	r2, [pc, #188]	; (8000d70 <button_reading+0x150>)
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	54d1      	strb	r1, [r2, r3]
				break;
 8000cb8:	bf00      	nop
		}
		if((debounceButtonBuffer0[i] == debounceButtonBuffer1[i]) && (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]))
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	4a2b      	ldr	r2, [pc, #172]	; (8000d6c <button_reading+0x14c>)
 8000cbe:	5cd2      	ldrb	r2, [r2, r3]
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	4929      	ldr	r1, [pc, #164]	; (8000d68 <button_reading+0x148>)
 8000cc4:	5ccb      	ldrb	r3, [r1, r3]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d141      	bne.n	8000d4e <button_reading+0x12e>
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	4a26      	ldr	r2, [pc, #152]	; (8000d68 <button_reading+0x148>)
 8000cce:	5cd2      	ldrb	r2, [r2, r3]
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	4927      	ldr	r1, [pc, #156]	; (8000d70 <button_reading+0x150>)
 8000cd4:	5ccb      	ldrb	r3, [r1, r3]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d139      	bne.n	8000d4e <button_reading+0x12e>
		{
			if(buttonBuffer[i] != debounceButtonBuffer2[i])
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	4a27      	ldr	r2, [pc, #156]	; (8000d7c <button_reading+0x15c>)
 8000cde:	5cd2      	ldrb	r2, [r2, r3]
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	4923      	ldr	r1, [pc, #140]	; (8000d70 <button_reading+0x150>)
 8000ce4:	5ccb      	ldrb	r3, [r1, r3]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d014      	beq.n	8000d14 <button_reading+0xf4>
			{
				buttonBuffer[i] = debounceButtonBuffer2[i];
 8000cea:	79fa      	ldrb	r2, [r7, #7]
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	4920      	ldr	r1, [pc, #128]	; (8000d70 <button_reading+0x150>)
 8000cf0:	5c89      	ldrb	r1, [r1, r2]
 8000cf2:	4a22      	ldr	r2, [pc, #136]	; (8000d7c <button_reading+0x15c>)
 8000cf4:	54d1      	strb	r1, [r2, r3]
				if(buttonBuffer[i] == BUTTON_IS_PRESSED)
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	4a20      	ldr	r2, [pc, #128]	; (8000d7c <button_reading+0x15c>)
 8000cfa:	5cd3      	ldrb	r3, [r2, r3]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d126      	bne.n	8000d4e <button_reading+0x12e>
				{
					counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	4a1f      	ldr	r2, [pc, #124]	; (8000d80 <button_reading+0x160>)
 8000d04:	2164      	movs	r1, #100	; 0x64
 8000d06:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					subkeyProcess(i);
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff75 	bl	8000bfc <subkeyProcess>
 8000d12:	e01c      	b.n	8000d4e <button_reading+0x12e>
				}
			}
			else
			{
				counterForButtonPress1s[i]--;
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	4a1a      	ldr	r2, [pc, #104]	; (8000d80 <button_reading+0x160>)
 8000d18:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000d1c:	3a01      	subs	r2, #1
 8000d1e:	b291      	uxth	r1, r2
 8000d20:	4a17      	ldr	r2, [pc, #92]	; (8000d80 <button_reading+0x160>)
 8000d22:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(counterForButtonPress1s[i] == 0)
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	4a15      	ldr	r2, [pc, #84]	; (8000d80 <button_reading+0x160>)
 8000d2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d10d      	bne.n	8000d4e <button_reading+0x12e>
				{
					if(buttonBuffer[i]== BUTTON_IS_PRESSED)
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	4a11      	ldr	r2, [pc, #68]	; (8000d7c <button_reading+0x15c>)
 8000d36:	5cd3      	ldrb	r3, [r2, r3]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d108      	bne.n	8000d4e <button_reading+0x12e>
					{
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	4a10      	ldr	r2, [pc, #64]	; (8000d80 <button_reading+0x160>)
 8000d40:	2164      	movs	r1, #100	; 0x64
 8000d42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						subkeyProcess(i);
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff57 	bl	8000bfc <subkeyProcess>
	for(unsigned char i = 0; i < NO_OF_BUTTONS; i++)
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	3301      	adds	r3, #1
 8000d52:	71fb      	strb	r3, [r7, #7]
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	2b03      	cmp	r3, #3
 8000d58:	f67f af68 	bls.w	8000c2c <button_reading+0xc>
					//buttonBuffer[i] = BUTTON_IS_RELEASED;
				}
			}
		}
	}
}
 8000d5c:	bf00      	nop
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd90      	pop	{r4, r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200000b4 	.word	0x200000b4
 8000d6c:	200000b0 	.word	0x200000b0
 8000d70:	200000b8 	.word	0x200000b8
 8000d74:	40010800 	.word	0x40010800
 8000d78:	40010c00 	.word	0x40010c00
 8000d7c:	200000ac 	.word	0x200000ac
 8000d80:	200000bc 	.word	0x200000bc

08000d84 <Print_HELLO>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
void Print_HELLO()
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b088      	sub	sp, #32
 8000d88:	af00      	add	r7, sp, #0
	char str[30];
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "HELLO\r"), 1000);
 8000d8a:	463b      	mov	r3, r7
 8000d8c:	4907      	ldr	r1, [pc, #28]	; (8000dac <Print_HELLO+0x28>)
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f002 ff50 	bl	8003c34 <siprintf>
 8000d94:	4603      	mov	r3, r0
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	4639      	mov	r1, r7
 8000d9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d9e:	4804      	ldr	r0, [pc, #16]	; (8000db0 <Print_HELLO+0x2c>)
 8000da0:	f002 fdab 	bl	80038fa <HAL_UART_Transmit>
}
 8000da4:	bf00      	nop
 8000da6:	3720      	adds	r7, #32
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	080044c0 	.word	0x080044c0
 8000db0:	200001b0 	.word	0x200001b0

08000db4 <Print_TimeOut>:
//void Toggle_led()
//{
//	HAL_GPIO_TogglePin(GPIOA, Led_1_Pin);
//}
void Print_TimeOut(int abc){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08c      	sub	sp, #48	; 0x30
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "timeout: %d\r", temp), 1000);
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000dc6:	4908      	ldr	r1, [pc, #32]	; (8000de8 <Print_TimeOut+0x34>)
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f002 ff33 	bl	8003c34 <siprintf>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	f107 010c 	add.w	r1, r7, #12
 8000dd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dda:	4804      	ldr	r0, [pc, #16]	; (8000dec <Print_TimeOut+0x38>)
 8000ddc:	f002 fd8d 	bl	80038fa <HAL_UART_Transmit>
}
 8000de0:	bf00      	nop
 8000de2:	3730      	adds	r7, #48	; 0x30
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	080044c8 	.word	0x080044c8
 8000dec:	200001b0 	.word	0x200001b0

08000df0 <Print_Mode>:
	char str[30];
	int temp;
	temp=abc;
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "time_P: %d\r", temp), 1000);
}
void Print_Mode(int abc){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08c      	sub	sp, #48	; 0x30
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "Mode: %d\r", temp), 1000);
 8000dfc:	f107 030c 	add.w	r3, r7, #12
 8000e00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e02:	4908      	ldr	r1, [pc, #32]	; (8000e24 <Print_Mode+0x34>)
 8000e04:	4618      	mov	r0, r3
 8000e06:	f002 ff15 	bl	8003c34 <siprintf>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	b29a      	uxth	r2, r3
 8000e0e:	f107 010c 	add.w	r1, r7, #12
 8000e12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e16:	4804      	ldr	r0, [pc, #16]	; (8000e28 <Print_Mode+0x38>)
 8000e18:	f002 fd6f 	bl	80038fa <HAL_UART_Transmit>
}
 8000e1c:	bf00      	nop
 8000e1e:	3730      	adds	r7, #48	; 0x30
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	080044e4 	.word	0x080044e4
 8000e28:	200001b0 	.word	0x200001b0

08000e2c <Print_Time>:
void Print_Time(int abc){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08c      	sub	sp, #48	; 0x30
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "time: %d\r", temp), 1000);
 8000e38:	f107 030c 	add.w	r3, r7, #12
 8000e3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e3e:	4908      	ldr	r1, [pc, #32]	; (8000e60 <Print_Time+0x34>)
 8000e40:	4618      	mov	r0, r3
 8000e42:	f002 fef7 	bl	8003c34 <siprintf>
 8000e46:	4603      	mov	r3, r0
 8000e48:	b29a      	uxth	r2, r3
 8000e4a:	f107 010c 	add.w	r1, r7, #12
 8000e4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e52:	4804      	ldr	r0, [pc, #16]	; (8000e64 <Print_Time+0x38>)
 8000e54:	f002 fd51 	bl	80038fa <HAL_UART_Transmit>
}
 8000e58:	bf00      	nop
 8000e5a:	3730      	adds	r7, #48	; 0x30
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	080044f0 	.word	0x080044f0
 8000e64:	200001b0 	.word	0x200001b0

08000e68 <Print_Time1>:
void Print_Time1(int abc){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08c      	sub	sp, #48	; 0x30
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "time_1: %d\r", temp), 1000);
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e7a:	4908      	ldr	r1, [pc, #32]	; (8000e9c <Print_Time1+0x34>)
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f002 fed9 	bl	8003c34 <siprintf>
 8000e82:	4603      	mov	r3, r0
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	f107 010c 	add.w	r1, r7, #12
 8000e8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e8e:	4804      	ldr	r0, [pc, #16]	; (8000ea0 <Print_Time1+0x38>)
 8000e90:	f002 fd33 	bl	80038fa <HAL_UART_Transmit>
}
 8000e94:	bf00      	nop
 8000e96:	3730      	adds	r7, #48	; 0x30
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	080044fc 	.word	0x080044fc
 8000ea0:	200001b0 	.word	0x200001b0

08000ea4 <Print_Time2>:
void Print_Time2(int abc){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08c      	sub	sp, #48	; 0x30
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "time_2: %d\r", temp), 1000);
 8000eb0:	f107 030c 	add.w	r3, r7, #12
 8000eb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000eb6:	4908      	ldr	r1, [pc, #32]	; (8000ed8 <Print_Time2+0x34>)
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f002 febb 	bl	8003c34 <siprintf>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	b29a      	uxth	r2, r3
 8000ec2:	f107 010c 	add.w	r1, r7, #12
 8000ec6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eca:	4804      	ldr	r0, [pc, #16]	; (8000edc <Print_Time2+0x38>)
 8000ecc:	f002 fd15 	bl	80038fa <HAL_UART_Transmit>
}
 8000ed0:	bf00      	nop
 8000ed2:	3730      	adds	r7, #48	; 0x30
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	08004508 	.word	0x08004508
 8000edc:	200001b0 	.word	0x200001b0

08000ee0 <off_Speaker>:
int speaker = 0;
void off_Speaker(){
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0

		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,0);
 8000ee4:	4b05      	ldr	r3, [pc, #20]	; (8000efc <off_Speaker+0x1c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	635a      	str	r2, [r3, #52]	; 0x34
		speaker = 0;
 8000eec:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <off_Speaker+0x20>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	20000120 	.word	0x20000120
 8000f00:	200000d0 	.word	0x200000d0

08000f04 <toogle_Speaker>:
void toogle_Speaker(){
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
	if(speaker == 0){
 8000f08:	4b0d      	ldr	r3, [pc, #52]	; (8000f40 <toogle_Speaker+0x3c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d108      	bne.n	8000f22 <toogle_Speaker+0x1e>
		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,910);
 8000f10:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <toogle_Speaker+0x40>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f240 328e 	movw	r2, #910	; 0x38e
 8000f18:	635a      	str	r2, [r3, #52]	; 0x34
		speaker = 1;
 8000f1a:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <toogle_Speaker+0x3c>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	601a      	str	r2, [r3, #0]
	}
	else if(speaker == 1){
		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,0);
		speaker = 0;
	}
}
 8000f20:	e00a      	b.n	8000f38 <toogle_Speaker+0x34>
	else if(speaker == 1){
 8000f22:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <toogle_Speaker+0x3c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d106      	bne.n	8000f38 <toogle_Speaker+0x34>
		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,0);
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <toogle_Speaker+0x40>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	2200      	movs	r2, #0
 8000f30:	635a      	str	r2, [r3, #52]	; 0x34
		speaker = 0;
 8000f32:	4b03      	ldr	r3, [pc, #12]	; (8000f40 <toogle_Speaker+0x3c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
}
 8000f38:	bf00      	nop
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	200000d0 	.word	0x200000d0
 8000f44:	20000120 	.word	0x20000120

08000f48 <Print_ERROR>:
void Print_ERROR(){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af00      	add	r7, sp, #0
	char str[30];
//	int temp;
//	temp=abc;
	if(RED_TIME!=GREEN_TIME+YELLOW_TIME){
 8000f4e:	4b10      	ldr	r3, [pc, #64]	; (8000f90 <Print_ERROR+0x48>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	4b10      	ldr	r3, [pc, #64]	; (8000f94 <Print_ERROR+0x4c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	441a      	add	r2, r3
 8000f58:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <Print_ERROR+0x50>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d013      	beq.n	8000f88 <Print_ERROR+0x40>
		HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "ERROR 1 reset TIME\r"), 1000);
 8000f60:	463b      	mov	r3, r7
 8000f62:	490e      	ldr	r1, [pc, #56]	; (8000f9c <Print_ERROR+0x54>)
 8000f64:	4618      	mov	r0, r3
 8000f66:	f002 fe65 	bl	8003c34 <siprintf>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	4639      	mov	r1, r7
 8000f70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f74:	480a      	ldr	r0, [pc, #40]	; (8000fa0 <Print_ERROR+0x58>)
 8000f76:	f002 fcc0 	bl	80038fa <HAL_UART_Transmit>
		RED_TIME = GREEN_TIME + YELLOW_TIME;
 8000f7a:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <Print_ERROR+0x48>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <Print_ERROR+0x4c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4413      	add	r3, r2
 8000f84:	4a04      	ldr	r2, [pc, #16]	; (8000f98 <Print_ERROR+0x50>)
 8000f86:	6013      	str	r3, [r2, #0]
	}
}
 8000f88:	bf00      	nop
 8000f8a:	3720      	adds	r7, #32
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000014 	.word	0x20000014
 8000f94:	20000018 	.word	0x20000018
 8000f98:	20000010 	.word	0x20000010
 8000f9c:	08004514 	.word	0x08004514
 8000fa0:	200001b0 	.word	0x200001b0

08000fa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa8:	f000 fdbe 	bl	8001b28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fac:	f000 f852 	bl	8001054 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init ();
 8000fb0:	f000 f978 	bl	80012a4 <MX_GPIO_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb4:	f000 f976 	bl	80012a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fb8:	f000 f888 	bl	80010cc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000fbc:	f000 f948 	bl	8001250 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000fc0:	f000 f8d0 	bl	8001164 <MX_TIM3_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	481a      	ldr	r0, [pc, #104]	; (8001030 <main+0x8c>)
 8000fc8:	f001 fde6 	bl	8002b98 <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
  HAL_TIM_Base_Start_IT (& htim2 ) ;
 8000fcc:	4819      	ldr	r0, [pc, #100]	; (8001034 <main+0x90>)
 8000fce:	f001 fd39 	bl	8002a44 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
//  HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
//  HAL_GPIO_WritePin(GPIOA, ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);\char str[30];

//  Print_HELLO();
  SCH_Init();
 8000fd2:	f000 fa13 	bl	80013fc <SCH_Init>
//  Print_HELLO();
//  SCH_Add_Task(Toggle_led, 10, 500);
//  SCH_Add_Task(Print_HELLO, 10, 1000);
  setTimer0(100);
 8000fd6:	2064      	movs	r0, #100	; 0x64
 8000fd8:	f000 fd10 	bl	80019fc <setTimer0>
//  setTimer1(2);
//  setTimer2(3);
  setTimer3(100);
 8000fdc:	2064      	movs	r0, #100	; 0x64
 8000fde:	f000 fd21 	bl	8001a24 <setTimer3>
//  setTimerOut1(1);
//  setTimerOut1(2);


  SCH_Add_Task(timerRun0, 20, 10);
 8000fe2:	220a      	movs	r2, #10
 8000fe4:	2114      	movs	r1, #20
 8000fe6:	4814      	ldr	r0, [pc, #80]	; (8001038 <main+0x94>)
 8000fe8:	f000 fa14 	bl	8001414 <SCH_Add_Task>
//  SCH_Add_Task(timerRun1, 20, 10);
//  SCH_Add_Task(timerRun2, 20, 10);
  SCH_Add_Task(timerRun3, 20, 10);
 8000fec:	220a      	movs	r2, #10
 8000fee:	2114      	movs	r1, #20
 8000ff0:	4812      	ldr	r0, [pc, #72]	; (800103c <main+0x98>)
 8000ff2:	f000 fa0f 	bl	8001414 <SCH_Add_Task>
//  SCH_Add_Task(timerOut2, 20, 10);


//  SCH_Add_Task(Print_Time, 10, 990);

  SCH_Add_Task(button_reading, 10, 10);
 8000ff6:	220a      	movs	r2, #10
 8000ff8:	210a      	movs	r1, #10
 8000ffa:	4811      	ldr	r0, [pc, #68]	; (8001040 <main+0x9c>)
 8000ffc:	f000 fa0a 	bl	8001414 <SCH_Add_Task>

  SCH_Add_Task(fsm_automatic_run1, 20, 10);
 8001000:	220a      	movs	r2, #10
 8001002:	2114      	movs	r1, #20
 8001004:	480f      	ldr	r0, [pc, #60]	; (8001044 <main+0xa0>)
 8001006:	f000 fa05 	bl	8001414 <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic_run2, 20, 10);
 800100a:	220a      	movs	r2, #10
 800100c:	2114      	movs	r1, #20
 800100e:	480e      	ldr	r0, [pc, #56]	; (8001048 <main+0xa4>)
 8001010:	f000 fa00 	bl	8001414 <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic_run3, 20, 10);
 8001014:	220a      	movs	r2, #10
 8001016:	2114      	movs	r1, #20
 8001018:	480c      	ldr	r0, [pc, #48]	; (800104c <main+0xa8>)
 800101a:	f000 f9fb 	bl	8001414 <SCH_Add_Task>
  SCH_Add_Task(fsm_p, 20, 10);
 800101e:	220a      	movs	r2, #10
 8001020:	2114      	movs	r1, #20
 8001022:	480b      	ldr	r0, [pc, #44]	; (8001050 <main+0xac>)
 8001024:	f000 f9f6 	bl	8001414 <SCH_Add_Task>
  while (1)
  {
//		 fsm_automatic_run1();
//		 fsm_automatic_run2();
//		 fsm_automatic_run3();
	  SCH_Dispatch_Tasks();
 8001028:	f000 faba 	bl	80015a0 <SCH_Dispatch_Tasks>
 800102c:	e7fc      	b.n	8001028 <main+0x84>
 800102e:	bf00      	nop
 8001030:	20000120 	.word	0x20000120
 8001034:	20000168 	.word	0x20000168
 8001038:	08001a75 	.word	0x08001a75
 800103c:	08001aa9 	.word	0x08001aa9
 8001040:	08000c21 	.word	0x08000c21
 8001044:	0800029d 	.word	0x0800029d
 8001048:	08000385 	.word	0x08000385
 800104c:	08000535 	.word	0x08000535
 8001050:	0800046d 	.word	0x0800046d

08001054 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b090      	sub	sp, #64	; 0x40
 8001058:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800105a:	f107 0318 	add.w	r3, r7, #24
 800105e:	2228      	movs	r2, #40	; 0x28
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f002 fdde 	bl	8003c24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
 8001074:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001076:	2302      	movs	r3, #2
 8001078:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800107a:	2301      	movs	r3, #1
 800107c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800107e:	2310      	movs	r3, #16
 8001080:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001082:	2300      	movs	r3, #0
 8001084:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	4618      	mov	r0, r3
 800108c:	f001 f870 	bl	8002170 <HAL_RCC_OscConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001096:	f000 f9ac 	bl	80013f2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109a:	230f      	movs	r3, #15
 800109c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800109e:	2300      	movs	r3, #0
 80010a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f001 fadc 	bl	8002670 <HAL_RCC_ClockConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010be:	f000 f998 	bl	80013f2 <Error_Handler>
  }
}
 80010c2:	bf00      	nop
 80010c4:	3740      	adds	r7, #64	; 0x40
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010d2:	f107 0308 	add.w	r3, r7, #8
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e0:	463b      	mov	r3, r7
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010e8:	4b1d      	ldr	r3, [pc, #116]	; (8001160 <MX_TIM2_Init+0x94>)
 80010ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010f0:	4b1b      	ldr	r3, [pc, #108]	; (8001160 <MX_TIM2_Init+0x94>)
 80010f2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f8:	4b19      	ldr	r3, [pc, #100]	; (8001160 <MX_TIM2_Init+0x94>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010fe:	4b18      	ldr	r3, [pc, #96]	; (8001160 <MX_TIM2_Init+0x94>)
 8001100:	2209      	movs	r2, #9
 8001102:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001104:	4b16      	ldr	r3, [pc, #88]	; (8001160 <MX_TIM2_Init+0x94>)
 8001106:	2200      	movs	r2, #0
 8001108:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800110a:	4b15      	ldr	r3, [pc, #84]	; (8001160 <MX_TIM2_Init+0x94>)
 800110c:	2200      	movs	r2, #0
 800110e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001110:	4813      	ldr	r0, [pc, #76]	; (8001160 <MX_TIM2_Init+0x94>)
 8001112:	f001 fc47 	bl	80029a4 <HAL_TIM_Base_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800111c:	f000 f969 	bl	80013f2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001124:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001126:	f107 0308 	add.w	r3, r7, #8
 800112a:	4619      	mov	r1, r3
 800112c:	480c      	ldr	r0, [pc, #48]	; (8001160 <MX_TIM2_Init+0x94>)
 800112e:	f001 ff9b 	bl	8003068 <HAL_TIM_ConfigClockSource>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001138:	f000 f95b 	bl	80013f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800113c:	2300      	movs	r3, #0
 800113e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001140:	2300      	movs	r3, #0
 8001142:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001144:	463b      	mov	r3, r7
 8001146:	4619      	mov	r1, r3
 8001148:	4805      	ldr	r0, [pc, #20]	; (8001160 <MX_TIM2_Init+0x94>)
 800114a:	f002 fb19 	bl	8003780 <HAL_TIMEx_MasterConfigSynchronization>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001154:	f000 f94d 	bl	80013f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001158:	bf00      	nop
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000168 	.word	0x20000168

08001164 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08e      	sub	sp, #56	; 0x38
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800116a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001178:	f107 0320 	add.w	r3, r7, #32
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
 8001190:	615a      	str	r2, [r3, #20]
 8001192:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001194:	4b2c      	ldr	r3, [pc, #176]	; (8001248 <MX_TIM3_Init+0xe4>)
 8001196:	4a2d      	ldr	r2, [pc, #180]	; (800124c <MX_TIM3_Init+0xe8>)
 8001198:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 800119a:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <MX_TIM3_Init+0xe4>)
 800119c:	223f      	movs	r2, #63	; 0x3f
 800119e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a0:	4b29      	ldr	r3, [pc, #164]	; (8001248 <MX_TIM3_Init+0xe4>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80011a6:	4b28      	ldr	r3, [pc, #160]	; (8001248 <MX_TIM3_Init+0xe4>)
 80011a8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ae:	4b26      	ldr	r3, [pc, #152]	; (8001248 <MX_TIM3_Init+0xe4>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b4:	4b24      	ldr	r3, [pc, #144]	; (8001248 <MX_TIM3_Init+0xe4>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80011ba:	4823      	ldr	r0, [pc, #140]	; (8001248 <MX_TIM3_Init+0xe4>)
 80011bc:	f001 fbf2 	bl	80029a4 <HAL_TIM_Base_Init>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80011c6:	f000 f914 	bl	80013f2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ce:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011d4:	4619      	mov	r1, r3
 80011d6:	481c      	ldr	r0, [pc, #112]	; (8001248 <MX_TIM3_Init+0xe4>)
 80011d8:	f001 ff46 	bl	8003068 <HAL_TIM_ConfigClockSource>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80011e2:	f000 f906 	bl	80013f2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80011e6:	4818      	ldr	r0, [pc, #96]	; (8001248 <MX_TIM3_Init+0xe4>)
 80011e8:	f001 fc7e 	bl	8002ae8 <HAL_TIM_PWM_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80011f2:	f000 f8fe 	bl	80013f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f6:	2300      	movs	r3, #0
 80011f8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011fe:	f107 0320 	add.w	r3, r7, #32
 8001202:	4619      	mov	r1, r3
 8001204:	4810      	ldr	r0, [pc, #64]	; (8001248 <MX_TIM3_Init+0xe4>)
 8001206:	f002 fabb 	bl	8003780 <HAL_TIMEx_MasterConfigSynchronization>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001210:	f000 f8ef 	bl	80013f2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001214:	2360      	movs	r3, #96	; 0x60
 8001216:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800121c:	2300      	movs	r3, #0
 800121e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	2200      	movs	r2, #0
 8001228:	4619      	mov	r1, r3
 800122a:	4807      	ldr	r0, [pc, #28]	; (8001248 <MX_TIM3_Init+0xe4>)
 800122c:	f001 fe5e 	bl	8002eec <HAL_TIM_PWM_ConfigChannel>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001236:	f000 f8dc 	bl	80013f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800123a:	4803      	ldr	r0, [pc, #12]	; (8001248 <MX_TIM3_Init+0xe4>)
 800123c:	f000 faf4 	bl	8001828 <HAL_TIM_MspPostInit>

}
 8001240:	bf00      	nop
 8001242:	3738      	adds	r7, #56	; 0x38
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000120 	.word	0x20000120
 800124c:	40000400 	.word	0x40000400

08001250 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001254:	4b11      	ldr	r3, [pc, #68]	; (800129c <MX_USART2_UART_Init+0x4c>)
 8001256:	4a12      	ldr	r2, [pc, #72]	; (80012a0 <MX_USART2_UART_Init+0x50>)
 8001258:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800125a:	4b10      	ldr	r3, [pc, #64]	; (800129c <MX_USART2_UART_Init+0x4c>)
 800125c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001260:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001262:	4b0e      	ldr	r3, [pc, #56]	; (800129c <MX_USART2_UART_Init+0x4c>)
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <MX_USART2_UART_Init+0x4c>)
 800126a:	2200      	movs	r2, #0
 800126c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800126e:	4b0b      	ldr	r3, [pc, #44]	; (800129c <MX_USART2_UART_Init+0x4c>)
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <MX_USART2_UART_Init+0x4c>)
 8001276:	220c      	movs	r2, #12
 8001278:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <MX_USART2_UART_Init+0x4c>)
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <MX_USART2_UART_Init+0x4c>)
 8001282:	2200      	movs	r2, #0
 8001284:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <MX_USART2_UART_Init+0x4c>)
 8001288:	f002 faea 	bl	8003860 <HAL_UART_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001292:	f000 f8ae 	bl	80013f2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200001b0 	.word	0x200001b0
 80012a0:	40004400 	.word	0x40004400

080012a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012aa:	f107 0308 	add.w	r3, r7, #8
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b8:	4b43      	ldr	r3, [pc, #268]	; (80013c8 <MX_GPIO_Init+0x124>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a42      	ldr	r2, [pc, #264]	; (80013c8 <MX_GPIO_Init+0x124>)
 80012be:	f043 0304 	orr.w	r3, r3, #4
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b40      	ldr	r3, [pc, #256]	; (80013c8 <MX_GPIO_Init+0x124>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f003 0304 	and.w	r3, r3, #4
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d0:	4b3d      	ldr	r3, [pc, #244]	; (80013c8 <MX_GPIO_Init+0x124>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	4a3c      	ldr	r2, [pc, #240]	; (80013c8 <MX_GPIO_Init+0x124>)
 80012d6:	f043 0308 	orr.w	r3, r3, #8
 80012da:	6193      	str	r3, [r2, #24]
 80012dc:	4b3a      	ldr	r3, [pc, #232]	; (80013c8 <MX_GPIO_Init+0x124>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	f003 0308 	and.w	r3, r3, #8
 80012e4:	603b      	str	r3, [r7, #0]
 80012e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
 80012e8:	2200      	movs	r2, #0
 80012ea:	f44f 6187 	mov.w	r1, #1080	; 0x438
 80012ee:	4837      	ldr	r0, [pc, #220]	; (80013cc <MX_GPIO_Init+0x128>)
 80012f0:	f000 ff25 	bl	800213e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);
 80012f4:	2200      	movs	r2, #0
 80012f6:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80012fa:	4835      	ldr	r0, [pc, #212]	; (80013d0 <MX_GPIO_Init+0x12c>)
 80012fc:	f000 ff1f 	bl	800213e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : button_p_Pin button_1_Pin */
  GPIO_InitStruct.Pin = button_p_Pin|button_1_Pin;
 8001300:	2303      	movs	r3, #3
 8001302:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001308:	2301      	movs	r3, #1
 800130a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130c:	f107 0308 	add.w	r3, r7, #8
 8001310:	4619      	mov	r1, r3
 8001312:	482f      	ldr	r0, [pc, #188]	; (80013d0 <MX_GPIO_Init+0x12c>)
 8001314:	f000 fd78 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : button_2_Pin */
  GPIO_InitStruct.Pin = button_2_Pin;
 8001318:	2310      	movs	r3, #16
 800131a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(button_2_GPIO_Port, &GPIO_InitStruct);
 8001324:	f107 0308 	add.w	r3, r7, #8
 8001328:	4619      	mov	r1, r3
 800132a:	4829      	ldr	r0, [pc, #164]	; (80013d0 <MX_GPIO_Init+0x12c>)
 800132c:	f000 fd6c 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : button_3_Pin */
  GPIO_InitStruct.Pin = button_3_Pin;
 8001330:	2301      	movs	r3, #1
 8001332:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001338:	2301      	movs	r3, #1
 800133a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(button_3_GPIO_Port, &GPIO_InitStruct);
 800133c:	f107 0308 	add.w	r3, r7, #8
 8001340:	4619      	mov	r1, r3
 8001342:	4822      	ldr	r0, [pc, #136]	; (80013cc <MX_GPIO_Init+0x128>)
 8001344:	f000 fd60 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : ledpa_Pin led2b_Pin led2a_Pin */
  GPIO_InitStruct.Pin = ledpa_Pin|led2b_Pin|led2a_Pin;
 8001348:	f44f 6386 	mov.w	r3, #1072	; 0x430
 800134c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134e:	2301      	movs	r3, #1
 8001350:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001356:	2302      	movs	r3, #2
 8001358:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135a:	f107 0308 	add.w	r3, r7, #8
 800135e:	4619      	mov	r1, r3
 8001360:	481a      	ldr	r0, [pc, #104]	; (80013cc <MX_GPIO_Init+0x128>)
 8001362:	f000 fd51 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : ledpb_Pin */
  GPIO_InitStruct.Pin = ledpb_Pin;
 8001366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800136a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136c:	2301      	movs	r3, #1
 800136e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2302      	movs	r3, #2
 8001376:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ledpb_GPIO_Port, &GPIO_InitStruct);
 8001378:	f107 0308 	add.w	r3, r7, #8
 800137c:	4619      	mov	r1, r3
 800137e:	4814      	ldr	r0, [pc, #80]	; (80013d0 <MX_GPIO_Init+0x12c>)
 8001380:	f000 fd42 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : led1a_Pin */
  GPIO_InitStruct.Pin = led1a_Pin;
 8001384:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001388:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	2301      	movs	r3, #1
 800138c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800138e:	2301      	movs	r3, #1
 8001390:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2302      	movs	r3, #2
 8001394:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(led1a_GPIO_Port, &GPIO_InitStruct);
 8001396:	f107 0308 	add.w	r3, r7, #8
 800139a:	4619      	mov	r1, r3
 800139c:	480c      	ldr	r0, [pc, #48]	; (80013d0 <MX_GPIO_Init+0x12c>)
 800139e:	f000 fd33 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : led1b_Pin */
  GPIO_InitStruct.Pin = led1b_Pin;
 80013a2:	2308      	movs	r3, #8
 80013a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a6:	2301      	movs	r3, #1
 80013a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013aa:	2301      	movs	r3, #1
 80013ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ae:	2302      	movs	r3, #2
 80013b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(led1b_GPIO_Port, &GPIO_InitStruct);
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	4619      	mov	r1, r3
 80013b8:	4804      	ldr	r0, [pc, #16]	; (80013cc <MX_GPIO_Init+0x128>)
 80013ba:	f000 fd25 	bl	8001e08 <HAL_GPIO_Init>

}
 80013be:	bf00      	nop
 80013c0:	3718      	adds	r7, #24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40021000 	.word	0x40021000
 80013cc:	40010c00 	.word	0x40010c00
 80013d0:	40010800 	.word	0x40010800

080013d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	if( htim -> Instance == TIM2 ){
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013e4:	d101      	bne.n	80013ea <HAL_TIM_PeriodElapsedCallback+0x16>
		SCH_Update();
 80013e6:	f000 f867 	bl	80014b8 <SCH_Update>
//		button_reading () ;
		}
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013f2:	b480      	push	{r7}
 80013f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f6:	b672      	cpsid	i
}
 80013f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013fa:	e7fe      	b.n	80013fa <Error_Handler+0x8>

080013fc <SCH_Init>:
#include "main.h"
sTasks SCH_tasks_G[SCH_MAX_TASKS];
uint8_t current_index_task = 0;

void SCH_Init(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
		current_index_task = 0;
 8001400:	4b03      	ldr	r3, [pc, #12]	; (8001410 <SCH_Init+0x14>)
 8001402:	2200      	movs	r2, #0
 8001404:	701a      	strb	r2, [r3, #0]
}
 8001406:	bf00      	nop
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	200000d4 	.word	0x200000d4

08001414 <SCH_Add_Task>:

void SCH_Add_Task ( void (*pFunction)() , uint32_t DELAY, uint32_t PERIOD)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	60f8      	str	r0, [r7, #12]
 800141c:	60b9      	str	r1, [r7, #8]
 800141e:	607a      	str	r2, [r7, #4]
	if(current_index_task < SCH_MAX_TASKS)
 8001420:	4b22      	ldr	r3, [pc, #136]	; (80014ac <SCH_Add_Task+0x98>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b27      	cmp	r3, #39	; 0x27
 8001426:	d83c      	bhi.n	80014a2 <SCH_Add_Task+0x8e>
	{

		SCH_tasks_G[current_index_task].pTask = pFunction;
 8001428:	4b20      	ldr	r3, [pc, #128]	; (80014ac <SCH_Add_Task+0x98>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	4619      	mov	r1, r3
 800142e:	4a20      	ldr	r2, [pc, #128]	; (80014b0 <SCH_Add_Task+0x9c>)
 8001430:	460b      	mov	r3, r1
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	440b      	add	r3, r1
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4413      	add	r3, r2
 800143a:	68fa      	ldr	r2, [r7, #12]
 800143c:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY/TIMER_CYCLE;
 800143e:	4b1b      	ldr	r3, [pc, #108]	; (80014ac <SCH_Add_Task+0x98>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	4618      	mov	r0, r3
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	4a1b      	ldr	r2, [pc, #108]	; (80014b4 <SCH_Add_Task+0xa0>)
 8001448:	fba2 2303 	umull	r2, r3, r2, r3
 800144c:	08da      	lsrs	r2, r3, #3
 800144e:	4918      	ldr	r1, [pc, #96]	; (80014b0 <SCH_Add_Task+0x9c>)
 8001450:	4603      	mov	r3, r0
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	4403      	add	r3, r0
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	440b      	add	r3, r1
 800145a:	3304      	adds	r3, #4
 800145c:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period = PERIOD/TIMER_CYCLE;
 800145e:	4b13      	ldr	r3, [pc, #76]	; (80014ac <SCH_Add_Task+0x98>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	4a13      	ldr	r2, [pc, #76]	; (80014b4 <SCH_Add_Task+0xa0>)
 8001468:	fba2 2303 	umull	r2, r3, r2, r3
 800146c:	08da      	lsrs	r2, r3, #3
 800146e:	4910      	ldr	r1, [pc, #64]	; (80014b0 <SCH_Add_Task+0x9c>)
 8001470:	4603      	mov	r3, r0
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4403      	add	r3, r0
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	440b      	add	r3, r1
 800147a:	3308      	adds	r3, #8
 800147c:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 800147e:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <SCH_Add_Task+0x98>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	4619      	mov	r1, r3
 8001484:	4a0a      	ldr	r2, [pc, #40]	; (80014b0 <SCH_Add_Task+0x9c>)
 8001486:	460b      	mov	r3, r1
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	440b      	add	r3, r1
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4413      	add	r3, r2
 8001490:	330c      	adds	r3, #12
 8001492:	2200      	movs	r2, #0
 8001494:	701a      	strb	r2, [r3, #0]
//		SCH_tasks_G[current_index_task].TaskID = current_index_task;
		current_index_task++;
 8001496:	4b05      	ldr	r3, [pc, #20]	; (80014ac <SCH_Add_Task+0x98>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	3301      	adds	r3, #1
 800149c:	b2da      	uxtb	r2, r3
 800149e:	4b03      	ldr	r3, [pc, #12]	; (80014ac <SCH_Add_Task+0x98>)
 80014a0:	701a      	strb	r2, [r3, #0]
//		return current_index_task-1;
	}
//	return -1;
}
 80014a2:	bf00      	nop
 80014a4:	3714      	adds	r7, #20
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr
 80014ac:	200000d4 	.word	0x200000d4
 80014b0:	200001f8 	.word	0x200001f8
 80014b4:	cccccccd 	.word	0xcccccccd

080014b8 <SCH_Update>:

void SCH_Update(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < current_index_task; i++)
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	e05d      	b.n	8001580 <SCH_Update+0xc8>
	{
		if(SCH_tasks_G[i].Delay > 0)
 80014c4:	4934      	ldr	r1, [pc, #208]	; (8001598 <SCH_Update+0xe0>)
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	4613      	mov	r3, r2
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4413      	add	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	440b      	add	r3, r1
 80014d2:	3304      	adds	r3, #4
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d012      	beq.n	8001500 <SCH_Update+0x48>
		{
			SCH_tasks_G[i].Delay--;
 80014da:	492f      	ldr	r1, [pc, #188]	; (8001598 <SCH_Update+0xe0>)
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	4613      	mov	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	440b      	add	r3, r1
 80014e8:	3304      	adds	r3, #4
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	1e59      	subs	r1, r3, #1
 80014ee:	482a      	ldr	r0, [pc, #168]	; (8001598 <SCH_Update+0xe0>)
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	4403      	add	r3, r0
 80014fc:	3304      	adds	r3, #4
 80014fe:	6019      	str	r1, [r3, #0]
		}
		if(SCH_tasks_G[i].Delay == 0)
 8001500:	4925      	ldr	r1, [pc, #148]	; (8001598 <SCH_Update+0xe0>)
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	4613      	mov	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	4413      	add	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	440b      	add	r3, r1
 800150e:	3304      	adds	r3, #4
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d131      	bne.n	800157a <SCH_Update+0xc2>
		{
			SCH_tasks_G[i].RunMe +=1;
 8001516:	4920      	ldr	r1, [pc, #128]	; (8001598 <SCH_Update+0xe0>)
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	4613      	mov	r3, r2
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	4413      	add	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	440b      	add	r3, r1
 8001524:	330c      	adds	r3, #12
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	b2d8      	uxtb	r0, r3
 800152c:	491a      	ldr	r1, [pc, #104]	; (8001598 <SCH_Update+0xe0>)
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	330c      	adds	r3, #12
 800153c:	4602      	mov	r2, r0
 800153e:	701a      	strb	r2, [r3, #0]
			if(SCH_tasks_G[i].Period)
 8001540:	4915      	ldr	r1, [pc, #84]	; (8001598 <SCH_Update+0xe0>)
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	4613      	mov	r3, r2
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	440b      	add	r3, r1
 800154e:	3308      	adds	r3, #8
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d011      	beq.n	800157a <SCH_Update+0xc2>
					SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 8001556:	4910      	ldr	r1, [pc, #64]	; (8001598 <SCH_Update+0xe0>)
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	4613      	mov	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	4413      	add	r3, r2
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	440b      	add	r3, r1
 8001564:	3308      	adds	r3, #8
 8001566:	6819      	ldr	r1, [r3, #0]
 8001568:	480b      	ldr	r0, [pc, #44]	; (8001598 <SCH_Update+0xe0>)
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	4403      	add	r3, r0
 8001576:	3304      	adds	r3, #4
 8001578:	6019      	str	r1, [r3, #0]
	for(int i = 0 ; i < current_index_task; i++)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	3301      	adds	r3, #1
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <SCH_Update+0xe4>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4293      	cmp	r3, r2
 800158a:	db9b      	blt.n	80014c4 <SCH_Update+0xc>
		}

	}
}
 800158c:	bf00      	nop
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	200001f8 	.word	0x200001f8
 800159c:	200000d4 	.word	0x200000d4

080015a0 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
	for( int i = 0; i < current_index_task; i++)
 80015a6:	2300      	movs	r3, #0
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	e051      	b.n	8001650 <SCH_Dispatch_Tasks+0xb0>
	{
		if(SCH_tasks_G[i].RunMe > 0)
 80015ac:	492e      	ldr	r1, [pc, #184]	; (8001668 <SCH_Dispatch_Tasks+0xc8>)
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	4613      	mov	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	440b      	add	r3, r1
 80015ba:	330c      	adds	r3, #12
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d043      	beq.n	800164a <SCH_Dispatch_Tasks+0xaa>
		{
			SCH_tasks_G[i].RunMe--;
 80015c2:	4929      	ldr	r1, [pc, #164]	; (8001668 <SCH_Dispatch_Tasks+0xc8>)
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	4613      	mov	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4413      	add	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	440b      	add	r3, r1
 80015d0:	330c      	adds	r3, #12
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	3b01      	subs	r3, #1
 80015d6:	b2d8      	uxtb	r0, r3
 80015d8:	4923      	ldr	r1, [pc, #140]	; (8001668 <SCH_Dispatch_Tasks+0xc8>)
 80015da:	687a      	ldr	r2, [r7, #4]
 80015dc:	4613      	mov	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	440b      	add	r3, r1
 80015e6:	330c      	adds	r3, #12
 80015e8:	4602      	mov	r2, r0
 80015ea:	701a      	strb	r2, [r3, #0]
			(*SCH_tasks_G[i].pTask)();
 80015ec:	491e      	ldr	r1, [pc, #120]	; (8001668 <SCH_Dispatch_Tasks+0xc8>)
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	440b      	add	r3, r1
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4798      	blx	r3
			if(SCH_tasks_G[i].Delay == 0 && SCH_tasks_G[i].Period == 0 && SCH_tasks_G[i].RunMe == 0)
 80015fe:	491a      	ldr	r1, [pc, #104]	; (8001668 <SCH_Dispatch_Tasks+0xc8>)
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	4613      	mov	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	440b      	add	r3, r1
 800160c:	3304      	adds	r3, #4
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d11a      	bne.n	800164a <SCH_Dispatch_Tasks+0xaa>
 8001614:	4914      	ldr	r1, [pc, #80]	; (8001668 <SCH_Dispatch_Tasks+0xc8>)
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	4613      	mov	r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	4413      	add	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	440b      	add	r3, r1
 8001622:	3308      	adds	r3, #8
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d10f      	bne.n	800164a <SCH_Dispatch_Tasks+0xaa>
 800162a:	490f      	ldr	r1, [pc, #60]	; (8001668 <SCH_Dispatch_Tasks+0xc8>)
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	4613      	mov	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4413      	add	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	440b      	add	r3, r1
 8001638:	330c      	adds	r3, #12
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d104      	bne.n	800164a <SCH_Dispatch_Tasks+0xaa>
			{
				SCH_Delete_Task(i);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	b2db      	uxtb	r3, r3
 8001644:	4618      	mov	r0, r3
 8001646:	f000 f813 	bl	8001670 <SCH_Delete_Task>
	for( int i = 0; i < current_index_task; i++)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	3301      	adds	r3, #1
 800164e:	607b      	str	r3, [r7, #4]
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <SCH_Dispatch_Tasks+0xcc>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4293      	cmp	r3, r2
 800165a:	dba7      	blt.n	80015ac <SCH_Dispatch_Tasks+0xc>
			}
		}

	}
}
 800165c:	bf00      	nop
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200001f8 	.word	0x200001f8
 800166c:	200000d4 	.word	0x200000d4

08001670 <SCH_Delete_Task>:

void SCH_Delete_Task(const uint8_t TASK_INDEX)//in array index is taskid
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
   if(TASK_INDEX >= current_index_task)
 800167a:	4b34      	ldr	r3, [pc, #208]	; (800174c <SCH_Delete_Task+0xdc>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	79fa      	ldrb	r2, [r7, #7]
 8001680:	429a      	cmp	r2, r3
 8001682:	d25d      	bcs.n	8001740 <SCH_Delete_Task+0xd0>
   {
	   return ;
   }
   else
   {
	   for( int i = TASK_INDEX; i < current_index_task - 1; i++)
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	e04d      	b.n	8001726 <SCH_Delete_Task+0xb6>
	   {
			SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	1c5a      	adds	r2, r3, #1
 800168e:	4930      	ldr	r1, [pc, #192]	; (8001750 <SCH_Delete_Task+0xe0>)
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	440b      	add	r3, r1
 800169a:	6819      	ldr	r1, [r3, #0]
 800169c:	482c      	ldr	r0, [pc, #176]	; (8001750 <SCH_Delete_Task+0xe0>)
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	4613      	mov	r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	4413      	add	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4403      	add	r3, r0
 80016aa:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Delay = SCH_tasks_G[i + 1].Delay;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	4927      	ldr	r1, [pc, #156]	; (8001750 <SCH_Delete_Task+0xe0>)
 80016b2:	4613      	mov	r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	440b      	add	r3, r1
 80016bc:	3304      	adds	r3, #4
 80016be:	6819      	ldr	r1, [r3, #0]
 80016c0:	4823      	ldr	r0, [pc, #140]	; (8001750 <SCH_Delete_Task+0xe0>)
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	4613      	mov	r3, r2
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	4413      	add	r3, r2
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	4403      	add	r3, r0
 80016ce:	3304      	adds	r3, #4
 80016d0:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Period = SCH_tasks_G[i + 1].Period;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1c5a      	adds	r2, r3, #1
 80016d6:	491e      	ldr	r1, [pc, #120]	; (8001750 <SCH_Delete_Task+0xe0>)
 80016d8:	4613      	mov	r3, r2
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	4413      	add	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	440b      	add	r3, r1
 80016e2:	3308      	adds	r3, #8
 80016e4:	6819      	ldr	r1, [r3, #0]
 80016e6:	481a      	ldr	r0, [pc, #104]	; (8001750 <SCH_Delete_Task+0xe0>)
 80016e8:	68fa      	ldr	r2, [r7, #12]
 80016ea:	4613      	mov	r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	4413      	add	r3, r2
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4403      	add	r3, r0
 80016f4:	3308      	adds	r3, #8
 80016f6:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].RunMe = SCH_tasks_G[i + 1].RunMe;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	4914      	ldr	r1, [pc, #80]	; (8001750 <SCH_Delete_Task+0xe0>)
 80016fe:	4613      	mov	r3, r2
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	440b      	add	r3, r1
 8001708:	330c      	adds	r3, #12
 800170a:	7818      	ldrb	r0, [r3, #0]
 800170c:	4910      	ldr	r1, [pc, #64]	; (8001750 <SCH_Delete_Task+0xe0>)
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	440b      	add	r3, r1
 800171a:	330c      	adds	r3, #12
 800171c:	4602      	mov	r2, r0
 800171e:	701a      	strb	r2, [r3, #0]
	   for( int i = TASK_INDEX; i < current_index_task - 1; i++)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3301      	adds	r3, #1
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	4b09      	ldr	r3, [pc, #36]	; (800174c <SCH_Delete_Task+0xdc>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	3b01      	subs	r3, #1
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	429a      	cmp	r2, r3
 8001730:	dbab      	blt.n	800168a <SCH_Delete_Task+0x1a>
	   }

	   current_index_task--;
 8001732:	4b06      	ldr	r3, [pc, #24]	; (800174c <SCH_Delete_Task+0xdc>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	3b01      	subs	r3, #1
 8001738:	b2da      	uxtb	r2, r3
 800173a:	4b04      	ldr	r3, [pc, #16]	; (800174c <SCH_Delete_Task+0xdc>)
 800173c:	701a      	strb	r2, [r3, #0]
 800173e:	e000      	b.n	8001742 <SCH_Delete_Task+0xd2>
	   return ;
 8001740:	bf00      	nop
//	   return ;
   }
}
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	200000d4 	.word	0x200000d4
 8001750:	200001f8 	.word	0x200001f8

08001754 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800175a:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <HAL_MspInit+0x5c>)
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	4a14      	ldr	r2, [pc, #80]	; (80017b0 <HAL_MspInit+0x5c>)
 8001760:	f043 0301 	orr.w	r3, r3, #1
 8001764:	6193      	str	r3, [r2, #24]
 8001766:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <HAL_MspInit+0x5c>)
 8001768:	699b      	ldr	r3, [r3, #24]
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001772:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <HAL_MspInit+0x5c>)
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	4a0e      	ldr	r2, [pc, #56]	; (80017b0 <HAL_MspInit+0x5c>)
 8001778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800177c:	61d3      	str	r3, [r2, #28]
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <HAL_MspInit+0x5c>)
 8001780:	69db      	ldr	r3, [r3, #28]
 8001782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800178a:	4b0a      	ldr	r3, [pc, #40]	; (80017b4 <HAL_MspInit+0x60>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	4a04      	ldr	r2, [pc, #16]	; (80017b4 <HAL_MspInit+0x60>)
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40010000 	.word	0x40010000

080017b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017c8:	d114      	bne.n	80017f4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ca:	4b15      	ldr	r3, [pc, #84]	; (8001820 <HAL_TIM_Base_MspInit+0x68>)
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	4a14      	ldr	r2, [pc, #80]	; (8001820 <HAL_TIM_Base_MspInit+0x68>)
 80017d0:	f043 0301 	orr.w	r3, r3, #1
 80017d4:	61d3      	str	r3, [r2, #28]
 80017d6:	4b12      	ldr	r3, [pc, #72]	; (8001820 <HAL_TIM_Base_MspInit+0x68>)
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2100      	movs	r1, #0
 80017e6:	201c      	movs	r0, #28
 80017e8:	f000 fad7 	bl	8001d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017ec:	201c      	movs	r0, #28
 80017ee:	f000 faf0 	bl	8001dd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017f2:	e010      	b.n	8001816 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a0a      	ldr	r2, [pc, #40]	; (8001824 <HAL_TIM_Base_MspInit+0x6c>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d10b      	bne.n	8001816 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017fe:	4b08      	ldr	r3, [pc, #32]	; (8001820 <HAL_TIM_Base_MspInit+0x68>)
 8001800:	69db      	ldr	r3, [r3, #28]
 8001802:	4a07      	ldr	r2, [pc, #28]	; (8001820 <HAL_TIM_Base_MspInit+0x68>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	61d3      	str	r3, [r2, #28]
 800180a:	4b05      	ldr	r3, [pc, #20]	; (8001820 <HAL_TIM_Base_MspInit+0x68>)
 800180c:	69db      	ldr	r3, [r3, #28]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	60bb      	str	r3, [r7, #8]
 8001814:	68bb      	ldr	r3, [r7, #8]
}
 8001816:	bf00      	nop
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40021000 	.word	0x40021000
 8001824:	40000400 	.word	0x40000400

08001828 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b088      	sub	sp, #32
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	f107 0310 	add.w	r3, r7, #16
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a0f      	ldr	r2, [pc, #60]	; (8001880 <HAL_TIM_MspPostInit+0x58>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d117      	bne.n	8001878 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001848:	4b0e      	ldr	r3, [pc, #56]	; (8001884 <HAL_TIM_MspPostInit+0x5c>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	4a0d      	ldr	r2, [pc, #52]	; (8001884 <HAL_TIM_MspPostInit+0x5c>)
 800184e:	f043 0304 	orr.w	r3, r3, #4
 8001852:	6193      	str	r3, [r2, #24]
 8001854:	4b0b      	ldr	r3, [pc, #44]	; (8001884 <HAL_TIM_MspPostInit+0x5c>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	f003 0304 	and.w	r3, r3, #4
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001860:	2340      	movs	r3, #64	; 0x40
 8001862:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001864:	2302      	movs	r3, #2
 8001866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001868:	2302      	movs	r3, #2
 800186a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186c:	f107 0310 	add.w	r3, r7, #16
 8001870:	4619      	mov	r1, r3
 8001872:	4805      	ldr	r0, [pc, #20]	; (8001888 <HAL_TIM_MspPostInit+0x60>)
 8001874:	f000 fac8 	bl	8001e08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001878:	bf00      	nop
 800187a:	3720      	adds	r7, #32
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40000400 	.word	0x40000400
 8001884:	40021000 	.word	0x40021000
 8001888:	40010800 	.word	0x40010800

0800188c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a1b      	ldr	r2, [pc, #108]	; (8001914 <HAL_UART_MspInit+0x88>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d12f      	bne.n	800190c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018ac:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <HAL_UART_MspInit+0x8c>)
 80018ae:	69db      	ldr	r3, [r3, #28]
 80018b0:	4a19      	ldr	r2, [pc, #100]	; (8001918 <HAL_UART_MspInit+0x8c>)
 80018b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018b6:	61d3      	str	r3, [r2, #28]
 80018b8:	4b17      	ldr	r3, [pc, #92]	; (8001918 <HAL_UART_MspInit+0x8c>)
 80018ba:	69db      	ldr	r3, [r3, #28]
 80018bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c4:	4b14      	ldr	r3, [pc, #80]	; (8001918 <HAL_UART_MspInit+0x8c>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	4a13      	ldr	r2, [pc, #76]	; (8001918 <HAL_UART_MspInit+0x8c>)
 80018ca:	f043 0304 	orr.w	r3, r3, #4
 80018ce:	6193      	str	r3, [r2, #24]
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <HAL_UART_MspInit+0x8c>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018dc:	2304      	movs	r3, #4
 80018de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018e4:	2303      	movs	r3, #3
 80018e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e8:	f107 0310 	add.w	r3, r7, #16
 80018ec:	4619      	mov	r1, r3
 80018ee:	480b      	ldr	r0, [pc, #44]	; (800191c <HAL_UART_MspInit+0x90>)
 80018f0:	f000 fa8a 	bl	8001e08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018f4:	2308      	movs	r3, #8
 80018f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001900:	f107 0310 	add.w	r3, r7, #16
 8001904:	4619      	mov	r1, r3
 8001906:	4805      	ldr	r0, [pc, #20]	; (800191c <HAL_UART_MspInit+0x90>)
 8001908:	f000 fa7e 	bl	8001e08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800190c:	bf00      	nop
 800190e:	3720      	adds	r7, #32
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40004400 	.word	0x40004400
 8001918:	40021000 	.word	0x40021000
 800191c:	40010800 	.word	0x40010800

08001920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001924:	e7fe      	b.n	8001924 <NMI_Handler+0x4>

08001926 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800192a:	e7fe      	b.n	800192a <HardFault_Handler+0x4>

0800192c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001930:	e7fe      	b.n	8001930 <MemManage_Handler+0x4>

08001932 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001932:	b480      	push	{r7}
 8001934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001936:	e7fe      	b.n	8001936 <BusFault_Handler+0x4>

08001938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800193c:	e7fe      	b.n	800193c <UsageFault_Handler+0x4>

0800193e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193e:	b480      	push	{r7}
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr

0800194a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800194a:	b480      	push	{r7}
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr

08001956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	46bd      	mov	sp, r7
 800195e:	bc80      	pop	{r7}
 8001960:	4770      	bx	lr

08001962 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001966:	f000 f925 	bl	8001bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001974:	4802      	ldr	r0, [pc, #8]	; (8001980 <TIM2_IRQHandler+0x10>)
 8001976:	f001 f9b1 	bl	8002cdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000168 	.word	0x20000168

08001984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800198c:	4a14      	ldr	r2, [pc, #80]	; (80019e0 <_sbrk+0x5c>)
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <_sbrk+0x60>)
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001998:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <_sbrk+0x64>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <_sbrk+0x64>)
 80019a2:	4a12      	ldr	r2, [pc, #72]	; (80019ec <_sbrk+0x68>)
 80019a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019a6:	4b10      	ldr	r3, [pc, #64]	; (80019e8 <_sbrk+0x64>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d207      	bcs.n	80019c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019b4:	f002 f90c 	bl	8003bd0 <__errno>
 80019b8:	4603      	mov	r3, r0
 80019ba:	220c      	movs	r2, #12
 80019bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019be:	f04f 33ff 	mov.w	r3, #4294967295
 80019c2:	e009      	b.n	80019d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019c4:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <_sbrk+0x64>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ca:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <_sbrk+0x64>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4413      	add	r3, r2
 80019d2:	4a05      	ldr	r2, [pc, #20]	; (80019e8 <_sbrk+0x64>)
 80019d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019d6:	68fb      	ldr	r3, [r7, #12]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20005000 	.word	0x20005000
 80019e4:	00000400 	.word	0x00000400
 80019e8:	200000d8 	.word	0x200000d8
 80019ec:	20000530 	.word	0x20000530

080019f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr

080019fc <setTimer0>:
int timerOut1_counter = 0;

int timerOut2_flag = 0;
int timerOut2_counter = 0;

void setTimer0(int duration){
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	timer0_counter = duration;
 8001a04:	4a05      	ldr	r2, [pc, #20]	; (8001a1c <setTimer0+0x20>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8001a0a:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <setTimer0+0x24>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
};
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	200000e0 	.word	0x200000e0
 8001a20:	200000dc 	.word	0x200000dc

08001a24 <setTimer3>:
};
void setTimer2(int duration){
	timer2_counter = duration;
	timer2_flag = 0;
};
void setTimer3(int duration){
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 8001a2c:	4a05      	ldr	r2, [pc, #20]	; (8001a44 <setTimer3+0x20>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001a32:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <setTimer3+0x24>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
};
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	200000e8 	.word	0x200000e8
 8001a48:	200000e4 	.word	0x200000e4

08001a4c <setTimerOut1>:
void setTimerOut1(int duration){
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
	timerOut1_flag = 0;
 8001a54:	4b05      	ldr	r3, [pc, #20]	; (8001a6c <setTimerOut1+0x20>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
	timerOut1_counter = duration;
 8001a5a:	4a05      	ldr	r2, [pc, #20]	; (8001a70 <setTimerOut1+0x24>)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6013      	str	r3, [r2, #0]
};
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	200000ec 	.word	0x200000ec
 8001a70:	200000f0 	.word	0x200000f0

08001a74 <timerRun0>:
	timerOut2_flag = 0;
	timerOut2_counter = duration;
};


void timerRun0(){
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
	if(timer0_counter > 0 )
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <timerRun0+0x2c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	dd0b      	ble.n	8001a98 <timerRun0+0x24>
	{
		timer0_counter --;
 8001a80:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <timerRun0+0x2c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	3b01      	subs	r3, #1
 8001a86:	4a06      	ldr	r2, [pc, #24]	; (8001aa0 <timerRun0+0x2c>)
 8001a88:	6013      	str	r3, [r2, #0]
		if(timer0_counter <=0){
 8001a8a:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <timerRun0+0x2c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	dc02      	bgt.n	8001a98 <timerRun0+0x24>
			timer0_flag=1;
 8001a92:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <timerRun0+0x30>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	601a      	str	r2, [r3, #0]
		}
	}
};
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	200000e0 	.word	0x200000e0
 8001aa4:	200000dc 	.word	0x200000dc

08001aa8 <timerRun3>:
			timer2_flag=1;
		}
	}
};

void timerRun3(){
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
	if(timer3_counter > 0 )
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <timerRun3+0x2c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	dd0b      	ble.n	8001acc <timerRun3+0x24>
	{
		timer3_counter --;
 8001ab4:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <timerRun3+0x2c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	4a06      	ldr	r2, [pc, #24]	; (8001ad4 <timerRun3+0x2c>)
 8001abc:	6013      	str	r3, [r2, #0]
		if(timer3_counter <=0){
 8001abe:	4b05      	ldr	r3, [pc, #20]	; (8001ad4 <timerRun3+0x2c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	dc02      	bgt.n	8001acc <timerRun3+0x24>
			timer3_flag=1;
 8001ac6:	4b04      	ldr	r3, [pc, #16]	; (8001ad8 <timerRun3+0x30>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	601a      	str	r2, [r3, #0]
		}
	}
};
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr
 8001ad4:	200000e8 	.word	0x200000e8
 8001ad8:	200000e4 	.word	0x200000e4

08001adc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001adc:	480c      	ldr	r0, [pc, #48]	; (8001b10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ade:	490d      	ldr	r1, [pc, #52]	; (8001b14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ae0:	4a0d      	ldr	r2, [pc, #52]	; (8001b18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ae2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ae4:	e002      	b.n	8001aec <LoopCopyDataInit>

08001ae6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ae6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ae8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aea:	3304      	adds	r3, #4

08001aec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001af0:	d3f9      	bcc.n	8001ae6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001af2:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001af4:	4c0a      	ldr	r4, [pc, #40]	; (8001b20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001af6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001af8:	e001      	b.n	8001afe <LoopFillZerobss>

08001afa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001afa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001afc:	3204      	adds	r2, #4

08001afe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001afe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b00:	d3fb      	bcc.n	8001afa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b02:	f7ff ff75 	bl	80019f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b06:	f002 f869 	bl	8003bdc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b0a:	f7ff fa4b 	bl	8000fa4 <main>
  bx lr
 8001b0e:	4770      	bx	lr
  ldr r0, =_sdata
 8001b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b14:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001b18:	0800458c 	.word	0x0800458c
  ldr r2, =_sbss
 8001b1c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001b20:	2000052c 	.word	0x2000052c

08001b24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b24:	e7fe      	b.n	8001b24 <ADC1_2_IRQHandler>
	...

08001b28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <HAL_Init+0x28>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a07      	ldr	r2, [pc, #28]	; (8001b50 <HAL_Init+0x28>)
 8001b32:	f043 0310 	orr.w	r3, r3, #16
 8001b36:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b38:	2003      	movs	r0, #3
 8001b3a:	f000 f923 	bl	8001d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b3e:	200f      	movs	r0, #15
 8001b40:	f000 f808 	bl	8001b54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b44:	f7ff fe06 	bl	8001754 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40022000 	.word	0x40022000

08001b54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b5c:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_InitTick+0x54>)
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	4b12      	ldr	r3, [pc, #72]	; (8001bac <HAL_InitTick+0x58>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	4619      	mov	r1, r3
 8001b66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b72:	4618      	mov	r0, r3
 8001b74:	f000 f93b 	bl	8001dee <HAL_SYSTICK_Config>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e00e      	b.n	8001ba0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b0f      	cmp	r3, #15
 8001b86:	d80a      	bhi.n	8001b9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b90:	f000 f903 	bl	8001d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b94:	4a06      	ldr	r2, [pc, #24]	; (8001bb0 <HAL_InitTick+0x5c>)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	e000      	b.n	8001ba0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20000020 	.word	0x20000020
 8001bac:	20000028 	.word	0x20000028
 8001bb0:	20000024 	.word	0x20000024

08001bb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bb8:	4b05      	ldr	r3, [pc, #20]	; (8001bd0 <HAL_IncTick+0x1c>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <HAL_IncTick+0x20>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	4a03      	ldr	r2, [pc, #12]	; (8001bd4 <HAL_IncTick+0x20>)
 8001bc6:	6013      	str	r3, [r2, #0]
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr
 8001bd0:	20000028 	.word	0x20000028
 8001bd4:	20000518 	.word	0x20000518

08001bd8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  return uwTick;
 8001bdc:	4b02      	ldr	r3, [pc, #8]	; (8001be8 <HAL_GetTick+0x10>)
 8001bde:	681b      	ldr	r3, [r3, #0]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr
 8001be8:	20000518 	.word	0x20000518

08001bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bfc:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <__NVIC_SetPriorityGrouping+0x44>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c02:	68ba      	ldr	r2, [r7, #8]
 8001c04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c08:	4013      	ands	r3, r2
 8001c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c1e:	4a04      	ldr	r2, [pc, #16]	; (8001c30 <__NVIC_SetPriorityGrouping+0x44>)
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	60d3      	str	r3, [r2, #12]
}
 8001c24:	bf00      	nop
 8001c26:	3714      	adds	r7, #20
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c38:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <__NVIC_GetPriorityGrouping+0x18>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	0a1b      	lsrs	r3, r3, #8
 8001c3e:	f003 0307 	and.w	r3, r3, #7
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	e000ed00 	.word	0xe000ed00

08001c50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	db0b      	blt.n	8001c7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	f003 021f 	and.w	r2, r3, #31
 8001c68:	4906      	ldr	r1, [pc, #24]	; (8001c84 <__NVIC_EnableIRQ+0x34>)
 8001c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6e:	095b      	lsrs	r3, r3, #5
 8001c70:	2001      	movs	r0, #1
 8001c72:	fa00 f202 	lsl.w	r2, r0, r2
 8001c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	e000e100 	.word	0xe000e100

08001c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	6039      	str	r1, [r7, #0]
 8001c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	db0a      	blt.n	8001cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	490c      	ldr	r1, [pc, #48]	; (8001cd4 <__NVIC_SetPriority+0x4c>)
 8001ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca6:	0112      	lsls	r2, r2, #4
 8001ca8:	b2d2      	uxtb	r2, r2
 8001caa:	440b      	add	r3, r1
 8001cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb0:	e00a      	b.n	8001cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	4908      	ldr	r1, [pc, #32]	; (8001cd8 <__NVIC_SetPriority+0x50>)
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	f003 030f 	and.w	r3, r3, #15
 8001cbe:	3b04      	subs	r3, #4
 8001cc0:	0112      	lsls	r2, r2, #4
 8001cc2:	b2d2      	uxtb	r2, r2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	761a      	strb	r2, [r3, #24]
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	e000e100 	.word	0xe000e100
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b089      	sub	sp, #36	; 0x24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f003 0307 	and.w	r3, r3, #7
 8001cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	f1c3 0307 	rsb	r3, r3, #7
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	bf28      	it	cs
 8001cfa:	2304      	movcs	r3, #4
 8001cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	3304      	adds	r3, #4
 8001d02:	2b06      	cmp	r3, #6
 8001d04:	d902      	bls.n	8001d0c <NVIC_EncodePriority+0x30>
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	3b03      	subs	r3, #3
 8001d0a:	e000      	b.n	8001d0e <NVIC_EncodePriority+0x32>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d10:	f04f 32ff 	mov.w	r2, #4294967295
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	43da      	mvns	r2, r3
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	401a      	ands	r2, r3
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d24:	f04f 31ff 	mov.w	r1, #4294967295
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2e:	43d9      	mvns	r1, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d34:	4313      	orrs	r3, r2
         );
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3724      	adds	r7, #36	; 0x24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr

08001d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d50:	d301      	bcc.n	8001d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d52:	2301      	movs	r3, #1
 8001d54:	e00f      	b.n	8001d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d56:	4a0a      	ldr	r2, [pc, #40]	; (8001d80 <SysTick_Config+0x40>)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d5e:	210f      	movs	r1, #15
 8001d60:	f04f 30ff 	mov.w	r0, #4294967295
 8001d64:	f7ff ff90 	bl	8001c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d68:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <SysTick_Config+0x40>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d6e:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <SysTick_Config+0x40>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	e000e010 	.word	0xe000e010

08001d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ff2d 	bl	8001bec <__NVIC_SetPriorityGrouping>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	4603      	mov	r3, r0
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
 8001da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dac:	f7ff ff42 	bl	8001c34 <__NVIC_GetPriorityGrouping>
 8001db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	68b9      	ldr	r1, [r7, #8]
 8001db6:	6978      	ldr	r0, [r7, #20]
 8001db8:	f7ff ff90 	bl	8001cdc <NVIC_EncodePriority>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc2:	4611      	mov	r1, r2
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ff5f 	bl	8001c88 <__NVIC_SetPriority>
}
 8001dca:	bf00      	nop
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	4603      	mov	r3, r0
 8001dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff35 	bl	8001c50 <__NVIC_EnableIRQ>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7ff ffa2 	bl	8001d40 <SysTick_Config>
 8001dfc:	4603      	mov	r3, r0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b08b      	sub	sp, #44	; 0x2c
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e12:	2300      	movs	r3, #0
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e16:	2300      	movs	r3, #0
 8001e18:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e1a:	e169      	b.n	80020f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	69fa      	ldr	r2, [r7, #28]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	f040 8158 	bne.w	80020ea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	4a9a      	ldr	r2, [pc, #616]	; (80020a8 <HAL_GPIO_Init+0x2a0>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d05e      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e44:	4a98      	ldr	r2, [pc, #608]	; (80020a8 <HAL_GPIO_Init+0x2a0>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d875      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e4a:	4a98      	ldr	r2, [pc, #608]	; (80020ac <HAL_GPIO_Init+0x2a4>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d058      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e50:	4a96      	ldr	r2, [pc, #600]	; (80020ac <HAL_GPIO_Init+0x2a4>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d86f      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e56:	4a96      	ldr	r2, [pc, #600]	; (80020b0 <HAL_GPIO_Init+0x2a8>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d052      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e5c:	4a94      	ldr	r2, [pc, #592]	; (80020b0 <HAL_GPIO_Init+0x2a8>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d869      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e62:	4a94      	ldr	r2, [pc, #592]	; (80020b4 <HAL_GPIO_Init+0x2ac>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d04c      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e68:	4a92      	ldr	r2, [pc, #584]	; (80020b4 <HAL_GPIO_Init+0x2ac>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d863      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e6e:	4a92      	ldr	r2, [pc, #584]	; (80020b8 <HAL_GPIO_Init+0x2b0>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d046      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e74:	4a90      	ldr	r2, [pc, #576]	; (80020b8 <HAL_GPIO_Init+0x2b0>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d85d      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e7a:	2b12      	cmp	r3, #18
 8001e7c:	d82a      	bhi.n	8001ed4 <HAL_GPIO_Init+0xcc>
 8001e7e:	2b12      	cmp	r3, #18
 8001e80:	d859      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e82:	a201      	add	r2, pc, #4	; (adr r2, 8001e88 <HAL_GPIO_Init+0x80>)
 8001e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e88:	08001f03 	.word	0x08001f03
 8001e8c:	08001edd 	.word	0x08001edd
 8001e90:	08001eef 	.word	0x08001eef
 8001e94:	08001f31 	.word	0x08001f31
 8001e98:	08001f37 	.word	0x08001f37
 8001e9c:	08001f37 	.word	0x08001f37
 8001ea0:	08001f37 	.word	0x08001f37
 8001ea4:	08001f37 	.word	0x08001f37
 8001ea8:	08001f37 	.word	0x08001f37
 8001eac:	08001f37 	.word	0x08001f37
 8001eb0:	08001f37 	.word	0x08001f37
 8001eb4:	08001f37 	.word	0x08001f37
 8001eb8:	08001f37 	.word	0x08001f37
 8001ebc:	08001f37 	.word	0x08001f37
 8001ec0:	08001f37 	.word	0x08001f37
 8001ec4:	08001f37 	.word	0x08001f37
 8001ec8:	08001f37 	.word	0x08001f37
 8001ecc:	08001ee5 	.word	0x08001ee5
 8001ed0:	08001ef9 	.word	0x08001ef9
 8001ed4:	4a79      	ldr	r2, [pc, #484]	; (80020bc <HAL_GPIO_Init+0x2b4>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d013      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001eda:	e02c      	b.n	8001f36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	623b      	str	r3, [r7, #32]
          break;
 8001ee2:	e029      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	3304      	adds	r3, #4
 8001eea:	623b      	str	r3, [r7, #32]
          break;
 8001eec:	e024      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	3308      	adds	r3, #8
 8001ef4:	623b      	str	r3, [r7, #32]
          break;
 8001ef6:	e01f      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	330c      	adds	r3, #12
 8001efe:	623b      	str	r3, [r7, #32]
          break;
 8001f00:	e01a      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d102      	bne.n	8001f10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f0a:	2304      	movs	r3, #4
 8001f0c:	623b      	str	r3, [r7, #32]
          break;
 8001f0e:	e013      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d105      	bne.n	8001f24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f18:	2308      	movs	r3, #8
 8001f1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	69fa      	ldr	r2, [r7, #28]
 8001f20:	611a      	str	r2, [r3, #16]
          break;
 8001f22:	e009      	b.n	8001f38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f24:	2308      	movs	r3, #8
 8001f26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	69fa      	ldr	r2, [r7, #28]
 8001f2c:	615a      	str	r2, [r3, #20]
          break;
 8001f2e:	e003      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f30:	2300      	movs	r3, #0
 8001f32:	623b      	str	r3, [r7, #32]
          break;
 8001f34:	e000      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          break;
 8001f36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	2bff      	cmp	r3, #255	; 0xff
 8001f3c:	d801      	bhi.n	8001f42 <HAL_GPIO_Init+0x13a>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	e001      	b.n	8001f46 <HAL_GPIO_Init+0x13e>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3304      	adds	r3, #4
 8001f46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	2bff      	cmp	r3, #255	; 0xff
 8001f4c:	d802      	bhi.n	8001f54 <HAL_GPIO_Init+0x14c>
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	e002      	b.n	8001f5a <HAL_GPIO_Init+0x152>
 8001f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f56:	3b08      	subs	r3, #8
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	210f      	movs	r1, #15
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	fa01 f303 	lsl.w	r3, r1, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	401a      	ands	r2, r3
 8001f6c:	6a39      	ldr	r1, [r7, #32]
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	fa01 f303 	lsl.w	r3, r1, r3
 8001f74:	431a      	orrs	r2, r3
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f000 80b1 	beq.w	80020ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f88:	4b4d      	ldr	r3, [pc, #308]	; (80020c0 <HAL_GPIO_Init+0x2b8>)
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	4a4c      	ldr	r2, [pc, #304]	; (80020c0 <HAL_GPIO_Init+0x2b8>)
 8001f8e:	f043 0301 	orr.w	r3, r3, #1
 8001f92:	6193      	str	r3, [r2, #24]
 8001f94:	4b4a      	ldr	r3, [pc, #296]	; (80020c0 <HAL_GPIO_Init+0x2b8>)
 8001f96:	699b      	ldr	r3, [r3, #24]
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fa0:	4a48      	ldr	r2, [pc, #288]	; (80020c4 <HAL_GPIO_Init+0x2bc>)
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa4:	089b      	lsrs	r3, r3, #2
 8001fa6:	3302      	adds	r3, #2
 8001fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb0:	f003 0303 	and.w	r3, r3, #3
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	220f      	movs	r2, #15
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a40      	ldr	r2, [pc, #256]	; (80020c8 <HAL_GPIO_Init+0x2c0>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d013      	beq.n	8001ff4 <HAL_GPIO_Init+0x1ec>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a3f      	ldr	r2, [pc, #252]	; (80020cc <HAL_GPIO_Init+0x2c4>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d00d      	beq.n	8001ff0 <HAL_GPIO_Init+0x1e8>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a3e      	ldr	r2, [pc, #248]	; (80020d0 <HAL_GPIO_Init+0x2c8>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d007      	beq.n	8001fec <HAL_GPIO_Init+0x1e4>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a3d      	ldr	r2, [pc, #244]	; (80020d4 <HAL_GPIO_Init+0x2cc>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d101      	bne.n	8001fe8 <HAL_GPIO_Init+0x1e0>
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e006      	b.n	8001ff6 <HAL_GPIO_Init+0x1ee>
 8001fe8:	2304      	movs	r3, #4
 8001fea:	e004      	b.n	8001ff6 <HAL_GPIO_Init+0x1ee>
 8001fec:	2302      	movs	r3, #2
 8001fee:	e002      	b.n	8001ff6 <HAL_GPIO_Init+0x1ee>
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e000      	b.n	8001ff6 <HAL_GPIO_Init+0x1ee>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ff8:	f002 0203 	and.w	r2, r2, #3
 8001ffc:	0092      	lsls	r2, r2, #2
 8001ffe:	4093      	lsls	r3, r2
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	4313      	orrs	r3, r2
 8002004:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002006:	492f      	ldr	r1, [pc, #188]	; (80020c4 <HAL_GPIO_Init+0x2bc>)
 8002008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200a:	089b      	lsrs	r3, r3, #2
 800200c:	3302      	adds	r3, #2
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d006      	beq.n	800202e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002020:	4b2d      	ldr	r3, [pc, #180]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	492c      	ldr	r1, [pc, #176]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	4313      	orrs	r3, r2
 800202a:	600b      	str	r3, [r1, #0]
 800202c:	e006      	b.n	800203c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800202e:	4b2a      	ldr	r3, [pc, #168]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	43db      	mvns	r3, r3
 8002036:	4928      	ldr	r1, [pc, #160]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002038:	4013      	ands	r3, r2
 800203a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d006      	beq.n	8002056 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002048:	4b23      	ldr	r3, [pc, #140]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	4922      	ldr	r1, [pc, #136]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	4313      	orrs	r3, r2
 8002052:	604b      	str	r3, [r1, #4]
 8002054:	e006      	b.n	8002064 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002056:	4b20      	ldr	r3, [pc, #128]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	43db      	mvns	r3, r3
 800205e:	491e      	ldr	r1, [pc, #120]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002060:	4013      	ands	r3, r2
 8002062:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d006      	beq.n	800207e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002070:	4b19      	ldr	r3, [pc, #100]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	4918      	ldr	r1, [pc, #96]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	4313      	orrs	r3, r2
 800207a:	608b      	str	r3, [r1, #8]
 800207c:	e006      	b.n	800208c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800207e:	4b16      	ldr	r3, [pc, #88]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002080:	689a      	ldr	r2, [r3, #8]
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	43db      	mvns	r3, r3
 8002086:	4914      	ldr	r1, [pc, #80]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002088:	4013      	ands	r3, r2
 800208a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d021      	beq.n	80020dc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002098:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	490e      	ldr	r1, [pc, #56]	; (80020d8 <HAL_GPIO_Init+0x2d0>)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	60cb      	str	r3, [r1, #12]
 80020a4:	e021      	b.n	80020ea <HAL_GPIO_Init+0x2e2>
 80020a6:	bf00      	nop
 80020a8:	10320000 	.word	0x10320000
 80020ac:	10310000 	.word	0x10310000
 80020b0:	10220000 	.word	0x10220000
 80020b4:	10210000 	.word	0x10210000
 80020b8:	10120000 	.word	0x10120000
 80020bc:	10110000 	.word	0x10110000
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40010000 	.word	0x40010000
 80020c8:	40010800 	.word	0x40010800
 80020cc:	40010c00 	.word	0x40010c00
 80020d0:	40011000 	.word	0x40011000
 80020d4:	40011400 	.word	0x40011400
 80020d8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020dc:	4b0b      	ldr	r3, [pc, #44]	; (800210c <HAL_GPIO_Init+0x304>)
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	43db      	mvns	r3, r3
 80020e4:	4909      	ldr	r1, [pc, #36]	; (800210c <HAL_GPIO_Init+0x304>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ec:	3301      	adds	r3, #1
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f6:	fa22 f303 	lsr.w	r3, r2, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f47f ae8e 	bne.w	8001e1c <HAL_GPIO_Init+0x14>
  }
}
 8002100:	bf00      	nop
 8002102:	bf00      	nop
 8002104:	372c      	adds	r7, #44	; 0x2c
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr
 800210c:	40010400 	.word	0x40010400

08002110 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	460b      	mov	r3, r1
 800211a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	887b      	ldrh	r3, [r7, #2]
 8002122:	4013      	ands	r3, r2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d002      	beq.n	800212e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002128:	2301      	movs	r3, #1
 800212a:	73fb      	strb	r3, [r7, #15]
 800212c:	e001      	b.n	8002132 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800212e:	2300      	movs	r3, #0
 8002130:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002132:	7bfb      	ldrb	r3, [r7, #15]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr

0800213e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
 8002146:	460b      	mov	r3, r1
 8002148:	807b      	strh	r3, [r7, #2]
 800214a:	4613      	mov	r3, r2
 800214c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800214e:	787b      	ldrb	r3, [r7, #1]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d003      	beq.n	800215c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002154:	887a      	ldrh	r2, [r7, #2]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800215a:	e003      	b.n	8002164 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800215c:	887b      	ldrh	r3, [r7, #2]
 800215e:	041a      	lsls	r2, r3, #16
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	611a      	str	r2, [r3, #16]
}
 8002164:	bf00      	nop
 8002166:	370c      	adds	r7, #12
 8002168:	46bd      	mov	sp, r7
 800216a:	bc80      	pop	{r7}
 800216c:	4770      	bx	lr
	...

08002170 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d101      	bne.n	8002182 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e26c      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 8087 	beq.w	800229e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002190:	4b92      	ldr	r3, [pc, #584]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 030c 	and.w	r3, r3, #12
 8002198:	2b04      	cmp	r3, #4
 800219a:	d00c      	beq.n	80021b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800219c:	4b8f      	ldr	r3, [pc, #572]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 030c 	and.w	r3, r3, #12
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d112      	bne.n	80021ce <HAL_RCC_OscConfig+0x5e>
 80021a8:	4b8c      	ldr	r3, [pc, #560]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021b4:	d10b      	bne.n	80021ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021b6:	4b89      	ldr	r3, [pc, #548]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d06c      	beq.n	800229c <HAL_RCC_OscConfig+0x12c>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d168      	bne.n	800229c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e246      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021d6:	d106      	bne.n	80021e6 <HAL_RCC_OscConfig+0x76>
 80021d8:	4b80      	ldr	r3, [pc, #512]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a7f      	ldr	r2, [pc, #508]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e2:	6013      	str	r3, [r2, #0]
 80021e4:	e02e      	b.n	8002244 <HAL_RCC_OscConfig+0xd4>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10c      	bne.n	8002208 <HAL_RCC_OscConfig+0x98>
 80021ee:	4b7b      	ldr	r3, [pc, #492]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a7a      	ldr	r2, [pc, #488]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021f8:	6013      	str	r3, [r2, #0]
 80021fa:	4b78      	ldr	r3, [pc, #480]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a77      	ldr	r2, [pc, #476]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002200:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002204:	6013      	str	r3, [r2, #0]
 8002206:	e01d      	b.n	8002244 <HAL_RCC_OscConfig+0xd4>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002210:	d10c      	bne.n	800222c <HAL_RCC_OscConfig+0xbc>
 8002212:	4b72      	ldr	r3, [pc, #456]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a71      	ldr	r2, [pc, #452]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800221c:	6013      	str	r3, [r2, #0]
 800221e:	4b6f      	ldr	r3, [pc, #444]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a6e      	ldr	r2, [pc, #440]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002228:	6013      	str	r3, [r2, #0]
 800222a:	e00b      	b.n	8002244 <HAL_RCC_OscConfig+0xd4>
 800222c:	4b6b      	ldr	r3, [pc, #428]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a6a      	ldr	r2, [pc, #424]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002236:	6013      	str	r3, [r2, #0]
 8002238:	4b68      	ldr	r3, [pc, #416]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a67      	ldr	r2, [pc, #412]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 800223e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002242:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d013      	beq.n	8002274 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224c:	f7ff fcc4 	bl	8001bd8 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002254:	f7ff fcc0 	bl	8001bd8 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b64      	cmp	r3, #100	; 0x64
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e1fa      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002266:	4b5d      	ldr	r3, [pc, #372]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d0f0      	beq.n	8002254 <HAL_RCC_OscConfig+0xe4>
 8002272:	e014      	b.n	800229e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002274:	f7ff fcb0 	bl	8001bd8 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800227c:	f7ff fcac 	bl	8001bd8 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b64      	cmp	r3, #100	; 0x64
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e1e6      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800228e:	4b53      	ldr	r3, [pc, #332]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f0      	bne.n	800227c <HAL_RCC_OscConfig+0x10c>
 800229a:	e000      	b.n	800229e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800229c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d063      	beq.n	8002372 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022aa:	4b4c      	ldr	r3, [pc, #304]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f003 030c 	and.w	r3, r3, #12
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00b      	beq.n	80022ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022b6:	4b49      	ldr	r3, [pc, #292]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d11c      	bne.n	80022fc <HAL_RCC_OscConfig+0x18c>
 80022c2:	4b46      	ldr	r3, [pc, #280]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d116      	bne.n	80022fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ce:	4b43      	ldr	r3, [pc, #268]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d005      	beq.n	80022e6 <HAL_RCC_OscConfig+0x176>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d001      	beq.n	80022e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e1ba      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e6:	4b3d      	ldr	r3, [pc, #244]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4939      	ldr	r1, [pc, #228]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022fa:	e03a      	b.n	8002372 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d020      	beq.n	8002346 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002304:	4b36      	ldr	r3, [pc, #216]	; (80023e0 <HAL_RCC_OscConfig+0x270>)
 8002306:	2201      	movs	r2, #1
 8002308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230a:	f7ff fc65 	bl	8001bd8 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002312:	f7ff fc61 	bl	8001bd8 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e19b      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002324:	4b2d      	ldr	r3, [pc, #180]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0f0      	beq.n	8002312 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002330:	4b2a      	ldr	r3, [pc, #168]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	695b      	ldr	r3, [r3, #20]
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	4927      	ldr	r1, [pc, #156]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002340:	4313      	orrs	r3, r2
 8002342:	600b      	str	r3, [r1, #0]
 8002344:	e015      	b.n	8002372 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002346:	4b26      	ldr	r3, [pc, #152]	; (80023e0 <HAL_RCC_OscConfig+0x270>)
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7ff fc44 	bl	8001bd8 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002354:	f7ff fc40 	bl	8001bd8 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e17a      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002366:	4b1d      	ldr	r3, [pc, #116]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0308 	and.w	r3, r3, #8
 800237a:	2b00      	cmp	r3, #0
 800237c:	d03a      	beq.n	80023f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d019      	beq.n	80023ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002386:	4b17      	ldr	r3, [pc, #92]	; (80023e4 <HAL_RCC_OscConfig+0x274>)
 8002388:	2201      	movs	r2, #1
 800238a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800238c:	f7ff fc24 	bl	8001bd8 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002394:	f7ff fc20 	bl	8001bd8 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e15a      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a6:	4b0d      	ldr	r3, [pc, #52]	; (80023dc <HAL_RCC_OscConfig+0x26c>)
 80023a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d0f0      	beq.n	8002394 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023b2:	2001      	movs	r0, #1
 80023b4:	f000 fad8 	bl	8002968 <RCC_Delay>
 80023b8:	e01c      	b.n	80023f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ba:	4b0a      	ldr	r3, [pc, #40]	; (80023e4 <HAL_RCC_OscConfig+0x274>)
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023c0:	f7ff fc0a 	bl	8001bd8 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c6:	e00f      	b.n	80023e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023c8:	f7ff fc06 	bl	8001bd8 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d908      	bls.n	80023e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e140      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
 80023da:	bf00      	nop
 80023dc:	40021000 	.word	0x40021000
 80023e0:	42420000 	.word	0x42420000
 80023e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e8:	4b9e      	ldr	r3, [pc, #632]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80023ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d1e9      	bne.n	80023c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 80a6 	beq.w	800254e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002402:	2300      	movs	r3, #0
 8002404:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002406:	4b97      	ldr	r3, [pc, #604]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d10d      	bne.n	800242e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002412:	4b94      	ldr	r3, [pc, #592]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	4a93      	ldr	r2, [pc, #588]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800241c:	61d3      	str	r3, [r2, #28]
 800241e:	4b91      	ldr	r3, [pc, #580]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002420:	69db      	ldr	r3, [r3, #28]
 8002422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800242a:	2301      	movs	r3, #1
 800242c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242e:	4b8e      	ldr	r3, [pc, #568]	; (8002668 <HAL_RCC_OscConfig+0x4f8>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002436:	2b00      	cmp	r3, #0
 8002438:	d118      	bne.n	800246c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800243a:	4b8b      	ldr	r3, [pc, #556]	; (8002668 <HAL_RCC_OscConfig+0x4f8>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a8a      	ldr	r2, [pc, #552]	; (8002668 <HAL_RCC_OscConfig+0x4f8>)
 8002440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002444:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002446:	f7ff fbc7 	bl	8001bd8 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244e:	f7ff fbc3 	bl	8001bd8 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b64      	cmp	r3, #100	; 0x64
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e0fd      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002460:	4b81      	ldr	r3, [pc, #516]	; (8002668 <HAL_RCC_OscConfig+0x4f8>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f0      	beq.n	800244e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d106      	bne.n	8002482 <HAL_RCC_OscConfig+0x312>
 8002474:	4b7b      	ldr	r3, [pc, #492]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002476:	6a1b      	ldr	r3, [r3, #32]
 8002478:	4a7a      	ldr	r2, [pc, #488]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6213      	str	r3, [r2, #32]
 8002480:	e02d      	b.n	80024de <HAL_RCC_OscConfig+0x36e>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0x334>
 800248a:	4b76      	ldr	r3, [pc, #472]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	4a75      	ldr	r2, [pc, #468]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002490:	f023 0301 	bic.w	r3, r3, #1
 8002494:	6213      	str	r3, [r2, #32]
 8002496:	4b73      	ldr	r3, [pc, #460]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	4a72      	ldr	r2, [pc, #456]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800249c:	f023 0304 	bic.w	r3, r3, #4
 80024a0:	6213      	str	r3, [r2, #32]
 80024a2:	e01c      	b.n	80024de <HAL_RCC_OscConfig+0x36e>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	2b05      	cmp	r3, #5
 80024aa:	d10c      	bne.n	80024c6 <HAL_RCC_OscConfig+0x356>
 80024ac:	4b6d      	ldr	r3, [pc, #436]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	4a6c      	ldr	r2, [pc, #432]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024b2:	f043 0304 	orr.w	r3, r3, #4
 80024b6:	6213      	str	r3, [r2, #32]
 80024b8:	4b6a      	ldr	r3, [pc, #424]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024ba:	6a1b      	ldr	r3, [r3, #32]
 80024bc:	4a69      	ldr	r2, [pc, #420]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024be:	f043 0301 	orr.w	r3, r3, #1
 80024c2:	6213      	str	r3, [r2, #32]
 80024c4:	e00b      	b.n	80024de <HAL_RCC_OscConfig+0x36e>
 80024c6:	4b67      	ldr	r3, [pc, #412]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024c8:	6a1b      	ldr	r3, [r3, #32]
 80024ca:	4a66      	ldr	r2, [pc, #408]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024cc:	f023 0301 	bic.w	r3, r3, #1
 80024d0:	6213      	str	r3, [r2, #32]
 80024d2:	4b64      	ldr	r3, [pc, #400]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	4a63      	ldr	r2, [pc, #396]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80024d8:	f023 0304 	bic.w	r3, r3, #4
 80024dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d015      	beq.n	8002512 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e6:	f7ff fb77 	bl	8001bd8 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ec:	e00a      	b.n	8002504 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ee:	f7ff fb73 	bl	8001bd8 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e0ab      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002504:	4b57      	ldr	r3, [pc, #348]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0ee      	beq.n	80024ee <HAL_RCC_OscConfig+0x37e>
 8002510:	e014      	b.n	800253c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002512:	f7ff fb61 	bl	8001bd8 <HAL_GetTick>
 8002516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002518:	e00a      	b.n	8002530 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800251a:	f7ff fb5d 	bl	8001bd8 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	f241 3288 	movw	r2, #5000	; 0x1388
 8002528:	4293      	cmp	r3, r2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e095      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002530:	4b4c      	ldr	r3, [pc, #304]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1ee      	bne.n	800251a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800253c:	7dfb      	ldrb	r3, [r7, #23]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d105      	bne.n	800254e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002542:	4b48      	ldr	r3, [pc, #288]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002544:	69db      	ldr	r3, [r3, #28]
 8002546:	4a47      	ldr	r2, [pc, #284]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002548:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800254c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	2b00      	cmp	r3, #0
 8002554:	f000 8081 	beq.w	800265a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002558:	4b42      	ldr	r3, [pc, #264]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f003 030c 	and.w	r3, r3, #12
 8002560:	2b08      	cmp	r3, #8
 8002562:	d061      	beq.n	8002628 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69db      	ldr	r3, [r3, #28]
 8002568:	2b02      	cmp	r3, #2
 800256a:	d146      	bne.n	80025fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800256c:	4b3f      	ldr	r3, [pc, #252]	; (800266c <HAL_RCC_OscConfig+0x4fc>)
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002572:	f7ff fb31 	bl	8001bd8 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800257a:	f7ff fb2d 	bl	8001bd8 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e067      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800258c:	4b35      	ldr	r3, [pc, #212]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1f0      	bne.n	800257a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025a0:	d108      	bne.n	80025b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025a2:	4b30      	ldr	r3, [pc, #192]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	492d      	ldr	r1, [pc, #180]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025b4:	4b2b      	ldr	r3, [pc, #172]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a19      	ldr	r1, [r3, #32]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c4:	430b      	orrs	r3, r1
 80025c6:	4927      	ldr	r1, [pc, #156]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025cc:	4b27      	ldr	r3, [pc, #156]	; (800266c <HAL_RCC_OscConfig+0x4fc>)
 80025ce:	2201      	movs	r2, #1
 80025d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d2:	f7ff fb01 	bl	8001bd8 <HAL_GetTick>
 80025d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025d8:	e008      	b.n	80025ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025da:	f7ff fafd 	bl	8001bd8 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d901      	bls.n	80025ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e037      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025ec:	4b1d      	ldr	r3, [pc, #116]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d0f0      	beq.n	80025da <HAL_RCC_OscConfig+0x46a>
 80025f8:	e02f      	b.n	800265a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025fa:	4b1c      	ldr	r3, [pc, #112]	; (800266c <HAL_RCC_OscConfig+0x4fc>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002600:	f7ff faea 	bl	8001bd8 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002608:	f7ff fae6 	bl	8001bd8 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b02      	cmp	r3, #2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e020      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800261a:	4b12      	ldr	r3, [pc, #72]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f0      	bne.n	8002608 <HAL_RCC_OscConfig+0x498>
 8002626:	e018      	b.n	800265a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d101      	bne.n	8002634 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e013      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002634:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <HAL_RCC_OscConfig+0x4f4>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	429a      	cmp	r2, r3
 8002646:	d106      	bne.n	8002656 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002652:	429a      	cmp	r2, r3
 8002654:	d001      	beq.n	800265a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e000      	b.n	800265c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40021000 	.word	0x40021000
 8002668:	40007000 	.word	0x40007000
 800266c:	42420060 	.word	0x42420060

08002670 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e0d0      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002684:	4b6a      	ldr	r3, [pc, #424]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0307 	and.w	r3, r3, #7
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	429a      	cmp	r2, r3
 8002690:	d910      	bls.n	80026b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002692:	4b67      	ldr	r3, [pc, #412]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f023 0207 	bic.w	r2, r3, #7
 800269a:	4965      	ldr	r1, [pc, #404]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	4313      	orrs	r3, r2
 80026a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a2:	4b63      	ldr	r3, [pc, #396]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d001      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0b8      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d020      	beq.n	8002702 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026cc:	4b59      	ldr	r3, [pc, #356]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	4a58      	ldr	r2, [pc, #352]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0308 	and.w	r3, r3, #8
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d005      	beq.n	80026f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026e4:	4b53      	ldr	r3, [pc, #332]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	4a52      	ldr	r2, [pc, #328]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026f0:	4b50      	ldr	r3, [pc, #320]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	494d      	ldr	r1, [pc, #308]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b00      	cmp	r3, #0
 800270c:	d040      	beq.n	8002790 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d107      	bne.n	8002726 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002716:	4b47      	ldr	r3, [pc, #284]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d115      	bne.n	800274e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e07f      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2b02      	cmp	r3, #2
 800272c:	d107      	bne.n	800273e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800272e:	4b41      	ldr	r3, [pc, #260]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d109      	bne.n	800274e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e073      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800273e:	4b3d      	ldr	r3, [pc, #244]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e06b      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800274e:	4b39      	ldr	r3, [pc, #228]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f023 0203 	bic.w	r2, r3, #3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	4936      	ldr	r1, [pc, #216]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 800275c:	4313      	orrs	r3, r2
 800275e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002760:	f7ff fa3a 	bl	8001bd8 <HAL_GetTick>
 8002764:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002766:	e00a      	b.n	800277e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002768:	f7ff fa36 	bl	8001bd8 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	f241 3288 	movw	r2, #5000	; 0x1388
 8002776:	4293      	cmp	r3, r2
 8002778:	d901      	bls.n	800277e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e053      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277e:	4b2d      	ldr	r3, [pc, #180]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f003 020c 	and.w	r2, r3, #12
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	429a      	cmp	r2, r3
 800278e:	d1eb      	bne.n	8002768 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002790:	4b27      	ldr	r3, [pc, #156]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	429a      	cmp	r2, r3
 800279c:	d210      	bcs.n	80027c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279e:	4b24      	ldr	r3, [pc, #144]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 0207 	bic.w	r2, r3, #7
 80027a6:	4922      	ldr	r1, [pc, #136]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ae:	4b20      	ldr	r3, [pc, #128]	; (8002830 <HAL_RCC_ClockConfig+0x1c0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d001      	beq.n	80027c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e032      	b.n	8002826 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d008      	beq.n	80027de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027cc:	4b19      	ldr	r3, [pc, #100]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4916      	ldr	r1, [pc, #88]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	4313      	orrs	r3, r2
 80027dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0308 	and.w	r3, r3, #8
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d009      	beq.n	80027fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027ea:	4b12      	ldr	r3, [pc, #72]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	490e      	ldr	r1, [pc, #56]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027fe:	f000 f821 	bl	8002844 <HAL_RCC_GetSysClockFreq>
 8002802:	4602      	mov	r2, r0
 8002804:	4b0b      	ldr	r3, [pc, #44]	; (8002834 <HAL_RCC_ClockConfig+0x1c4>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	091b      	lsrs	r3, r3, #4
 800280a:	f003 030f 	and.w	r3, r3, #15
 800280e:	490a      	ldr	r1, [pc, #40]	; (8002838 <HAL_RCC_ClockConfig+0x1c8>)
 8002810:	5ccb      	ldrb	r3, [r1, r3]
 8002812:	fa22 f303 	lsr.w	r3, r2, r3
 8002816:	4a09      	ldr	r2, [pc, #36]	; (800283c <HAL_RCC_ClockConfig+0x1cc>)
 8002818:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800281a:	4b09      	ldr	r3, [pc, #36]	; (8002840 <HAL_RCC_ClockConfig+0x1d0>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff f998 	bl	8001b54 <HAL_InitTick>

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40022000 	.word	0x40022000
 8002834:	40021000 	.word	0x40021000
 8002838:	08004538 	.word	0x08004538
 800283c:	20000020 	.word	0x20000020
 8002840:	20000024 	.word	0x20000024

08002844 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002844:	b490      	push	{r4, r7}
 8002846:	b08a      	sub	sp, #40	; 0x28
 8002848:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800284a:	4b2a      	ldr	r3, [pc, #168]	; (80028f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800284c:	1d3c      	adds	r4, r7, #4
 800284e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002850:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002854:	f240 2301 	movw	r3, #513	; 0x201
 8002858:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800285a:	2300      	movs	r3, #0
 800285c:	61fb      	str	r3, [r7, #28]
 800285e:	2300      	movs	r3, #0
 8002860:	61bb      	str	r3, [r7, #24]
 8002862:	2300      	movs	r3, #0
 8002864:	627b      	str	r3, [r7, #36]	; 0x24
 8002866:	2300      	movs	r3, #0
 8002868:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800286a:	2300      	movs	r3, #0
 800286c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800286e:	4b22      	ldr	r3, [pc, #136]	; (80028f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f003 030c 	and.w	r3, r3, #12
 800287a:	2b04      	cmp	r3, #4
 800287c:	d002      	beq.n	8002884 <HAL_RCC_GetSysClockFreq+0x40>
 800287e:	2b08      	cmp	r3, #8
 8002880:	d003      	beq.n	800288a <HAL_RCC_GetSysClockFreq+0x46>
 8002882:	e02d      	b.n	80028e0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002884:	4b1d      	ldr	r3, [pc, #116]	; (80028fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002886:	623b      	str	r3, [r7, #32]
      break;
 8002888:	e02d      	b.n	80028e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	0c9b      	lsrs	r3, r3, #18
 800288e:	f003 030f 	and.w	r3, r3, #15
 8002892:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002896:	4413      	add	r3, r2
 8002898:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800289c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d013      	beq.n	80028d0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028a8:	4b13      	ldr	r3, [pc, #76]	; (80028f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	0c5b      	lsrs	r3, r3, #17
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80028b6:	4413      	add	r3, r2
 80028b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80028bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	4a0e      	ldr	r2, [pc, #56]	; (80028fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80028c2:	fb02 f203 	mul.w	r2, r2, r3
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028cc:	627b      	str	r3, [r7, #36]	; 0x24
 80028ce:	e004      	b.n	80028da <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	4a0b      	ldr	r2, [pc, #44]	; (8002900 <HAL_RCC_GetSysClockFreq+0xbc>)
 80028d4:	fb02 f303 	mul.w	r3, r2, r3
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028dc:	623b      	str	r3, [r7, #32]
      break;
 80028de:	e002      	b.n	80028e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028e0:	4b06      	ldr	r3, [pc, #24]	; (80028fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80028e2:	623b      	str	r3, [r7, #32]
      break;
 80028e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028e6:	6a3b      	ldr	r3, [r7, #32]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3728      	adds	r7, #40	; 0x28
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc90      	pop	{r4, r7}
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	08004528 	.word	0x08004528
 80028f8:	40021000 	.word	0x40021000
 80028fc:	007a1200 	.word	0x007a1200
 8002900:	003d0900 	.word	0x003d0900

08002904 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002908:	4b02      	ldr	r3, [pc, #8]	; (8002914 <HAL_RCC_GetHCLKFreq+0x10>)
 800290a:	681b      	ldr	r3, [r3, #0]
}
 800290c:	4618      	mov	r0, r3
 800290e:	46bd      	mov	sp, r7
 8002910:	bc80      	pop	{r7}
 8002912:	4770      	bx	lr
 8002914:	20000020 	.word	0x20000020

08002918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800291c:	f7ff fff2 	bl	8002904 <HAL_RCC_GetHCLKFreq>
 8002920:	4602      	mov	r2, r0
 8002922:	4b05      	ldr	r3, [pc, #20]	; (8002938 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	0a1b      	lsrs	r3, r3, #8
 8002928:	f003 0307 	and.w	r3, r3, #7
 800292c:	4903      	ldr	r1, [pc, #12]	; (800293c <HAL_RCC_GetPCLK1Freq+0x24>)
 800292e:	5ccb      	ldrb	r3, [r1, r3]
 8002930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002934:	4618      	mov	r0, r3
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40021000 	.word	0x40021000
 800293c:	08004548 	.word	0x08004548

08002940 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002944:	f7ff ffde 	bl	8002904 <HAL_RCC_GetHCLKFreq>
 8002948:	4602      	mov	r2, r0
 800294a:	4b05      	ldr	r3, [pc, #20]	; (8002960 <HAL_RCC_GetPCLK2Freq+0x20>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	0adb      	lsrs	r3, r3, #11
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	4903      	ldr	r1, [pc, #12]	; (8002964 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002956:	5ccb      	ldrb	r3, [r1, r3]
 8002958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800295c:	4618      	mov	r0, r3
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40021000 	.word	0x40021000
 8002964:	08004548 	.word	0x08004548

08002968 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002970:	4b0a      	ldr	r3, [pc, #40]	; (800299c <RCC_Delay+0x34>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a0a      	ldr	r2, [pc, #40]	; (80029a0 <RCC_Delay+0x38>)
 8002976:	fba2 2303 	umull	r2, r3, r2, r3
 800297a:	0a5b      	lsrs	r3, r3, #9
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	fb02 f303 	mul.w	r3, r2, r3
 8002982:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002984:	bf00      	nop
  }
  while (Delay --);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	1e5a      	subs	r2, r3, #1
 800298a:	60fa      	str	r2, [r7, #12]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1f9      	bne.n	8002984 <RCC_Delay+0x1c>
}
 8002990:	bf00      	nop
 8002992:	bf00      	nop
 8002994:	3714      	adds	r7, #20
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr
 800299c:	20000020 	.word	0x20000020
 80029a0:	10624dd3 	.word	0x10624dd3

080029a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e041      	b.n	8002a3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d106      	bne.n	80029d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7fe fef4 	bl	80017b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2202      	movs	r2, #2
 80029d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3304      	adds	r3, #4
 80029e0:	4619      	mov	r1, r3
 80029e2:	4610      	mov	r0, r2
 80029e4:	f000 fc28 	bl	8003238 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d001      	beq.n	8002a5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e03a      	b.n	8002ad2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2202      	movs	r2, #2
 8002a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a18      	ldr	r2, [pc, #96]	; (8002adc <HAL_TIM_Base_Start_IT+0x98>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d00e      	beq.n	8002a9c <HAL_TIM_Base_Start_IT+0x58>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a86:	d009      	beq.n	8002a9c <HAL_TIM_Base_Start_IT+0x58>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a14      	ldr	r2, [pc, #80]	; (8002ae0 <HAL_TIM_Base_Start_IT+0x9c>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d004      	beq.n	8002a9c <HAL_TIM_Base_Start_IT+0x58>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a13      	ldr	r2, [pc, #76]	; (8002ae4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d111      	bne.n	8002ac0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2b06      	cmp	r3, #6
 8002aac:	d010      	beq.n	8002ad0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f042 0201 	orr.w	r2, r2, #1
 8002abc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002abe:	e007      	b.n	8002ad0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f042 0201 	orr.w	r2, r2, #1
 8002ace:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3714      	adds	r7, #20
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr
 8002adc:	40012c00 	.word	0x40012c00
 8002ae0:	40000400 	.word	0x40000400
 8002ae4:	40000800 	.word	0x40000800

08002ae8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e041      	b.n	8002b7e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d106      	bne.n	8002b14 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 f839 	bl	8002b86 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3304      	adds	r3, #4
 8002b24:	4619      	mov	r1, r3
 8002b26:	4610      	mov	r0, r2
 8002b28:	f000 fb86 	bl	8003238 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr

08002b98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d109      	bne.n	8002bbc <HAL_TIM_PWM_Start+0x24>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	bf14      	ite	ne
 8002bb4:	2301      	movne	r3, #1
 8002bb6:	2300      	moveq	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	e022      	b.n	8002c02 <HAL_TIM_PWM_Start+0x6a>
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	2b04      	cmp	r3, #4
 8002bc0:	d109      	bne.n	8002bd6 <HAL_TIM_PWM_Start+0x3e>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	bf14      	ite	ne
 8002bce:	2301      	movne	r3, #1
 8002bd0:	2300      	moveq	r3, #0
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	e015      	b.n	8002c02 <HAL_TIM_PWM_Start+0x6a>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b08      	cmp	r3, #8
 8002bda:	d109      	bne.n	8002bf0 <HAL_TIM_PWM_Start+0x58>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	bf14      	ite	ne
 8002be8:	2301      	movne	r3, #1
 8002bea:	2300      	moveq	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	e008      	b.n	8002c02 <HAL_TIM_PWM_Start+0x6a>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e05e      	b.n	8002cc8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d104      	bne.n	8002c1a <HAL_TIM_PWM_Start+0x82>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2202      	movs	r2, #2
 8002c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c18:	e013      	b.n	8002c42 <HAL_TIM_PWM_Start+0xaa>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	2b04      	cmp	r3, #4
 8002c1e:	d104      	bne.n	8002c2a <HAL_TIM_PWM_Start+0x92>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2202      	movs	r2, #2
 8002c24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c28:	e00b      	b.n	8002c42 <HAL_TIM_PWM_Start+0xaa>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	2b08      	cmp	r3, #8
 8002c2e:	d104      	bne.n	8002c3a <HAL_TIM_PWM_Start+0xa2>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2202      	movs	r2, #2
 8002c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c38:	e003      	b.n	8002c42 <HAL_TIM_PWM_Start+0xaa>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2201      	movs	r2, #1
 8002c48:	6839      	ldr	r1, [r7, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 fd74 	bl	8003738 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a1e      	ldr	r2, [pc, #120]	; (8002cd0 <HAL_TIM_PWM_Start+0x138>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d107      	bne.n	8002c6a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c68:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a18      	ldr	r2, [pc, #96]	; (8002cd0 <HAL_TIM_PWM_Start+0x138>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d00e      	beq.n	8002c92 <HAL_TIM_PWM_Start+0xfa>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c7c:	d009      	beq.n	8002c92 <HAL_TIM_PWM_Start+0xfa>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a14      	ldr	r2, [pc, #80]	; (8002cd4 <HAL_TIM_PWM_Start+0x13c>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d004      	beq.n	8002c92 <HAL_TIM_PWM_Start+0xfa>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a12      	ldr	r2, [pc, #72]	; (8002cd8 <HAL_TIM_PWM_Start+0x140>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d111      	bne.n	8002cb6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2b06      	cmp	r3, #6
 8002ca2:	d010      	beq.n	8002cc6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f042 0201 	orr.w	r2, r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cb4:	e007      	b.n	8002cc6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f042 0201 	orr.w	r2, r2, #1
 8002cc4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	40012c00 	.word	0x40012c00
 8002cd4:	40000400 	.word	0x40000400
 8002cd8:	40000800 	.word	0x40000800

08002cdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d122      	bne.n	8002d38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d11b      	bne.n	8002d38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f06f 0202 	mvn.w	r2, #2
 8002d08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 fa6f 	bl	8003202 <HAL_TIM_IC_CaptureCallback>
 8002d24:	e005      	b.n	8002d32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 fa62 	bl	80031f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 fa71 	bl	8003214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d122      	bne.n	8002d8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d11b      	bne.n	8002d8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f06f 0204 	mvn.w	r2, #4
 8002d5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2202      	movs	r2, #2
 8002d62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 fa45 	bl	8003202 <HAL_TIM_IC_CaptureCallback>
 8002d78:	e005      	b.n	8002d86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 fa38 	bl	80031f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f000 fa47 	bl	8003214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d122      	bne.n	8002de0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	f003 0308 	and.w	r3, r3, #8
 8002da4:	2b08      	cmp	r3, #8
 8002da6:	d11b      	bne.n	8002de0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f06f 0208 	mvn.w	r2, #8
 8002db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2204      	movs	r2, #4
 8002db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 fa1b 	bl	8003202 <HAL_TIM_IC_CaptureCallback>
 8002dcc:	e005      	b.n	8002dda <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 fa0e 	bl	80031f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 fa1d 	bl	8003214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	f003 0310 	and.w	r3, r3, #16
 8002dea:	2b10      	cmp	r3, #16
 8002dec:	d122      	bne.n	8002e34 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	f003 0310 	and.w	r3, r3, #16
 8002df8:	2b10      	cmp	r3, #16
 8002dfa:	d11b      	bne.n	8002e34 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f06f 0210 	mvn.w	r2, #16
 8002e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2208      	movs	r2, #8
 8002e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d003      	beq.n	8002e22 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f9f1 	bl	8003202 <HAL_TIM_IC_CaptureCallback>
 8002e20:	e005      	b.n	8002e2e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 f9e4 	bl	80031f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f000 f9f3 	bl	8003214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d10e      	bne.n	8002e60 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d107      	bne.n	8002e60 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f06f 0201 	mvn.w	r2, #1
 8002e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7fe faba 	bl	80013d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e6a:	2b80      	cmp	r3, #128	; 0x80
 8002e6c:	d10e      	bne.n	8002e8c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e78:	2b80      	cmp	r3, #128	; 0x80
 8002e7a:	d107      	bne.n	8002e8c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 fce1 	bl	800384e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	691b      	ldr	r3, [r3, #16]
 8002e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e96:	2b40      	cmp	r3, #64	; 0x40
 8002e98:	d10e      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ea4:	2b40      	cmp	r3, #64	; 0x40
 8002ea6:	d107      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 f9b7 	bl	8003226 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	f003 0320 	and.w	r3, r3, #32
 8002ec2:	2b20      	cmp	r3, #32
 8002ec4:	d10e      	bne.n	8002ee4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	f003 0320 	and.w	r3, r3, #32
 8002ed0:	2b20      	cmp	r3, #32
 8002ed2:	d107      	bne.n	8002ee4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f06f 0220 	mvn.w	r2, #32
 8002edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 fcac 	bl	800383c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ee4:	bf00      	nop
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d101      	bne.n	8002f06 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002f02:	2302      	movs	r3, #2
 8002f04:	e0ac      	b.n	8003060 <HAL_TIM_PWM_ConfigChannel+0x174>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b0c      	cmp	r3, #12
 8002f12:	f200 809f 	bhi.w	8003054 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002f16:	a201      	add	r2, pc, #4	; (adr r2, 8002f1c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f1c:	08002f51 	.word	0x08002f51
 8002f20:	08003055 	.word	0x08003055
 8002f24:	08003055 	.word	0x08003055
 8002f28:	08003055 	.word	0x08003055
 8002f2c:	08002f91 	.word	0x08002f91
 8002f30:	08003055 	.word	0x08003055
 8002f34:	08003055 	.word	0x08003055
 8002f38:	08003055 	.word	0x08003055
 8002f3c:	08002fd3 	.word	0x08002fd3
 8002f40:	08003055 	.word	0x08003055
 8002f44:	08003055 	.word	0x08003055
 8002f48:	08003055 	.word	0x08003055
 8002f4c:	08003013 	.word	0x08003013
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68b9      	ldr	r1, [r7, #8]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 f9d0 	bl	80032fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	699a      	ldr	r2, [r3, #24]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0208 	orr.w	r2, r2, #8
 8002f6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	699a      	ldr	r2, [r3, #24]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0204 	bic.w	r2, r2, #4
 8002f7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6999      	ldr	r1, [r3, #24]
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	691a      	ldr	r2, [r3, #16]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	619a      	str	r2, [r3, #24]
      break;
 8002f8e:	e062      	b.n	8003056 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68b9      	ldr	r1, [r7, #8]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f000 fa16 	bl	80033c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	699a      	ldr	r2, [r3, #24]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002faa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	699a      	ldr	r2, [r3, #24]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6999      	ldr	r1, [r3, #24]
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	021a      	lsls	r2, r3, #8
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	619a      	str	r2, [r3, #24]
      break;
 8002fd0:	e041      	b.n	8003056 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68b9      	ldr	r1, [r7, #8]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f000 fa5f 	bl	800349c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	69da      	ldr	r2, [r3, #28]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f042 0208 	orr.w	r2, r2, #8
 8002fec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	69da      	ldr	r2, [r3, #28]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 0204 	bic.w	r2, r2, #4
 8002ffc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	69d9      	ldr	r1, [r3, #28]
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	691a      	ldr	r2, [r3, #16]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	61da      	str	r2, [r3, #28]
      break;
 8003010:	e021      	b.n	8003056 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68b9      	ldr	r1, [r7, #8]
 8003018:	4618      	mov	r0, r3
 800301a:	f000 faa9 	bl	8003570 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	69da      	ldr	r2, [r3, #28]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800302c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	69da      	ldr	r2, [r3, #28]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800303c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	69d9      	ldr	r1, [r3, #28]
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	021a      	lsls	r2, r3, #8
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	61da      	str	r2, [r3, #28]
      break;
 8003052:	e000      	b.n	8003056 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003054:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003078:	2b01      	cmp	r3, #1
 800307a:	d101      	bne.n	8003080 <HAL_TIM_ConfigClockSource+0x18>
 800307c:	2302      	movs	r3, #2
 800307e:	e0b3      	b.n	80031e8 <HAL_TIM_ConfigClockSource+0x180>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2202      	movs	r2, #2
 800308c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800309e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030a6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030b8:	d03e      	beq.n	8003138 <HAL_TIM_ConfigClockSource+0xd0>
 80030ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030be:	f200 8087 	bhi.w	80031d0 <HAL_TIM_ConfigClockSource+0x168>
 80030c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c6:	f000 8085 	beq.w	80031d4 <HAL_TIM_ConfigClockSource+0x16c>
 80030ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030ce:	d87f      	bhi.n	80031d0 <HAL_TIM_ConfigClockSource+0x168>
 80030d0:	2b70      	cmp	r3, #112	; 0x70
 80030d2:	d01a      	beq.n	800310a <HAL_TIM_ConfigClockSource+0xa2>
 80030d4:	2b70      	cmp	r3, #112	; 0x70
 80030d6:	d87b      	bhi.n	80031d0 <HAL_TIM_ConfigClockSource+0x168>
 80030d8:	2b60      	cmp	r3, #96	; 0x60
 80030da:	d050      	beq.n	800317e <HAL_TIM_ConfigClockSource+0x116>
 80030dc:	2b60      	cmp	r3, #96	; 0x60
 80030de:	d877      	bhi.n	80031d0 <HAL_TIM_ConfigClockSource+0x168>
 80030e0:	2b50      	cmp	r3, #80	; 0x50
 80030e2:	d03c      	beq.n	800315e <HAL_TIM_ConfigClockSource+0xf6>
 80030e4:	2b50      	cmp	r3, #80	; 0x50
 80030e6:	d873      	bhi.n	80031d0 <HAL_TIM_ConfigClockSource+0x168>
 80030e8:	2b40      	cmp	r3, #64	; 0x40
 80030ea:	d058      	beq.n	800319e <HAL_TIM_ConfigClockSource+0x136>
 80030ec:	2b40      	cmp	r3, #64	; 0x40
 80030ee:	d86f      	bhi.n	80031d0 <HAL_TIM_ConfigClockSource+0x168>
 80030f0:	2b30      	cmp	r3, #48	; 0x30
 80030f2:	d064      	beq.n	80031be <HAL_TIM_ConfigClockSource+0x156>
 80030f4:	2b30      	cmp	r3, #48	; 0x30
 80030f6:	d86b      	bhi.n	80031d0 <HAL_TIM_ConfigClockSource+0x168>
 80030f8:	2b20      	cmp	r3, #32
 80030fa:	d060      	beq.n	80031be <HAL_TIM_ConfigClockSource+0x156>
 80030fc:	2b20      	cmp	r3, #32
 80030fe:	d867      	bhi.n	80031d0 <HAL_TIM_ConfigClockSource+0x168>
 8003100:	2b00      	cmp	r3, #0
 8003102:	d05c      	beq.n	80031be <HAL_TIM_ConfigClockSource+0x156>
 8003104:	2b10      	cmp	r3, #16
 8003106:	d05a      	beq.n	80031be <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003108:	e062      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6899      	ldr	r1, [r3, #8]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	f000 faee 	bl	80036fa <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800312c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	609a      	str	r2, [r3, #8]
      break;
 8003136:	e04e      	b.n	80031d6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6818      	ldr	r0, [r3, #0]
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	6899      	ldr	r1, [r3, #8]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685a      	ldr	r2, [r3, #4]
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	f000 fad7 	bl	80036fa <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800315a:	609a      	str	r2, [r3, #8]
      break;
 800315c:	e03b      	b.n	80031d6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6818      	ldr	r0, [r3, #0]
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	6859      	ldr	r1, [r3, #4]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	461a      	mov	r2, r3
 800316c:	f000 fa4e 	bl	800360c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2150      	movs	r1, #80	; 0x50
 8003176:	4618      	mov	r0, r3
 8003178:	f000 faa5 	bl	80036c6 <TIM_ITRx_SetConfig>
      break;
 800317c:	e02b      	b.n	80031d6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6818      	ldr	r0, [r3, #0]
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	6859      	ldr	r1, [r3, #4]
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	461a      	mov	r2, r3
 800318c:	f000 fa6c 	bl	8003668 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2160      	movs	r1, #96	; 0x60
 8003196:	4618      	mov	r0, r3
 8003198:	f000 fa95 	bl	80036c6 <TIM_ITRx_SetConfig>
      break;
 800319c:	e01b      	b.n	80031d6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6818      	ldr	r0, [r3, #0]
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	6859      	ldr	r1, [r3, #4]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	461a      	mov	r2, r3
 80031ac:	f000 fa2e 	bl	800360c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2140      	movs	r1, #64	; 0x40
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 fa85 	bl	80036c6 <TIM_ITRx_SetConfig>
      break;
 80031bc:	e00b      	b.n	80031d6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4619      	mov	r1, r3
 80031c8:	4610      	mov	r0, r2
 80031ca:	f000 fa7c 	bl	80036c6 <TIM_ITRx_SetConfig>
        break;
 80031ce:	e002      	b.n	80031d6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80031d0:	bf00      	nop
 80031d2:	e000      	b.n	80031d6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80031d4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bc80      	pop	{r7}
 8003200:	4770      	bx	lr

08003202 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	bc80      	pop	{r7}
 8003212:	4770      	bx	lr

08003214 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	bc80      	pop	{r7}
 8003224:	4770      	bx	lr

08003226 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003226:	b480      	push	{r7}
 8003228:	b083      	sub	sp, #12
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800322e:	bf00      	nop
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	bc80      	pop	{r7}
 8003236:	4770      	bx	lr

08003238 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a29      	ldr	r2, [pc, #164]	; (80032f0 <TIM_Base_SetConfig+0xb8>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d00b      	beq.n	8003268 <TIM_Base_SetConfig+0x30>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003256:	d007      	beq.n	8003268 <TIM_Base_SetConfig+0x30>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a26      	ldr	r2, [pc, #152]	; (80032f4 <TIM_Base_SetConfig+0xbc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d003      	beq.n	8003268 <TIM_Base_SetConfig+0x30>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a25      	ldr	r2, [pc, #148]	; (80032f8 <TIM_Base_SetConfig+0xc0>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d108      	bne.n	800327a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800326e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	4313      	orrs	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a1c      	ldr	r2, [pc, #112]	; (80032f0 <TIM_Base_SetConfig+0xb8>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d00b      	beq.n	800329a <TIM_Base_SetConfig+0x62>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003288:	d007      	beq.n	800329a <TIM_Base_SetConfig+0x62>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a19      	ldr	r2, [pc, #100]	; (80032f4 <TIM_Base_SetConfig+0xbc>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d003      	beq.n	800329a <TIM_Base_SetConfig+0x62>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a18      	ldr	r2, [pc, #96]	; (80032f8 <TIM_Base_SetConfig+0xc0>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d108      	bne.n	80032ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4a07      	ldr	r2, [pc, #28]	; (80032f0 <TIM_Base_SetConfig+0xb8>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d103      	bne.n	80032e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	615a      	str	r2, [r3, #20]
}
 80032e6:	bf00      	nop
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr
 80032f0:	40012c00 	.word	0x40012c00
 80032f4:	40000400 	.word	0x40000400
 80032f8:	40000800 	.word	0x40000800

080032fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b087      	sub	sp, #28
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	f023 0201 	bic.w	r2, r3, #1
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800332a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f023 0303 	bic.w	r3, r3, #3
 8003332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	4313      	orrs	r3, r2
 800333c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f023 0302 	bic.w	r3, r3, #2
 8003344:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	4313      	orrs	r3, r2
 800334e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a1c      	ldr	r2, [pc, #112]	; (80033c4 <TIM_OC1_SetConfig+0xc8>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d10c      	bne.n	8003372 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	f023 0308 	bic.w	r3, r3, #8
 800335e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	4313      	orrs	r3, r2
 8003368:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f023 0304 	bic.w	r3, r3, #4
 8003370:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a13      	ldr	r2, [pc, #76]	; (80033c4 <TIM_OC1_SetConfig+0xc8>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d111      	bne.n	800339e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003380:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003388:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	4313      	orrs	r3, r2
 800339c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	621a      	str	r2, [r3, #32]
}
 80033b8:	bf00      	nop
 80033ba:	371c      	adds	r7, #28
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40012c00 	.word	0x40012c00

080033c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b087      	sub	sp, #28
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a1b      	ldr	r3, [r3, #32]
 80033d6:	f023 0210 	bic.w	r2, r3, #16
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	021b      	lsls	r3, r3, #8
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	4313      	orrs	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f023 0320 	bic.w	r3, r3, #32
 8003412:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	011b      	lsls	r3, r3, #4
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	4313      	orrs	r3, r2
 800341e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a1d      	ldr	r2, [pc, #116]	; (8003498 <TIM_OC2_SetConfig+0xd0>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d10d      	bne.n	8003444 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800342e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	4313      	orrs	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003442:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a14      	ldr	r2, [pc, #80]	; (8003498 <TIM_OC2_SetConfig+0xd0>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d113      	bne.n	8003474 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003452:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800345a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685a      	ldr	r2, [r3, #4]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	621a      	str	r2, [r3, #32]
}
 800348e:	bf00      	nop
 8003490:	371c      	adds	r7, #28
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr
 8003498:	40012c00 	.word	0x40012c00

0800349c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800349c:	b480      	push	{r7}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f023 0303 	bic.w	r3, r3, #3
 80034d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	4313      	orrs	r3, r2
 80034dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a1d      	ldr	r2, [pc, #116]	; (800356c <TIM_OC3_SetConfig+0xd0>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d10d      	bne.n	8003516 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003500:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	021b      	lsls	r3, r3, #8
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	4313      	orrs	r3, r2
 800350c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003514:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a14      	ldr	r2, [pc, #80]	; (800356c <TIM_OC3_SetConfig+0xd0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d113      	bne.n	8003546 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800352c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	4313      	orrs	r3, r2
 8003544:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	697a      	ldr	r2, [r7, #20]
 800355e:	621a      	str	r2, [r3, #32]
}
 8003560:	bf00      	nop
 8003562:	371c      	adds	r7, #28
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40012c00 	.word	0x40012c00

08003570 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800359e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	031b      	lsls	r3, r3, #12
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a0f      	ldr	r2, [pc, #60]	; (8003608 <TIM_OC4_SetConfig+0x98>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d109      	bne.n	80035e4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	695b      	ldr	r3, [r3, #20]
 80035dc:	019b      	lsls	r3, r3, #6
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	621a      	str	r2, [r3, #32]
}
 80035fe:	bf00      	nop
 8003600:	371c      	adds	r7, #28
 8003602:	46bd      	mov	sp, r7
 8003604:	bc80      	pop	{r7}
 8003606:	4770      	bx	lr
 8003608:	40012c00 	.word	0x40012c00

0800360c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800360c:	b480      	push	{r7}
 800360e:	b087      	sub	sp, #28
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	f023 0201 	bic.w	r2, r3, #1
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003636:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	4313      	orrs	r3, r2
 8003640:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	f023 030a 	bic.w	r3, r3, #10
 8003648:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	4313      	orrs	r3, r2
 8003650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	621a      	str	r2, [r3, #32]
}
 800365e:	bf00      	nop
 8003660:	371c      	adds	r7, #28
 8003662:	46bd      	mov	sp, r7
 8003664:	bc80      	pop	{r7}
 8003666:	4770      	bx	lr

08003668 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	f023 0210 	bic.w	r2, r3, #16
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003692:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	031b      	lsls	r3, r3, #12
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	4313      	orrs	r3, r2
 800369c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036a4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	011b      	lsls	r3, r3, #4
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	621a      	str	r2, [r3, #32]
}
 80036bc:	bf00      	nop
 80036be:	371c      	adds	r7, #28
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bc80      	pop	{r7}
 80036c4:	4770      	bx	lr

080036c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b085      	sub	sp, #20
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	f043 0307 	orr.w	r3, r3, #7
 80036e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	609a      	str	r2, [r3, #8]
}
 80036f0:	bf00      	nop
 80036f2:	3714      	adds	r7, #20
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bc80      	pop	{r7}
 80036f8:	4770      	bx	lr

080036fa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b087      	sub	sp, #28
 80036fe:	af00      	add	r7, sp, #0
 8003700:	60f8      	str	r0, [r7, #12]
 8003702:	60b9      	str	r1, [r7, #8]
 8003704:	607a      	str	r2, [r7, #4]
 8003706:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003714:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	021a      	lsls	r2, r3, #8
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	431a      	orrs	r2, r3
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	4313      	orrs	r3, r2
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	4313      	orrs	r3, r2
 8003726:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	609a      	str	r2, [r3, #8]
}
 800372e:	bf00      	nop
 8003730:	371c      	adds	r7, #28
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr

08003738 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003738:	b480      	push	{r7}
 800373a:	b087      	sub	sp, #28
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	f003 031f 	and.w	r3, r3, #31
 800374a:	2201      	movs	r2, #1
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a1a      	ldr	r2, [r3, #32]
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	43db      	mvns	r3, r3
 800375a:	401a      	ands	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a1a      	ldr	r2, [r3, #32]
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f003 031f 	and.w	r3, r3, #31
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	fa01 f303 	lsl.w	r3, r1, r3
 8003770:	431a      	orrs	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	621a      	str	r2, [r3, #32]
}
 8003776:	bf00      	nop
 8003778:	371c      	adds	r7, #28
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr

08003780 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003780:	b480      	push	{r7}
 8003782:	b085      	sub	sp, #20
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003790:	2b01      	cmp	r3, #1
 8003792:	d101      	bne.n	8003798 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003794:	2302      	movs	r3, #2
 8003796:	e046      	b.n	8003826 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2202      	movs	r2, #2
 80037a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a16      	ldr	r2, [pc, #88]	; (8003830 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d00e      	beq.n	80037fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e4:	d009      	beq.n	80037fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a12      	ldr	r2, [pc, #72]	; (8003834 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d004      	beq.n	80037fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a10      	ldr	r2, [pc, #64]	; (8003838 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d10c      	bne.n	8003814 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003800:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	4313      	orrs	r3, r2
 800380a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr
 8003830:	40012c00 	.word	0x40012c00
 8003834:	40000400 	.word	0x40000400
 8003838:	40000800 	.word	0x40000800

0800383c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr

0800384e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr

08003860 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e03f      	b.n	80038f2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d106      	bne.n	800388c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f7fe f800 	bl	800188c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2224      	movs	r2, #36	; 0x24
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68da      	ldr	r2, [r3, #12]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 f905 	bl	8003ab4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	695a      	ldr	r2, [r3, #20]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68da      	ldr	r2, [r3, #12]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b08a      	sub	sp, #40	; 0x28
 80038fe:	af02      	add	r7, sp, #8
 8003900:	60f8      	str	r0, [r7, #12]
 8003902:	60b9      	str	r1, [r7, #8]
 8003904:	603b      	str	r3, [r7, #0]
 8003906:	4613      	mov	r3, r2
 8003908:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800390a:	2300      	movs	r3, #0
 800390c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b20      	cmp	r3, #32
 8003918:	d17c      	bne.n	8003a14 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d002      	beq.n	8003926 <HAL_UART_Transmit+0x2c>
 8003920:	88fb      	ldrh	r3, [r7, #6]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d101      	bne.n	800392a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e075      	b.n	8003a16 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003930:	2b01      	cmp	r3, #1
 8003932:	d101      	bne.n	8003938 <HAL_UART_Transmit+0x3e>
 8003934:	2302      	movs	r3, #2
 8003936:	e06e      	b.n	8003a16 <HAL_UART_Transmit+0x11c>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2221      	movs	r2, #33	; 0x21
 800394a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800394e:	f7fe f943 	bl	8001bd8 <HAL_GetTick>
 8003952:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	88fa      	ldrh	r2, [r7, #6]
 8003958:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	88fa      	ldrh	r2, [r7, #6]
 800395e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003968:	d108      	bne.n	800397c <HAL_UART_Transmit+0x82>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d104      	bne.n	800397c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003972:	2300      	movs	r3, #0
 8003974:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	e003      	b.n	8003984 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003980:	2300      	movs	r3, #0
 8003982:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800398c:	e02a      	b.n	80039e4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	2200      	movs	r2, #0
 8003996:	2180      	movs	r1, #128	; 0x80
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f000 f840 	bl	8003a1e <UART_WaitOnFlagUntilTimeout>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d001      	beq.n	80039a8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e036      	b.n	8003a16 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10b      	bne.n	80039c6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	461a      	mov	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	3302      	adds	r3, #2
 80039c2:	61bb      	str	r3, [r7, #24]
 80039c4:	e007      	b.n	80039d6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	781a      	ldrb	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	3301      	adds	r3, #1
 80039d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039da:	b29b      	uxth	r3, r3
 80039dc:	3b01      	subs	r3, #1
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1cf      	bne.n	800398e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	9300      	str	r3, [sp, #0]
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	2200      	movs	r2, #0
 80039f6:	2140      	movs	r1, #64	; 0x40
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f000 f810 	bl	8003a1e <UART_WaitOnFlagUntilTimeout>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d001      	beq.n	8003a08 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e006      	b.n	8003a16 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003a10:	2300      	movs	r3, #0
 8003a12:	e000      	b.n	8003a16 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003a14:	2302      	movs	r3, #2
  }
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3720      	adds	r7, #32
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b084      	sub	sp, #16
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	60f8      	str	r0, [r7, #12]
 8003a26:	60b9      	str	r1, [r7, #8]
 8003a28:	603b      	str	r3, [r7, #0]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a2e:	e02c      	b.n	8003a8a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a36:	d028      	beq.n	8003a8a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d007      	beq.n	8003a4e <UART_WaitOnFlagUntilTimeout+0x30>
 8003a3e:	f7fe f8cb 	bl	8001bd8 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d21d      	bcs.n	8003a8a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68da      	ldr	r2, [r3, #12]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a5c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	695a      	ldr	r2, [r3, #20]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 0201 	bic.w	r2, r2, #1
 8003a6c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2220      	movs	r2, #32
 8003a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2220      	movs	r2, #32
 8003a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e00f      	b.n	8003aaa <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4013      	ands	r3, r2
 8003a94:	68ba      	ldr	r2, [r7, #8]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	bf0c      	ite	eq
 8003a9a:	2301      	moveq	r3, #1
 8003a9c:	2300      	movne	r3, #0
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	79fb      	ldrb	r3, [r7, #7]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d0c3      	beq.n	8003a30 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
	...

08003ab4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689a      	ldr	r2, [r3, #8]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003aee:	f023 030c 	bic.w	r3, r3, #12
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6812      	ldr	r2, [r2, #0]
 8003af6:	68b9      	ldr	r1, [r7, #8]
 8003af8:	430b      	orrs	r3, r1
 8003afa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	699a      	ldr	r2, [r3, #24]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a2c      	ldr	r2, [pc, #176]	; (8003bc8 <UART_SetConfig+0x114>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d103      	bne.n	8003b24 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003b1c:	f7fe ff10 	bl	8002940 <HAL_RCC_GetPCLK2Freq>
 8003b20:	60f8      	str	r0, [r7, #12]
 8003b22:	e002      	b.n	8003b2a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003b24:	f7fe fef8 	bl	8002918 <HAL_RCC_GetPCLK1Freq>
 8003b28:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	4413      	add	r3, r2
 8003b32:	009a      	lsls	r2, r3, #2
 8003b34:	441a      	add	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b40:	4a22      	ldr	r2, [pc, #136]	; (8003bcc <UART_SetConfig+0x118>)
 8003b42:	fba2 2303 	umull	r2, r3, r2, r3
 8003b46:	095b      	lsrs	r3, r3, #5
 8003b48:	0119      	lsls	r1, r3, #4
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	009a      	lsls	r2, r3, #2
 8003b54:	441a      	add	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b60:	4b1a      	ldr	r3, [pc, #104]	; (8003bcc <UART_SetConfig+0x118>)
 8003b62:	fba3 0302 	umull	r0, r3, r3, r2
 8003b66:	095b      	lsrs	r3, r3, #5
 8003b68:	2064      	movs	r0, #100	; 0x64
 8003b6a:	fb00 f303 	mul.w	r3, r0, r3
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	011b      	lsls	r3, r3, #4
 8003b72:	3332      	adds	r3, #50	; 0x32
 8003b74:	4a15      	ldr	r2, [pc, #84]	; (8003bcc <UART_SetConfig+0x118>)
 8003b76:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7a:	095b      	lsrs	r3, r3, #5
 8003b7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b80:	4419      	add	r1, r3
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	4613      	mov	r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	4413      	add	r3, r2
 8003b8a:	009a      	lsls	r2, r3, #2
 8003b8c:	441a      	add	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b98:	4b0c      	ldr	r3, [pc, #48]	; (8003bcc <UART_SetConfig+0x118>)
 8003b9a:	fba3 0302 	umull	r0, r3, r3, r2
 8003b9e:	095b      	lsrs	r3, r3, #5
 8003ba0:	2064      	movs	r0, #100	; 0x64
 8003ba2:	fb00 f303 	mul.w	r3, r0, r3
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	3332      	adds	r3, #50	; 0x32
 8003bac:	4a07      	ldr	r2, [pc, #28]	; (8003bcc <UART_SetConfig+0x118>)
 8003bae:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb2:	095b      	lsrs	r3, r3, #5
 8003bb4:	f003 020f 	and.w	r2, r3, #15
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	440a      	add	r2, r1
 8003bbe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003bc0:	bf00      	nop
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40013800 	.word	0x40013800
 8003bcc:	51eb851f 	.word	0x51eb851f

08003bd0 <__errno>:
 8003bd0:	4b01      	ldr	r3, [pc, #4]	; (8003bd8 <__errno+0x8>)
 8003bd2:	6818      	ldr	r0, [r3, #0]
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	2000002c 	.word	0x2000002c

08003bdc <__libc_init_array>:
 8003bdc:	b570      	push	{r4, r5, r6, lr}
 8003bde:	2600      	movs	r6, #0
 8003be0:	4d0c      	ldr	r5, [pc, #48]	; (8003c14 <__libc_init_array+0x38>)
 8003be2:	4c0d      	ldr	r4, [pc, #52]	; (8003c18 <__libc_init_array+0x3c>)
 8003be4:	1b64      	subs	r4, r4, r5
 8003be6:	10a4      	asrs	r4, r4, #2
 8003be8:	42a6      	cmp	r6, r4
 8003bea:	d109      	bne.n	8003c00 <__libc_init_array+0x24>
 8003bec:	f000 fc5c 	bl	80044a8 <_init>
 8003bf0:	2600      	movs	r6, #0
 8003bf2:	4d0a      	ldr	r5, [pc, #40]	; (8003c1c <__libc_init_array+0x40>)
 8003bf4:	4c0a      	ldr	r4, [pc, #40]	; (8003c20 <__libc_init_array+0x44>)
 8003bf6:	1b64      	subs	r4, r4, r5
 8003bf8:	10a4      	asrs	r4, r4, #2
 8003bfa:	42a6      	cmp	r6, r4
 8003bfc:	d105      	bne.n	8003c0a <__libc_init_array+0x2e>
 8003bfe:	bd70      	pop	{r4, r5, r6, pc}
 8003c00:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c04:	4798      	blx	r3
 8003c06:	3601      	adds	r6, #1
 8003c08:	e7ee      	b.n	8003be8 <__libc_init_array+0xc>
 8003c0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c0e:	4798      	blx	r3
 8003c10:	3601      	adds	r6, #1
 8003c12:	e7f2      	b.n	8003bfa <__libc_init_array+0x1e>
 8003c14:	08004584 	.word	0x08004584
 8003c18:	08004584 	.word	0x08004584
 8003c1c:	08004584 	.word	0x08004584
 8003c20:	08004588 	.word	0x08004588

08003c24 <memset>:
 8003c24:	4603      	mov	r3, r0
 8003c26:	4402      	add	r2, r0
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d100      	bne.n	8003c2e <memset+0xa>
 8003c2c:	4770      	bx	lr
 8003c2e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c32:	e7f9      	b.n	8003c28 <memset+0x4>

08003c34 <siprintf>:
 8003c34:	b40e      	push	{r1, r2, r3}
 8003c36:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003c3a:	b500      	push	{lr}
 8003c3c:	b09c      	sub	sp, #112	; 0x70
 8003c3e:	ab1d      	add	r3, sp, #116	; 0x74
 8003c40:	9002      	str	r0, [sp, #8]
 8003c42:	9006      	str	r0, [sp, #24]
 8003c44:	9107      	str	r1, [sp, #28]
 8003c46:	9104      	str	r1, [sp, #16]
 8003c48:	4808      	ldr	r0, [pc, #32]	; (8003c6c <siprintf+0x38>)
 8003c4a:	4909      	ldr	r1, [pc, #36]	; (8003c70 <siprintf+0x3c>)
 8003c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c50:	9105      	str	r1, [sp, #20]
 8003c52:	6800      	ldr	r0, [r0, #0]
 8003c54:	a902      	add	r1, sp, #8
 8003c56:	9301      	str	r3, [sp, #4]
 8003c58:	f000 f868 	bl	8003d2c <_svfiprintf_r>
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	9b02      	ldr	r3, [sp, #8]
 8003c60:	701a      	strb	r2, [r3, #0]
 8003c62:	b01c      	add	sp, #112	; 0x70
 8003c64:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c68:	b003      	add	sp, #12
 8003c6a:	4770      	bx	lr
 8003c6c:	2000002c 	.word	0x2000002c
 8003c70:	ffff0208 	.word	0xffff0208

08003c74 <__ssputs_r>:
 8003c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c78:	688e      	ldr	r6, [r1, #8]
 8003c7a:	4682      	mov	sl, r0
 8003c7c:	429e      	cmp	r6, r3
 8003c7e:	460c      	mov	r4, r1
 8003c80:	4690      	mov	r8, r2
 8003c82:	461f      	mov	r7, r3
 8003c84:	d838      	bhi.n	8003cf8 <__ssputs_r+0x84>
 8003c86:	898a      	ldrh	r2, [r1, #12]
 8003c88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003c8c:	d032      	beq.n	8003cf4 <__ssputs_r+0x80>
 8003c8e:	6825      	ldr	r5, [r4, #0]
 8003c90:	6909      	ldr	r1, [r1, #16]
 8003c92:	3301      	adds	r3, #1
 8003c94:	eba5 0901 	sub.w	r9, r5, r1
 8003c98:	6965      	ldr	r5, [r4, #20]
 8003c9a:	444b      	add	r3, r9
 8003c9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ca0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ca4:	106d      	asrs	r5, r5, #1
 8003ca6:	429d      	cmp	r5, r3
 8003ca8:	bf38      	it	cc
 8003caa:	461d      	movcc	r5, r3
 8003cac:	0553      	lsls	r3, r2, #21
 8003cae:	d531      	bpl.n	8003d14 <__ssputs_r+0xa0>
 8003cb0:	4629      	mov	r1, r5
 8003cb2:	f000 fb53 	bl	800435c <_malloc_r>
 8003cb6:	4606      	mov	r6, r0
 8003cb8:	b950      	cbnz	r0, 8003cd0 <__ssputs_r+0x5c>
 8003cba:	230c      	movs	r3, #12
 8003cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc0:	f8ca 3000 	str.w	r3, [sl]
 8003cc4:	89a3      	ldrh	r3, [r4, #12]
 8003cc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cca:	81a3      	strh	r3, [r4, #12]
 8003ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cd0:	464a      	mov	r2, r9
 8003cd2:	6921      	ldr	r1, [r4, #16]
 8003cd4:	f000 face 	bl	8004274 <memcpy>
 8003cd8:	89a3      	ldrh	r3, [r4, #12]
 8003cda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003cde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ce2:	81a3      	strh	r3, [r4, #12]
 8003ce4:	6126      	str	r6, [r4, #16]
 8003ce6:	444e      	add	r6, r9
 8003ce8:	6026      	str	r6, [r4, #0]
 8003cea:	463e      	mov	r6, r7
 8003cec:	6165      	str	r5, [r4, #20]
 8003cee:	eba5 0509 	sub.w	r5, r5, r9
 8003cf2:	60a5      	str	r5, [r4, #8]
 8003cf4:	42be      	cmp	r6, r7
 8003cf6:	d900      	bls.n	8003cfa <__ssputs_r+0x86>
 8003cf8:	463e      	mov	r6, r7
 8003cfa:	4632      	mov	r2, r6
 8003cfc:	4641      	mov	r1, r8
 8003cfe:	6820      	ldr	r0, [r4, #0]
 8003d00:	f000 fac6 	bl	8004290 <memmove>
 8003d04:	68a3      	ldr	r3, [r4, #8]
 8003d06:	6822      	ldr	r2, [r4, #0]
 8003d08:	1b9b      	subs	r3, r3, r6
 8003d0a:	4432      	add	r2, r6
 8003d0c:	2000      	movs	r0, #0
 8003d0e:	60a3      	str	r3, [r4, #8]
 8003d10:	6022      	str	r2, [r4, #0]
 8003d12:	e7db      	b.n	8003ccc <__ssputs_r+0x58>
 8003d14:	462a      	mov	r2, r5
 8003d16:	f000 fb7b 	bl	8004410 <_realloc_r>
 8003d1a:	4606      	mov	r6, r0
 8003d1c:	2800      	cmp	r0, #0
 8003d1e:	d1e1      	bne.n	8003ce4 <__ssputs_r+0x70>
 8003d20:	4650      	mov	r0, sl
 8003d22:	6921      	ldr	r1, [r4, #16]
 8003d24:	f000 face 	bl	80042c4 <_free_r>
 8003d28:	e7c7      	b.n	8003cba <__ssputs_r+0x46>
	...

08003d2c <_svfiprintf_r>:
 8003d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d30:	4698      	mov	r8, r3
 8003d32:	898b      	ldrh	r3, [r1, #12]
 8003d34:	4607      	mov	r7, r0
 8003d36:	061b      	lsls	r3, r3, #24
 8003d38:	460d      	mov	r5, r1
 8003d3a:	4614      	mov	r4, r2
 8003d3c:	b09d      	sub	sp, #116	; 0x74
 8003d3e:	d50e      	bpl.n	8003d5e <_svfiprintf_r+0x32>
 8003d40:	690b      	ldr	r3, [r1, #16]
 8003d42:	b963      	cbnz	r3, 8003d5e <_svfiprintf_r+0x32>
 8003d44:	2140      	movs	r1, #64	; 0x40
 8003d46:	f000 fb09 	bl	800435c <_malloc_r>
 8003d4a:	6028      	str	r0, [r5, #0]
 8003d4c:	6128      	str	r0, [r5, #16]
 8003d4e:	b920      	cbnz	r0, 8003d5a <_svfiprintf_r+0x2e>
 8003d50:	230c      	movs	r3, #12
 8003d52:	603b      	str	r3, [r7, #0]
 8003d54:	f04f 30ff 	mov.w	r0, #4294967295
 8003d58:	e0d1      	b.n	8003efe <_svfiprintf_r+0x1d2>
 8003d5a:	2340      	movs	r3, #64	; 0x40
 8003d5c:	616b      	str	r3, [r5, #20]
 8003d5e:	2300      	movs	r3, #0
 8003d60:	9309      	str	r3, [sp, #36]	; 0x24
 8003d62:	2320      	movs	r3, #32
 8003d64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d68:	2330      	movs	r3, #48	; 0x30
 8003d6a:	f04f 0901 	mov.w	r9, #1
 8003d6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d72:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003f18 <_svfiprintf_r+0x1ec>
 8003d76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d7a:	4623      	mov	r3, r4
 8003d7c:	469a      	mov	sl, r3
 8003d7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d82:	b10a      	cbz	r2, 8003d88 <_svfiprintf_r+0x5c>
 8003d84:	2a25      	cmp	r2, #37	; 0x25
 8003d86:	d1f9      	bne.n	8003d7c <_svfiprintf_r+0x50>
 8003d88:	ebba 0b04 	subs.w	fp, sl, r4
 8003d8c:	d00b      	beq.n	8003da6 <_svfiprintf_r+0x7a>
 8003d8e:	465b      	mov	r3, fp
 8003d90:	4622      	mov	r2, r4
 8003d92:	4629      	mov	r1, r5
 8003d94:	4638      	mov	r0, r7
 8003d96:	f7ff ff6d 	bl	8003c74 <__ssputs_r>
 8003d9a:	3001      	adds	r0, #1
 8003d9c:	f000 80aa 	beq.w	8003ef4 <_svfiprintf_r+0x1c8>
 8003da0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003da2:	445a      	add	r2, fp
 8003da4:	9209      	str	r2, [sp, #36]	; 0x24
 8003da6:	f89a 3000 	ldrb.w	r3, [sl]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f000 80a2 	beq.w	8003ef4 <_svfiprintf_r+0x1c8>
 8003db0:	2300      	movs	r3, #0
 8003db2:	f04f 32ff 	mov.w	r2, #4294967295
 8003db6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dba:	f10a 0a01 	add.w	sl, sl, #1
 8003dbe:	9304      	str	r3, [sp, #16]
 8003dc0:	9307      	str	r3, [sp, #28]
 8003dc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003dc6:	931a      	str	r3, [sp, #104]	; 0x68
 8003dc8:	4654      	mov	r4, sl
 8003dca:	2205      	movs	r2, #5
 8003dcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dd0:	4851      	ldr	r0, [pc, #324]	; (8003f18 <_svfiprintf_r+0x1ec>)
 8003dd2:	f000 fa41 	bl	8004258 <memchr>
 8003dd6:	9a04      	ldr	r2, [sp, #16]
 8003dd8:	b9d8      	cbnz	r0, 8003e12 <_svfiprintf_r+0xe6>
 8003dda:	06d0      	lsls	r0, r2, #27
 8003ddc:	bf44      	itt	mi
 8003dde:	2320      	movmi	r3, #32
 8003de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003de4:	0711      	lsls	r1, r2, #28
 8003de6:	bf44      	itt	mi
 8003de8:	232b      	movmi	r3, #43	; 0x2b
 8003dea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003dee:	f89a 3000 	ldrb.w	r3, [sl]
 8003df2:	2b2a      	cmp	r3, #42	; 0x2a
 8003df4:	d015      	beq.n	8003e22 <_svfiprintf_r+0xf6>
 8003df6:	4654      	mov	r4, sl
 8003df8:	2000      	movs	r0, #0
 8003dfa:	f04f 0c0a 	mov.w	ip, #10
 8003dfe:	9a07      	ldr	r2, [sp, #28]
 8003e00:	4621      	mov	r1, r4
 8003e02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e06:	3b30      	subs	r3, #48	; 0x30
 8003e08:	2b09      	cmp	r3, #9
 8003e0a:	d94e      	bls.n	8003eaa <_svfiprintf_r+0x17e>
 8003e0c:	b1b0      	cbz	r0, 8003e3c <_svfiprintf_r+0x110>
 8003e0e:	9207      	str	r2, [sp, #28]
 8003e10:	e014      	b.n	8003e3c <_svfiprintf_r+0x110>
 8003e12:	eba0 0308 	sub.w	r3, r0, r8
 8003e16:	fa09 f303 	lsl.w	r3, r9, r3
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	46a2      	mov	sl, r4
 8003e1e:	9304      	str	r3, [sp, #16]
 8003e20:	e7d2      	b.n	8003dc8 <_svfiprintf_r+0x9c>
 8003e22:	9b03      	ldr	r3, [sp, #12]
 8003e24:	1d19      	adds	r1, r3, #4
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	9103      	str	r1, [sp, #12]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	bfbb      	ittet	lt
 8003e2e:	425b      	neglt	r3, r3
 8003e30:	f042 0202 	orrlt.w	r2, r2, #2
 8003e34:	9307      	strge	r3, [sp, #28]
 8003e36:	9307      	strlt	r3, [sp, #28]
 8003e38:	bfb8      	it	lt
 8003e3a:	9204      	strlt	r2, [sp, #16]
 8003e3c:	7823      	ldrb	r3, [r4, #0]
 8003e3e:	2b2e      	cmp	r3, #46	; 0x2e
 8003e40:	d10c      	bne.n	8003e5c <_svfiprintf_r+0x130>
 8003e42:	7863      	ldrb	r3, [r4, #1]
 8003e44:	2b2a      	cmp	r3, #42	; 0x2a
 8003e46:	d135      	bne.n	8003eb4 <_svfiprintf_r+0x188>
 8003e48:	9b03      	ldr	r3, [sp, #12]
 8003e4a:	3402      	adds	r4, #2
 8003e4c:	1d1a      	adds	r2, r3, #4
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	9203      	str	r2, [sp, #12]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	bfb8      	it	lt
 8003e56:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e5a:	9305      	str	r3, [sp, #20]
 8003e5c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003f28 <_svfiprintf_r+0x1fc>
 8003e60:	2203      	movs	r2, #3
 8003e62:	4650      	mov	r0, sl
 8003e64:	7821      	ldrb	r1, [r4, #0]
 8003e66:	f000 f9f7 	bl	8004258 <memchr>
 8003e6a:	b140      	cbz	r0, 8003e7e <_svfiprintf_r+0x152>
 8003e6c:	2340      	movs	r3, #64	; 0x40
 8003e6e:	eba0 000a 	sub.w	r0, r0, sl
 8003e72:	fa03 f000 	lsl.w	r0, r3, r0
 8003e76:	9b04      	ldr	r3, [sp, #16]
 8003e78:	3401      	adds	r4, #1
 8003e7a:	4303      	orrs	r3, r0
 8003e7c:	9304      	str	r3, [sp, #16]
 8003e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e82:	2206      	movs	r2, #6
 8003e84:	4825      	ldr	r0, [pc, #148]	; (8003f1c <_svfiprintf_r+0x1f0>)
 8003e86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e8a:	f000 f9e5 	bl	8004258 <memchr>
 8003e8e:	2800      	cmp	r0, #0
 8003e90:	d038      	beq.n	8003f04 <_svfiprintf_r+0x1d8>
 8003e92:	4b23      	ldr	r3, [pc, #140]	; (8003f20 <_svfiprintf_r+0x1f4>)
 8003e94:	bb1b      	cbnz	r3, 8003ede <_svfiprintf_r+0x1b2>
 8003e96:	9b03      	ldr	r3, [sp, #12]
 8003e98:	3307      	adds	r3, #7
 8003e9a:	f023 0307 	bic.w	r3, r3, #7
 8003e9e:	3308      	adds	r3, #8
 8003ea0:	9303      	str	r3, [sp, #12]
 8003ea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ea4:	4433      	add	r3, r6
 8003ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8003ea8:	e767      	b.n	8003d7a <_svfiprintf_r+0x4e>
 8003eaa:	460c      	mov	r4, r1
 8003eac:	2001      	movs	r0, #1
 8003eae:	fb0c 3202 	mla	r2, ip, r2, r3
 8003eb2:	e7a5      	b.n	8003e00 <_svfiprintf_r+0xd4>
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	f04f 0c0a 	mov.w	ip, #10
 8003eba:	4619      	mov	r1, r3
 8003ebc:	3401      	adds	r4, #1
 8003ebe:	9305      	str	r3, [sp, #20]
 8003ec0:	4620      	mov	r0, r4
 8003ec2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ec6:	3a30      	subs	r2, #48	; 0x30
 8003ec8:	2a09      	cmp	r2, #9
 8003eca:	d903      	bls.n	8003ed4 <_svfiprintf_r+0x1a8>
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0c5      	beq.n	8003e5c <_svfiprintf_r+0x130>
 8003ed0:	9105      	str	r1, [sp, #20]
 8003ed2:	e7c3      	b.n	8003e5c <_svfiprintf_r+0x130>
 8003ed4:	4604      	mov	r4, r0
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	fb0c 2101 	mla	r1, ip, r1, r2
 8003edc:	e7f0      	b.n	8003ec0 <_svfiprintf_r+0x194>
 8003ede:	ab03      	add	r3, sp, #12
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	462a      	mov	r2, r5
 8003ee4:	4638      	mov	r0, r7
 8003ee6:	4b0f      	ldr	r3, [pc, #60]	; (8003f24 <_svfiprintf_r+0x1f8>)
 8003ee8:	a904      	add	r1, sp, #16
 8003eea:	f3af 8000 	nop.w
 8003eee:	1c42      	adds	r2, r0, #1
 8003ef0:	4606      	mov	r6, r0
 8003ef2:	d1d6      	bne.n	8003ea2 <_svfiprintf_r+0x176>
 8003ef4:	89ab      	ldrh	r3, [r5, #12]
 8003ef6:	065b      	lsls	r3, r3, #25
 8003ef8:	f53f af2c 	bmi.w	8003d54 <_svfiprintf_r+0x28>
 8003efc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003efe:	b01d      	add	sp, #116	; 0x74
 8003f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f04:	ab03      	add	r3, sp, #12
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	462a      	mov	r2, r5
 8003f0a:	4638      	mov	r0, r7
 8003f0c:	4b05      	ldr	r3, [pc, #20]	; (8003f24 <_svfiprintf_r+0x1f8>)
 8003f0e:	a904      	add	r1, sp, #16
 8003f10:	f000 f87c 	bl	800400c <_printf_i>
 8003f14:	e7eb      	b.n	8003eee <_svfiprintf_r+0x1c2>
 8003f16:	bf00      	nop
 8003f18:	08004550 	.word	0x08004550
 8003f1c:	0800455a 	.word	0x0800455a
 8003f20:	00000000 	.word	0x00000000
 8003f24:	08003c75 	.word	0x08003c75
 8003f28:	08004556 	.word	0x08004556

08003f2c <_printf_common>:
 8003f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f30:	4616      	mov	r6, r2
 8003f32:	4699      	mov	r9, r3
 8003f34:	688a      	ldr	r2, [r1, #8]
 8003f36:	690b      	ldr	r3, [r1, #16]
 8003f38:	4607      	mov	r7, r0
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	bfb8      	it	lt
 8003f3e:	4613      	movlt	r3, r2
 8003f40:	6033      	str	r3, [r6, #0]
 8003f42:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f46:	460c      	mov	r4, r1
 8003f48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f4c:	b10a      	cbz	r2, 8003f52 <_printf_common+0x26>
 8003f4e:	3301      	adds	r3, #1
 8003f50:	6033      	str	r3, [r6, #0]
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	0699      	lsls	r1, r3, #26
 8003f56:	bf42      	ittt	mi
 8003f58:	6833      	ldrmi	r3, [r6, #0]
 8003f5a:	3302      	addmi	r3, #2
 8003f5c:	6033      	strmi	r3, [r6, #0]
 8003f5e:	6825      	ldr	r5, [r4, #0]
 8003f60:	f015 0506 	ands.w	r5, r5, #6
 8003f64:	d106      	bne.n	8003f74 <_printf_common+0x48>
 8003f66:	f104 0a19 	add.w	sl, r4, #25
 8003f6a:	68e3      	ldr	r3, [r4, #12]
 8003f6c:	6832      	ldr	r2, [r6, #0]
 8003f6e:	1a9b      	subs	r3, r3, r2
 8003f70:	42ab      	cmp	r3, r5
 8003f72:	dc28      	bgt.n	8003fc6 <_printf_common+0x9a>
 8003f74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f78:	1e13      	subs	r3, r2, #0
 8003f7a:	6822      	ldr	r2, [r4, #0]
 8003f7c:	bf18      	it	ne
 8003f7e:	2301      	movne	r3, #1
 8003f80:	0692      	lsls	r2, r2, #26
 8003f82:	d42d      	bmi.n	8003fe0 <_printf_common+0xb4>
 8003f84:	4649      	mov	r1, r9
 8003f86:	4638      	mov	r0, r7
 8003f88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f8c:	47c0      	blx	r8
 8003f8e:	3001      	adds	r0, #1
 8003f90:	d020      	beq.n	8003fd4 <_printf_common+0xa8>
 8003f92:	6823      	ldr	r3, [r4, #0]
 8003f94:	68e5      	ldr	r5, [r4, #12]
 8003f96:	f003 0306 	and.w	r3, r3, #6
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	bf18      	it	ne
 8003f9e:	2500      	movne	r5, #0
 8003fa0:	6832      	ldr	r2, [r6, #0]
 8003fa2:	f04f 0600 	mov.w	r6, #0
 8003fa6:	68a3      	ldr	r3, [r4, #8]
 8003fa8:	bf08      	it	eq
 8003faa:	1aad      	subeq	r5, r5, r2
 8003fac:	6922      	ldr	r2, [r4, #16]
 8003fae:	bf08      	it	eq
 8003fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	bfc4      	itt	gt
 8003fb8:	1a9b      	subgt	r3, r3, r2
 8003fba:	18ed      	addgt	r5, r5, r3
 8003fbc:	341a      	adds	r4, #26
 8003fbe:	42b5      	cmp	r5, r6
 8003fc0:	d11a      	bne.n	8003ff8 <_printf_common+0xcc>
 8003fc2:	2000      	movs	r0, #0
 8003fc4:	e008      	b.n	8003fd8 <_printf_common+0xac>
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	4652      	mov	r2, sl
 8003fca:	4649      	mov	r1, r9
 8003fcc:	4638      	mov	r0, r7
 8003fce:	47c0      	blx	r8
 8003fd0:	3001      	adds	r0, #1
 8003fd2:	d103      	bne.n	8003fdc <_printf_common+0xb0>
 8003fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fdc:	3501      	adds	r5, #1
 8003fde:	e7c4      	b.n	8003f6a <_printf_common+0x3e>
 8003fe0:	2030      	movs	r0, #48	; 0x30
 8003fe2:	18e1      	adds	r1, r4, r3
 8003fe4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003fe8:	1c5a      	adds	r2, r3, #1
 8003fea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003fee:	4422      	add	r2, r4
 8003ff0:	3302      	adds	r3, #2
 8003ff2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003ff6:	e7c5      	b.n	8003f84 <_printf_common+0x58>
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	4622      	mov	r2, r4
 8003ffc:	4649      	mov	r1, r9
 8003ffe:	4638      	mov	r0, r7
 8004000:	47c0      	blx	r8
 8004002:	3001      	adds	r0, #1
 8004004:	d0e6      	beq.n	8003fd4 <_printf_common+0xa8>
 8004006:	3601      	adds	r6, #1
 8004008:	e7d9      	b.n	8003fbe <_printf_common+0x92>
	...

0800400c <_printf_i>:
 800400c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004010:	460c      	mov	r4, r1
 8004012:	7e27      	ldrb	r7, [r4, #24]
 8004014:	4691      	mov	r9, r2
 8004016:	2f78      	cmp	r7, #120	; 0x78
 8004018:	4680      	mov	r8, r0
 800401a:	469a      	mov	sl, r3
 800401c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800401e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004022:	d807      	bhi.n	8004034 <_printf_i+0x28>
 8004024:	2f62      	cmp	r7, #98	; 0x62
 8004026:	d80a      	bhi.n	800403e <_printf_i+0x32>
 8004028:	2f00      	cmp	r7, #0
 800402a:	f000 80d9 	beq.w	80041e0 <_printf_i+0x1d4>
 800402e:	2f58      	cmp	r7, #88	; 0x58
 8004030:	f000 80a4 	beq.w	800417c <_printf_i+0x170>
 8004034:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004038:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800403c:	e03a      	b.n	80040b4 <_printf_i+0xa8>
 800403e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004042:	2b15      	cmp	r3, #21
 8004044:	d8f6      	bhi.n	8004034 <_printf_i+0x28>
 8004046:	a001      	add	r0, pc, #4	; (adr r0, 800404c <_printf_i+0x40>)
 8004048:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800404c:	080040a5 	.word	0x080040a5
 8004050:	080040b9 	.word	0x080040b9
 8004054:	08004035 	.word	0x08004035
 8004058:	08004035 	.word	0x08004035
 800405c:	08004035 	.word	0x08004035
 8004060:	08004035 	.word	0x08004035
 8004064:	080040b9 	.word	0x080040b9
 8004068:	08004035 	.word	0x08004035
 800406c:	08004035 	.word	0x08004035
 8004070:	08004035 	.word	0x08004035
 8004074:	08004035 	.word	0x08004035
 8004078:	080041c7 	.word	0x080041c7
 800407c:	080040e9 	.word	0x080040e9
 8004080:	080041a9 	.word	0x080041a9
 8004084:	08004035 	.word	0x08004035
 8004088:	08004035 	.word	0x08004035
 800408c:	080041e9 	.word	0x080041e9
 8004090:	08004035 	.word	0x08004035
 8004094:	080040e9 	.word	0x080040e9
 8004098:	08004035 	.word	0x08004035
 800409c:	08004035 	.word	0x08004035
 80040a0:	080041b1 	.word	0x080041b1
 80040a4:	680b      	ldr	r3, [r1, #0]
 80040a6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80040aa:	1d1a      	adds	r2, r3, #4
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	600a      	str	r2, [r1, #0]
 80040b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040b4:	2301      	movs	r3, #1
 80040b6:	e0a4      	b.n	8004202 <_printf_i+0x1f6>
 80040b8:	6825      	ldr	r5, [r4, #0]
 80040ba:	6808      	ldr	r0, [r1, #0]
 80040bc:	062e      	lsls	r6, r5, #24
 80040be:	f100 0304 	add.w	r3, r0, #4
 80040c2:	d50a      	bpl.n	80040da <_printf_i+0xce>
 80040c4:	6805      	ldr	r5, [r0, #0]
 80040c6:	600b      	str	r3, [r1, #0]
 80040c8:	2d00      	cmp	r5, #0
 80040ca:	da03      	bge.n	80040d4 <_printf_i+0xc8>
 80040cc:	232d      	movs	r3, #45	; 0x2d
 80040ce:	426d      	negs	r5, r5
 80040d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040d4:	230a      	movs	r3, #10
 80040d6:	485e      	ldr	r0, [pc, #376]	; (8004250 <_printf_i+0x244>)
 80040d8:	e019      	b.n	800410e <_printf_i+0x102>
 80040da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80040de:	6805      	ldr	r5, [r0, #0]
 80040e0:	600b      	str	r3, [r1, #0]
 80040e2:	bf18      	it	ne
 80040e4:	b22d      	sxthne	r5, r5
 80040e6:	e7ef      	b.n	80040c8 <_printf_i+0xbc>
 80040e8:	680b      	ldr	r3, [r1, #0]
 80040ea:	6825      	ldr	r5, [r4, #0]
 80040ec:	1d18      	adds	r0, r3, #4
 80040ee:	6008      	str	r0, [r1, #0]
 80040f0:	0628      	lsls	r0, r5, #24
 80040f2:	d501      	bpl.n	80040f8 <_printf_i+0xec>
 80040f4:	681d      	ldr	r5, [r3, #0]
 80040f6:	e002      	b.n	80040fe <_printf_i+0xf2>
 80040f8:	0669      	lsls	r1, r5, #25
 80040fa:	d5fb      	bpl.n	80040f4 <_printf_i+0xe8>
 80040fc:	881d      	ldrh	r5, [r3, #0]
 80040fe:	2f6f      	cmp	r7, #111	; 0x6f
 8004100:	bf0c      	ite	eq
 8004102:	2308      	moveq	r3, #8
 8004104:	230a      	movne	r3, #10
 8004106:	4852      	ldr	r0, [pc, #328]	; (8004250 <_printf_i+0x244>)
 8004108:	2100      	movs	r1, #0
 800410a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800410e:	6866      	ldr	r6, [r4, #4]
 8004110:	2e00      	cmp	r6, #0
 8004112:	bfa8      	it	ge
 8004114:	6821      	ldrge	r1, [r4, #0]
 8004116:	60a6      	str	r6, [r4, #8]
 8004118:	bfa4      	itt	ge
 800411a:	f021 0104 	bicge.w	r1, r1, #4
 800411e:	6021      	strge	r1, [r4, #0]
 8004120:	b90d      	cbnz	r5, 8004126 <_printf_i+0x11a>
 8004122:	2e00      	cmp	r6, #0
 8004124:	d04d      	beq.n	80041c2 <_printf_i+0x1b6>
 8004126:	4616      	mov	r6, r2
 8004128:	fbb5 f1f3 	udiv	r1, r5, r3
 800412c:	fb03 5711 	mls	r7, r3, r1, r5
 8004130:	5dc7      	ldrb	r7, [r0, r7]
 8004132:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004136:	462f      	mov	r7, r5
 8004138:	42bb      	cmp	r3, r7
 800413a:	460d      	mov	r5, r1
 800413c:	d9f4      	bls.n	8004128 <_printf_i+0x11c>
 800413e:	2b08      	cmp	r3, #8
 8004140:	d10b      	bne.n	800415a <_printf_i+0x14e>
 8004142:	6823      	ldr	r3, [r4, #0]
 8004144:	07df      	lsls	r7, r3, #31
 8004146:	d508      	bpl.n	800415a <_printf_i+0x14e>
 8004148:	6923      	ldr	r3, [r4, #16]
 800414a:	6861      	ldr	r1, [r4, #4]
 800414c:	4299      	cmp	r1, r3
 800414e:	bfde      	ittt	le
 8004150:	2330      	movle	r3, #48	; 0x30
 8004152:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004156:	f106 36ff 	addle.w	r6, r6, #4294967295
 800415a:	1b92      	subs	r2, r2, r6
 800415c:	6122      	str	r2, [r4, #16]
 800415e:	464b      	mov	r3, r9
 8004160:	4621      	mov	r1, r4
 8004162:	4640      	mov	r0, r8
 8004164:	f8cd a000 	str.w	sl, [sp]
 8004168:	aa03      	add	r2, sp, #12
 800416a:	f7ff fedf 	bl	8003f2c <_printf_common>
 800416e:	3001      	adds	r0, #1
 8004170:	d14c      	bne.n	800420c <_printf_i+0x200>
 8004172:	f04f 30ff 	mov.w	r0, #4294967295
 8004176:	b004      	add	sp, #16
 8004178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800417c:	4834      	ldr	r0, [pc, #208]	; (8004250 <_printf_i+0x244>)
 800417e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004182:	680e      	ldr	r6, [r1, #0]
 8004184:	6823      	ldr	r3, [r4, #0]
 8004186:	f856 5b04 	ldr.w	r5, [r6], #4
 800418a:	061f      	lsls	r7, r3, #24
 800418c:	600e      	str	r6, [r1, #0]
 800418e:	d514      	bpl.n	80041ba <_printf_i+0x1ae>
 8004190:	07d9      	lsls	r1, r3, #31
 8004192:	bf44      	itt	mi
 8004194:	f043 0320 	orrmi.w	r3, r3, #32
 8004198:	6023      	strmi	r3, [r4, #0]
 800419a:	b91d      	cbnz	r5, 80041a4 <_printf_i+0x198>
 800419c:	6823      	ldr	r3, [r4, #0]
 800419e:	f023 0320 	bic.w	r3, r3, #32
 80041a2:	6023      	str	r3, [r4, #0]
 80041a4:	2310      	movs	r3, #16
 80041a6:	e7af      	b.n	8004108 <_printf_i+0xfc>
 80041a8:	6823      	ldr	r3, [r4, #0]
 80041aa:	f043 0320 	orr.w	r3, r3, #32
 80041ae:	6023      	str	r3, [r4, #0]
 80041b0:	2378      	movs	r3, #120	; 0x78
 80041b2:	4828      	ldr	r0, [pc, #160]	; (8004254 <_printf_i+0x248>)
 80041b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041b8:	e7e3      	b.n	8004182 <_printf_i+0x176>
 80041ba:	065e      	lsls	r6, r3, #25
 80041bc:	bf48      	it	mi
 80041be:	b2ad      	uxthmi	r5, r5
 80041c0:	e7e6      	b.n	8004190 <_printf_i+0x184>
 80041c2:	4616      	mov	r6, r2
 80041c4:	e7bb      	b.n	800413e <_printf_i+0x132>
 80041c6:	680b      	ldr	r3, [r1, #0]
 80041c8:	6826      	ldr	r6, [r4, #0]
 80041ca:	1d1d      	adds	r5, r3, #4
 80041cc:	6960      	ldr	r0, [r4, #20]
 80041ce:	600d      	str	r5, [r1, #0]
 80041d0:	0635      	lsls	r5, r6, #24
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	d501      	bpl.n	80041da <_printf_i+0x1ce>
 80041d6:	6018      	str	r0, [r3, #0]
 80041d8:	e002      	b.n	80041e0 <_printf_i+0x1d4>
 80041da:	0671      	lsls	r1, r6, #25
 80041dc:	d5fb      	bpl.n	80041d6 <_printf_i+0x1ca>
 80041de:	8018      	strh	r0, [r3, #0]
 80041e0:	2300      	movs	r3, #0
 80041e2:	4616      	mov	r6, r2
 80041e4:	6123      	str	r3, [r4, #16]
 80041e6:	e7ba      	b.n	800415e <_printf_i+0x152>
 80041e8:	680b      	ldr	r3, [r1, #0]
 80041ea:	1d1a      	adds	r2, r3, #4
 80041ec:	600a      	str	r2, [r1, #0]
 80041ee:	681e      	ldr	r6, [r3, #0]
 80041f0:	2100      	movs	r1, #0
 80041f2:	4630      	mov	r0, r6
 80041f4:	6862      	ldr	r2, [r4, #4]
 80041f6:	f000 f82f 	bl	8004258 <memchr>
 80041fa:	b108      	cbz	r0, 8004200 <_printf_i+0x1f4>
 80041fc:	1b80      	subs	r0, r0, r6
 80041fe:	6060      	str	r0, [r4, #4]
 8004200:	6863      	ldr	r3, [r4, #4]
 8004202:	6123      	str	r3, [r4, #16]
 8004204:	2300      	movs	r3, #0
 8004206:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800420a:	e7a8      	b.n	800415e <_printf_i+0x152>
 800420c:	4632      	mov	r2, r6
 800420e:	4649      	mov	r1, r9
 8004210:	4640      	mov	r0, r8
 8004212:	6923      	ldr	r3, [r4, #16]
 8004214:	47d0      	blx	sl
 8004216:	3001      	adds	r0, #1
 8004218:	d0ab      	beq.n	8004172 <_printf_i+0x166>
 800421a:	6823      	ldr	r3, [r4, #0]
 800421c:	079b      	lsls	r3, r3, #30
 800421e:	d413      	bmi.n	8004248 <_printf_i+0x23c>
 8004220:	68e0      	ldr	r0, [r4, #12]
 8004222:	9b03      	ldr	r3, [sp, #12]
 8004224:	4298      	cmp	r0, r3
 8004226:	bfb8      	it	lt
 8004228:	4618      	movlt	r0, r3
 800422a:	e7a4      	b.n	8004176 <_printf_i+0x16a>
 800422c:	2301      	movs	r3, #1
 800422e:	4632      	mov	r2, r6
 8004230:	4649      	mov	r1, r9
 8004232:	4640      	mov	r0, r8
 8004234:	47d0      	blx	sl
 8004236:	3001      	adds	r0, #1
 8004238:	d09b      	beq.n	8004172 <_printf_i+0x166>
 800423a:	3501      	adds	r5, #1
 800423c:	68e3      	ldr	r3, [r4, #12]
 800423e:	9903      	ldr	r1, [sp, #12]
 8004240:	1a5b      	subs	r3, r3, r1
 8004242:	42ab      	cmp	r3, r5
 8004244:	dcf2      	bgt.n	800422c <_printf_i+0x220>
 8004246:	e7eb      	b.n	8004220 <_printf_i+0x214>
 8004248:	2500      	movs	r5, #0
 800424a:	f104 0619 	add.w	r6, r4, #25
 800424e:	e7f5      	b.n	800423c <_printf_i+0x230>
 8004250:	08004561 	.word	0x08004561
 8004254:	08004572 	.word	0x08004572

08004258 <memchr>:
 8004258:	4603      	mov	r3, r0
 800425a:	b510      	push	{r4, lr}
 800425c:	b2c9      	uxtb	r1, r1
 800425e:	4402      	add	r2, r0
 8004260:	4293      	cmp	r3, r2
 8004262:	4618      	mov	r0, r3
 8004264:	d101      	bne.n	800426a <memchr+0x12>
 8004266:	2000      	movs	r0, #0
 8004268:	e003      	b.n	8004272 <memchr+0x1a>
 800426a:	7804      	ldrb	r4, [r0, #0]
 800426c:	3301      	adds	r3, #1
 800426e:	428c      	cmp	r4, r1
 8004270:	d1f6      	bne.n	8004260 <memchr+0x8>
 8004272:	bd10      	pop	{r4, pc}

08004274 <memcpy>:
 8004274:	440a      	add	r2, r1
 8004276:	4291      	cmp	r1, r2
 8004278:	f100 33ff 	add.w	r3, r0, #4294967295
 800427c:	d100      	bne.n	8004280 <memcpy+0xc>
 800427e:	4770      	bx	lr
 8004280:	b510      	push	{r4, lr}
 8004282:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004286:	4291      	cmp	r1, r2
 8004288:	f803 4f01 	strb.w	r4, [r3, #1]!
 800428c:	d1f9      	bne.n	8004282 <memcpy+0xe>
 800428e:	bd10      	pop	{r4, pc}

08004290 <memmove>:
 8004290:	4288      	cmp	r0, r1
 8004292:	b510      	push	{r4, lr}
 8004294:	eb01 0402 	add.w	r4, r1, r2
 8004298:	d902      	bls.n	80042a0 <memmove+0x10>
 800429a:	4284      	cmp	r4, r0
 800429c:	4623      	mov	r3, r4
 800429e:	d807      	bhi.n	80042b0 <memmove+0x20>
 80042a0:	1e43      	subs	r3, r0, #1
 80042a2:	42a1      	cmp	r1, r4
 80042a4:	d008      	beq.n	80042b8 <memmove+0x28>
 80042a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80042ae:	e7f8      	b.n	80042a2 <memmove+0x12>
 80042b0:	4601      	mov	r1, r0
 80042b2:	4402      	add	r2, r0
 80042b4:	428a      	cmp	r2, r1
 80042b6:	d100      	bne.n	80042ba <memmove+0x2a>
 80042b8:	bd10      	pop	{r4, pc}
 80042ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80042be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80042c2:	e7f7      	b.n	80042b4 <memmove+0x24>

080042c4 <_free_r>:
 80042c4:	b538      	push	{r3, r4, r5, lr}
 80042c6:	4605      	mov	r5, r0
 80042c8:	2900      	cmp	r1, #0
 80042ca:	d043      	beq.n	8004354 <_free_r+0x90>
 80042cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042d0:	1f0c      	subs	r4, r1, #4
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	bfb8      	it	lt
 80042d6:	18e4      	addlt	r4, r4, r3
 80042d8:	f000 f8d0 	bl	800447c <__malloc_lock>
 80042dc:	4a1e      	ldr	r2, [pc, #120]	; (8004358 <_free_r+0x94>)
 80042de:	6813      	ldr	r3, [r2, #0]
 80042e0:	4610      	mov	r0, r2
 80042e2:	b933      	cbnz	r3, 80042f2 <_free_r+0x2e>
 80042e4:	6063      	str	r3, [r4, #4]
 80042e6:	6014      	str	r4, [r2, #0]
 80042e8:	4628      	mov	r0, r5
 80042ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042ee:	f000 b8cb 	b.w	8004488 <__malloc_unlock>
 80042f2:	42a3      	cmp	r3, r4
 80042f4:	d90a      	bls.n	800430c <_free_r+0x48>
 80042f6:	6821      	ldr	r1, [r4, #0]
 80042f8:	1862      	adds	r2, r4, r1
 80042fa:	4293      	cmp	r3, r2
 80042fc:	bf01      	itttt	eq
 80042fe:	681a      	ldreq	r2, [r3, #0]
 8004300:	685b      	ldreq	r3, [r3, #4]
 8004302:	1852      	addeq	r2, r2, r1
 8004304:	6022      	streq	r2, [r4, #0]
 8004306:	6063      	str	r3, [r4, #4]
 8004308:	6004      	str	r4, [r0, #0]
 800430a:	e7ed      	b.n	80042e8 <_free_r+0x24>
 800430c:	461a      	mov	r2, r3
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	b10b      	cbz	r3, 8004316 <_free_r+0x52>
 8004312:	42a3      	cmp	r3, r4
 8004314:	d9fa      	bls.n	800430c <_free_r+0x48>
 8004316:	6811      	ldr	r1, [r2, #0]
 8004318:	1850      	adds	r0, r2, r1
 800431a:	42a0      	cmp	r0, r4
 800431c:	d10b      	bne.n	8004336 <_free_r+0x72>
 800431e:	6820      	ldr	r0, [r4, #0]
 8004320:	4401      	add	r1, r0
 8004322:	1850      	adds	r0, r2, r1
 8004324:	4283      	cmp	r3, r0
 8004326:	6011      	str	r1, [r2, #0]
 8004328:	d1de      	bne.n	80042e8 <_free_r+0x24>
 800432a:	6818      	ldr	r0, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	4401      	add	r1, r0
 8004330:	6011      	str	r1, [r2, #0]
 8004332:	6053      	str	r3, [r2, #4]
 8004334:	e7d8      	b.n	80042e8 <_free_r+0x24>
 8004336:	d902      	bls.n	800433e <_free_r+0x7a>
 8004338:	230c      	movs	r3, #12
 800433a:	602b      	str	r3, [r5, #0]
 800433c:	e7d4      	b.n	80042e8 <_free_r+0x24>
 800433e:	6820      	ldr	r0, [r4, #0]
 8004340:	1821      	adds	r1, r4, r0
 8004342:	428b      	cmp	r3, r1
 8004344:	bf01      	itttt	eq
 8004346:	6819      	ldreq	r1, [r3, #0]
 8004348:	685b      	ldreq	r3, [r3, #4]
 800434a:	1809      	addeq	r1, r1, r0
 800434c:	6021      	streq	r1, [r4, #0]
 800434e:	6063      	str	r3, [r4, #4]
 8004350:	6054      	str	r4, [r2, #4]
 8004352:	e7c9      	b.n	80042e8 <_free_r+0x24>
 8004354:	bd38      	pop	{r3, r4, r5, pc}
 8004356:	bf00      	nop
 8004358:	200000f4 	.word	0x200000f4

0800435c <_malloc_r>:
 800435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435e:	1ccd      	adds	r5, r1, #3
 8004360:	f025 0503 	bic.w	r5, r5, #3
 8004364:	3508      	adds	r5, #8
 8004366:	2d0c      	cmp	r5, #12
 8004368:	bf38      	it	cc
 800436a:	250c      	movcc	r5, #12
 800436c:	2d00      	cmp	r5, #0
 800436e:	4606      	mov	r6, r0
 8004370:	db01      	blt.n	8004376 <_malloc_r+0x1a>
 8004372:	42a9      	cmp	r1, r5
 8004374:	d903      	bls.n	800437e <_malloc_r+0x22>
 8004376:	230c      	movs	r3, #12
 8004378:	6033      	str	r3, [r6, #0]
 800437a:	2000      	movs	r0, #0
 800437c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800437e:	f000 f87d 	bl	800447c <__malloc_lock>
 8004382:	4921      	ldr	r1, [pc, #132]	; (8004408 <_malloc_r+0xac>)
 8004384:	680a      	ldr	r2, [r1, #0]
 8004386:	4614      	mov	r4, r2
 8004388:	b99c      	cbnz	r4, 80043b2 <_malloc_r+0x56>
 800438a:	4f20      	ldr	r7, [pc, #128]	; (800440c <_malloc_r+0xb0>)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	b923      	cbnz	r3, 800439a <_malloc_r+0x3e>
 8004390:	4621      	mov	r1, r4
 8004392:	4630      	mov	r0, r6
 8004394:	f000 f862 	bl	800445c <_sbrk_r>
 8004398:	6038      	str	r0, [r7, #0]
 800439a:	4629      	mov	r1, r5
 800439c:	4630      	mov	r0, r6
 800439e:	f000 f85d 	bl	800445c <_sbrk_r>
 80043a2:	1c43      	adds	r3, r0, #1
 80043a4:	d123      	bne.n	80043ee <_malloc_r+0x92>
 80043a6:	230c      	movs	r3, #12
 80043a8:	4630      	mov	r0, r6
 80043aa:	6033      	str	r3, [r6, #0]
 80043ac:	f000 f86c 	bl	8004488 <__malloc_unlock>
 80043b0:	e7e3      	b.n	800437a <_malloc_r+0x1e>
 80043b2:	6823      	ldr	r3, [r4, #0]
 80043b4:	1b5b      	subs	r3, r3, r5
 80043b6:	d417      	bmi.n	80043e8 <_malloc_r+0x8c>
 80043b8:	2b0b      	cmp	r3, #11
 80043ba:	d903      	bls.n	80043c4 <_malloc_r+0x68>
 80043bc:	6023      	str	r3, [r4, #0]
 80043be:	441c      	add	r4, r3
 80043c0:	6025      	str	r5, [r4, #0]
 80043c2:	e004      	b.n	80043ce <_malloc_r+0x72>
 80043c4:	6863      	ldr	r3, [r4, #4]
 80043c6:	42a2      	cmp	r2, r4
 80043c8:	bf0c      	ite	eq
 80043ca:	600b      	streq	r3, [r1, #0]
 80043cc:	6053      	strne	r3, [r2, #4]
 80043ce:	4630      	mov	r0, r6
 80043d0:	f000 f85a 	bl	8004488 <__malloc_unlock>
 80043d4:	f104 000b 	add.w	r0, r4, #11
 80043d8:	1d23      	adds	r3, r4, #4
 80043da:	f020 0007 	bic.w	r0, r0, #7
 80043de:	1ac2      	subs	r2, r0, r3
 80043e0:	d0cc      	beq.n	800437c <_malloc_r+0x20>
 80043e2:	1a1b      	subs	r3, r3, r0
 80043e4:	50a3      	str	r3, [r4, r2]
 80043e6:	e7c9      	b.n	800437c <_malloc_r+0x20>
 80043e8:	4622      	mov	r2, r4
 80043ea:	6864      	ldr	r4, [r4, #4]
 80043ec:	e7cc      	b.n	8004388 <_malloc_r+0x2c>
 80043ee:	1cc4      	adds	r4, r0, #3
 80043f0:	f024 0403 	bic.w	r4, r4, #3
 80043f4:	42a0      	cmp	r0, r4
 80043f6:	d0e3      	beq.n	80043c0 <_malloc_r+0x64>
 80043f8:	1a21      	subs	r1, r4, r0
 80043fa:	4630      	mov	r0, r6
 80043fc:	f000 f82e 	bl	800445c <_sbrk_r>
 8004400:	3001      	adds	r0, #1
 8004402:	d1dd      	bne.n	80043c0 <_malloc_r+0x64>
 8004404:	e7cf      	b.n	80043a6 <_malloc_r+0x4a>
 8004406:	bf00      	nop
 8004408:	200000f4 	.word	0x200000f4
 800440c:	200000f8 	.word	0x200000f8

08004410 <_realloc_r>:
 8004410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004412:	4607      	mov	r7, r0
 8004414:	4614      	mov	r4, r2
 8004416:	460e      	mov	r6, r1
 8004418:	b921      	cbnz	r1, 8004424 <_realloc_r+0x14>
 800441a:	4611      	mov	r1, r2
 800441c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004420:	f7ff bf9c 	b.w	800435c <_malloc_r>
 8004424:	b922      	cbnz	r2, 8004430 <_realloc_r+0x20>
 8004426:	f7ff ff4d 	bl	80042c4 <_free_r>
 800442a:	4625      	mov	r5, r4
 800442c:	4628      	mov	r0, r5
 800442e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004430:	f000 f830 	bl	8004494 <_malloc_usable_size_r>
 8004434:	42a0      	cmp	r0, r4
 8004436:	d20f      	bcs.n	8004458 <_realloc_r+0x48>
 8004438:	4621      	mov	r1, r4
 800443a:	4638      	mov	r0, r7
 800443c:	f7ff ff8e 	bl	800435c <_malloc_r>
 8004440:	4605      	mov	r5, r0
 8004442:	2800      	cmp	r0, #0
 8004444:	d0f2      	beq.n	800442c <_realloc_r+0x1c>
 8004446:	4631      	mov	r1, r6
 8004448:	4622      	mov	r2, r4
 800444a:	f7ff ff13 	bl	8004274 <memcpy>
 800444e:	4631      	mov	r1, r6
 8004450:	4638      	mov	r0, r7
 8004452:	f7ff ff37 	bl	80042c4 <_free_r>
 8004456:	e7e9      	b.n	800442c <_realloc_r+0x1c>
 8004458:	4635      	mov	r5, r6
 800445a:	e7e7      	b.n	800442c <_realloc_r+0x1c>

0800445c <_sbrk_r>:
 800445c:	b538      	push	{r3, r4, r5, lr}
 800445e:	2300      	movs	r3, #0
 8004460:	4d05      	ldr	r5, [pc, #20]	; (8004478 <_sbrk_r+0x1c>)
 8004462:	4604      	mov	r4, r0
 8004464:	4608      	mov	r0, r1
 8004466:	602b      	str	r3, [r5, #0]
 8004468:	f7fd fa8c 	bl	8001984 <_sbrk>
 800446c:	1c43      	adds	r3, r0, #1
 800446e:	d102      	bne.n	8004476 <_sbrk_r+0x1a>
 8004470:	682b      	ldr	r3, [r5, #0]
 8004472:	b103      	cbz	r3, 8004476 <_sbrk_r+0x1a>
 8004474:	6023      	str	r3, [r4, #0]
 8004476:	bd38      	pop	{r3, r4, r5, pc}
 8004478:	2000051c 	.word	0x2000051c

0800447c <__malloc_lock>:
 800447c:	4801      	ldr	r0, [pc, #4]	; (8004484 <__malloc_lock+0x8>)
 800447e:	f000 b811 	b.w	80044a4 <__retarget_lock_acquire_recursive>
 8004482:	bf00      	nop
 8004484:	20000524 	.word	0x20000524

08004488 <__malloc_unlock>:
 8004488:	4801      	ldr	r0, [pc, #4]	; (8004490 <__malloc_unlock+0x8>)
 800448a:	f000 b80c 	b.w	80044a6 <__retarget_lock_release_recursive>
 800448e:	bf00      	nop
 8004490:	20000524 	.word	0x20000524

08004494 <_malloc_usable_size_r>:
 8004494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004498:	1f18      	subs	r0, r3, #4
 800449a:	2b00      	cmp	r3, #0
 800449c:	bfbc      	itt	lt
 800449e:	580b      	ldrlt	r3, [r1, r0]
 80044a0:	18c0      	addlt	r0, r0, r3
 80044a2:	4770      	bx	lr

080044a4 <__retarget_lock_acquire_recursive>:
 80044a4:	4770      	bx	lr

080044a6 <__retarget_lock_release_recursive>:
 80044a6:	4770      	bx	lr

080044a8 <_init>:
 80044a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044aa:	bf00      	nop
 80044ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ae:	bc08      	pop	{r3}
 80044b0:	469e      	mov	lr, r3
 80044b2:	4770      	bx	lr

080044b4 <_fini>:
 80044b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044b6:	bf00      	nop
 80044b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ba:	bc08      	pop	{r3}
 80044bc:	469e      	mov	lr, r3
 80044be:	4770      	bx	lr
