Analysis & Synthesis report for jtag_uart_top
Wed Feb 06 15:49:49 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 10. State Machine - |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 11. Registers Protected by Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 16. Source assignments for jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 17. Parameter Settings for User Entity Instance: Top-level Entity: |jtag_uart_top
 18. Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo
 19. Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo
 20. Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|altera_reset_controller:rst_controller
 21. Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. scfifo Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 25. Port Connectivity Checks: "jtag_uart:jtag_uart|altera_reset_controller:rst_controller"
 26. Port Connectivity Checks: "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic"
 27. Port Connectivity Checks: "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart"
 28. Port Connectivity Checks: "jtag_uart:jtag_uart"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 06 15:49:49 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; jtag_uart_top                               ;
; Top-level Entity Name              ; jtag_uart_top                               ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 470                                         ;
;     Total combinational functions  ; 290                                         ;
;     Dedicated logic registers      ; 301                                         ;
; Total registers                    ; 301                                         ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F256C8       ;                    ;
; Top-level entity name                                                      ; jtag_uart_top      ; jtag_uart_top      ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                     ; Library   ;
+------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+-----------+
; jtag_uart/synthesis/jtag_uart.v                            ; yes             ; User Verilog HDL File        ; E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/jtag_uart.v                            ; jtag_uart ;
; jtag_uart/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File        ; E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v   ; jtag_uart ;
; jtag_uart/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File        ; E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v ; jtag_uart ;
; jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v       ; yes             ; User Verilog HDL File        ; E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v       ; jtag_uart ;
; jtag_uart_top.sv                                           ; yes             ; User SystemVerilog HDL File  ; E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/jtag_uart_top.sv                                           ;           ;
; scfifo.tdf                                                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                        ;           ;
; a_regfifo.inc                                              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                     ;           ;
; a_dpfifo.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                      ;           ;
; a_i2fifo.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                      ;           ;
; a_fffifo.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                      ;           ;
; a_f2fifo.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                      ;           ;
; aglobal131.inc                                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                    ;           ;
; a_fffifo.tdf                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.tdf                                                      ;           ;
; lpm_counter.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                                   ;           ;
; lpm_compare.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                                   ;           ;
; lpm_mux.inc                                                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;           ;
; lpm_ff.inc                                                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_ff.inc                                                        ;           ;
; a_fefifo.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                                                      ;           ;
; lpm_ff.tdf                                                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                        ;           ;
; lpm_constant.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                                  ;           ;
; lpm_mux.tdf                                                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                       ;           ;
; muxlut.inc                                                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                                        ;           ;
; bypassff.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                      ;           ;
; altshift.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                      ;           ;
; db/mux_dqc.tdf                                             ; yes             ; Auto-Generated Megafunction  ; E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/db/mux_dqc.tdf                                             ;           ;
; lpm_counter.tdf                                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                   ;           ;
; lpm_decode.inc                                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;           ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                   ;           ;
; cmpconst.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                                      ;           ;
; dffeea.inc                                                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                                        ;           ;
; alt_counter_stratix.inc                                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                           ;           ;
; db/cntr_p9f.tdf                                            ; yes             ; Auto-Generated Megafunction  ; E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/db/cntr_p9f.tdf                                            ;           ;
; a_fefifo.tdf                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.tdf                                                      ;           ;
; lpm_compare.tdf                                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                   ;           ;
; comptree.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/comptree.inc                                                      ;           ;
; db/cmpr_vdg.tdf                                            ; yes             ; Auto-Generated Megafunction  ; E:/MICRO/STACK/target_boards/CSS_StampBoard/JTAG_UART/db/cmpr_vdg.tdf                                            ;           ;
; alt_jtag_atlantic.v                                        ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                               ;           ;
; sld_hub.vhd                                                ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                       ;           ;
; sld_jtag_hub.vhd                                           ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                  ;           ;
; sld_rom_sr.vhd                                             ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                    ;           ;
+------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+-----------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 470         ;
;                                             ;             ;
; Total combinational functions               ; 290         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 150         ;
;     -- 3 input functions                    ; 72          ;
;     -- <=2 input functions                  ; 68          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 278         ;
;     -- arithmetic mode                      ; 12          ;
;                                             ;             ;
; Total registers                             ; 301         ;
;     -- Dedicated logic registers            ; 301         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 45          ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 185         ;
; Total fan-out                               ; 2120        ;
; Average fan-out                             ; 3.07        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                               ; Library Name ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |jtag_uart_top                                                           ; 290 (1)           ; 301 (0)      ; 0           ; 0            ; 0       ; 0         ; 45   ; 0            ; |jtag_uart_top                                                                                                                                                                                                    ; work         ;
;    |jtag_uart:jtag_uart|                                                 ; 175 (0)           ; 223 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart                                                                                                                                                                                ; jtag_uart    ;
;       |altera_reset_controller:rst_controller|                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|altera_reset_controller:rst_controller                                                                                                                                         ; jtag_uart    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                              ; jtag_uart    ;
;       |jtag_uart_jtag_uart:jtag_uart|                                    ; 175 (20)          ; 220 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart                                                                                                                                                  ; jtag_uart    ;
;          |alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|       ; 51 (51)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic                                                                                          ; work         ;
;          |jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r| ; 52 (0)            ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r                                                                                    ; jtag_uart    ;
;             |scfifo:rfifo|                                               ; 52 (0)            ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo                                                                       ; work         ;
;                |a_fffifo:subfifo|                                        ; 52 (1)            ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo                                                      ; work         ;
;                   |a_fefifo:fifo_state|                                  ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ; work         ;
;                   |lpm_counter:rd_ptr|                                   ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ; work         ;
;                      |cntr_p9f:auto_generated|                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated           ; work         ;
;                   |lpm_ff:last_data_node[0]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ; work         ;
;                   |lpm_ff:last_data_node[1]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ; work         ;
;                   |lpm_ff:last_data_node[2]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                             ; work         ;
;                   |lpm_ff:last_data_node[3]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                             ; work         ;
;                   |lpm_ff:last_data_node[4]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                             ; work         ;
;                   |lpm_ff:last_data_node[5]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                             ; work         ;
;                   |lpm_ff:last_data_node[6]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                             ; work         ;
;                   |lpm_ff:last_data_node[7]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                             ; work         ;
;                   |lpm_ff:output_buffer|                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                        ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ; work         ;
;                      |mux_dqc:auto_generated|                            ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated ; work         ;
;          |jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w| ; 52 (0)            ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w                                                                                    ; jtag_uart    ;
;             |scfifo:wfifo|                                               ; 52 (0)            ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo                                                                       ; work         ;
;                |a_fffifo:subfifo|                                        ; 52 (1)            ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo                                                      ; work         ;
;                   |a_fefifo:fifo_state|                                  ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ; work         ;
;                   |lpm_counter:rd_ptr|                                   ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ; work         ;
;                      |cntr_p9f:auto_generated|                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated           ; work         ;
;                   |lpm_ff:last_data_node[0]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ; work         ;
;                   |lpm_ff:last_data_node[1]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ; work         ;
;                   |lpm_ff:last_data_node[2]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                             ; work         ;
;                   |lpm_ff:last_data_node[3]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                             ; work         ;
;                   |lpm_ff:last_data_node[4]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                             ; work         ;
;                   |lpm_ff:last_data_node[5]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                             ; work         ;
;                   |lpm_ff:last_data_node[6]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                             ; work         ;
;                   |lpm_ff:last_data_node[7]|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                             ; work         ;
;                   |lpm_ff:output_buffer|                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                        ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ; work         ;
;                      |mux_dqc:auto_generated|                            ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated ; work         ;
;    |sld_hub:auto_hub|                                                    ; 114 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|sld_hub:auto_hub                                                                                                                                                                                   ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                     ; 113 (77)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                      ; work         ;
;          |sld_rom_sr:hub_info_reg|                                       ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                              ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                     ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |jtag_uart_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                            ; work         ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                           ;
+--------+-------------------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                           ; IP Include File                          ;
+--------+-------------------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------------------------------+
; Altera ; Qsys                    ; 13.1    ; N/A          ; N/A          ; |jtag_uart_top|jtag_uart:jtag_uart                                        ; jtag_uart/synthesis/../../jtag_uart.qsys ;
; Altera ; altera_avalon_jtag_uart ; 13.1    ; N/A          ; N/A          ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart          ; jtag_uart/synthesis/../../jtag_uart.qsys ;
; Altera ; altera_reset_controller ; 13.1    ; N/A          ; N/A          ; |jtag_uart_top|jtag_uart:jtag_uart|altera_reset_controller:rst_controller ; jtag_uart/synthesis/../../jtag_uart.qsys ;
+--------+-------------------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                        ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                  ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                  ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                  ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                        ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                  ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                  ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                  ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[0]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[1]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[2]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[3]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[4]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[5]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[6]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[7]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                    ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|read_req                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|write_valid                        ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|write_stalled                      ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rvalid                             ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|tck_t_dav                          ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|read                               ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|write                              ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[7]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[3]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[4]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[5]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[6]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[0]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[1]                           ; yes                                                              ; yes                                        ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[2]                           ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 301   ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 249   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 246   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|av_waitrequest                                                                              ; 6       ;
; jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 182     ;
; jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|t_dav                                                                                       ; 2       ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rst2                                ; 2       ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|count[9]                            ; 11      ;
; jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rst1                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                  ; 3       ;
; Total number of inverted registers = 11                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|count[7]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|td_shift[8] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|td_shift[3] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |jtag_uart_top|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|td_shift[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |jtag_uart_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |jtag_uart_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |jtag_uart_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |jtag_uart_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |jtag_uart_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |jtag_uart_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |jtag_uart_top ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTHD         ; 18    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                              ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                           ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                           ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                              ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                           ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                           ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                            ;
; Entity Instance            ; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; OFF                                                                                                                          ;
; Entity Instance            ; jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; OFF                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:jtag_uart|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic"                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart"                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:jtag_uart"                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_readdata[31..19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_readdata[14..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Feb 06 15:49:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jtag_uart_top -c jtag_uart_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/jtag_uart.v
    Info (12023): Found entity 1: jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 5 design units, including 5 entities, in source file jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v
    Info (12023): Found entity 1: jtag_uart_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: jtag_uart_jtag_uart_scfifo_w
    Info (12023): Found entity 3: jtag_uart_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: jtag_uart_jtag_uart_scfifo_r
    Info (12023): Found entity 5: jtag_uart_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart_top.sv
    Info (12023): Found entity 1: jtag_uart_top
Info (12127): Elaborating entity "jtag_uart_top" for the top level hierarchy
Info (12128): Elaborating entity "jtag_uart" for hierarchy "jtag_uart:jtag_uart"
Info (12128): Elaborating entity "jtag_uart_jtag_uart" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "jtag_uart_jtag_uart_scfifo_w" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo", which is child of megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]"
Info (12131): Elaborated megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]", which is child of megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info (12131): Elaborated megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf
    Info (12023): Found entity 1: mux_dqc
Info (12128): Elaborating entity "mux_dqc" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info (12131): Elaborated megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p9f.tdf
    Info (12023): Found entity 1: cntr_p9f
Info (12128): Elaborating entity "cntr_p9f" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated"
Info (12128): Elaborating entity "a_fefifo" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state"
Info (12131): Elaborated megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info (12131): Elaborated megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vdg.tdf
    Info (12023): Found entity 1: cmpr_vdg
Info (12128): Elaborating entity "cmpr_vdg" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info (12131): Elaborated megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12128): Elaborating entity "jtag_uart_jtag_uart_scfifo_r" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "3"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "3"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "jtag_uart:jtag_uart|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "readdata[12]" is stuck at GND
    Warning (13410): Pin "readdata[13]" is stuck at GND
    Warning (13410): Pin "readdata[14]" is stuck at GND
    Warning (13410): Pin "readdata[15]" is stuck at GND
    Warning (13410): Pin "readdata[16]" is stuck at GND
    Warning (13410): Pin "readdata[17]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "address[1]"
    Warning (15610): No output dependent on input pin "address[2]"
    Warning (15610): No output dependent on input pin "address[3]"
    Warning (15610): No output dependent on input pin "writedata[8]"
    Warning (15610): No output dependent on input pin "writedata[9]"
    Warning (15610): No output dependent on input pin "writedata[10]"
    Warning (15610): No output dependent on input pin "writedata[11]"
    Warning (15610): No output dependent on input pin "writedata[12]"
    Warning (15610): No output dependent on input pin "writedata[13]"
    Warning (15610): No output dependent on input pin "writedata[14]"
    Warning (15610): No output dependent on input pin "writedata[15]"
    Warning (15610): No output dependent on input pin "writedata[16]"
    Warning (15610): No output dependent on input pin "writedata[17]"
Info (21057): Implemented 527 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 20 output pins
    Info (21061): Implemented 477 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Wed Feb 06 15:49:49 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


