NDS Database:  version P.20131013

NDS_INFO | xbr | 2C256144 | XC2C256-6-TQ144

DEVICE | 2C256 | 2C256144 | 

NETWORK | RAM | 0 | 0 | 1073758214 | 0

INPUT_INSTANCE | 0 | 0 | NULL | clk_wpis_II | RAM_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk_wpis | 7718 | PI | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | clk_wpis_II/UIM | 7747 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | clk_wpis_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv | empty_half_full<0>_MC | RAM_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | empty_half_full<0>_MC.Q | 7759 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<0>_MC.Q | empty_half_full<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | empty_half_full<0>_MC.SI | empty_half_full<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | empty_half_full<0>_MC.D1 | 7720 | ? | 0 | 0 | empty_half_full<0>_MC | NULL | NULL | empty_half_full<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | empty_half_full_wew_cmp_eq0001
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | empty_half_full<0>_MC.D2 | 7721 | ? | 0 | 0 | empty_half_full<0>_MC | NULL | NULL | empty_half_full<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | empty_half_full<0>_MC.REG | empty_half_full<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | empty_half_full<0>_MC.D | 7719 | ? | 0 | 0 | empty_half_full<0>_MC | NULL | NULL | empty_half_full<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | empty_half_full<0>_MC.Q | 7758 | ? | 0 | 0 | empty_half_full<0>_MC | NULL | NULL | empty_half_full<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv | empty_half_full<2>_MC | RAM_COPY_0_COPY_0 | 256 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<1> | 7741 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<1>_MC.Q | licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<2> | 7748 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<2>_MC.Q | licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<3> | 7753 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<3>_MC.Q | licznik<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | empty_half_full<2>_MC.Q | 7767 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | empty_half_full<2>_MC.SI | empty_half_full<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<1> | 7741 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<1>_MC.Q | licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<2> | 7748 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<2>_MC.Q | licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<3> | 7753 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<3>_MC.Q | licznik<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | empty_half_full<2>_MC.D1 | 7723 | ? | 0 | 0 | empty_half_full<2>_MC | NULL | NULL | empty_half_full<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_FALSE | licznik<0> | IV_FALSE | licznik<1> | IV_FALSE | licznik<2> | IV_FALSE | licznik<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | empty_half_full<2>_MC.D2 | 7724 | ? | 0 | 0 | empty_half_full<2>_MC | NULL | NULL | empty_half_full<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | empty_half_full<2>_MC.REG | empty_half_full<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | empty_half_full<2>_MC.D | 7722 | ? | 0 | 0 | empty_half_full<2>_MC | NULL | NULL | empty_half_full<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | empty_half_full<2>_MC.Q | 7734 | ? | 0 | 0 | empty_half_full<2>_MC | NULL | NULL | empty_half_full<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | licznik<0>_MC | RAM_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | licznik<0>_MC.SI | licznik<0>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | licznik<0>_MC.D1 | 7729 | ? | 0 | 0 | licznik<0>_MC | NULL | NULL | licznik<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | licznik<0>_MC.D2 | 7728 | ? | 0 | 0 | licznik<0>_MC | NULL | NULL | licznik<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001

SRFF_INSTANCE | licznik<0>_MC.REG | licznik<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | licznik<0>_MC.D | 7727 | ? | 0 | 0 | licznik<0>_MC | NULL | NULL | licznik<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | licznik<0>_MC.Q | 7726 | ? | 0 | 0 | licznik<0>_MC | NULL | NULL | licznik<0>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | rd_not_wr_II | RAM_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | rd_not_wr | 7730 | PI | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | not_e_II | RAM_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | not_e | 7732 | PI | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | empty_half_full_wew_cmp_eq0001_MC | RAM_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<1> | 7741 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<1>_MC.Q | licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<2> | 7748 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<2>_MC.Q | licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<3> | 7753 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<3>_MC.Q | licznik<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | empty_half_full_wew_cmp_eq0001_MC.SI | empty_half_full_wew_cmp_eq0001_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<1> | 7741 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<1>_MC.Q | licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<2> | 7748 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<2>_MC.Q | licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<3> | 7753 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<3>_MC.Q | licznik<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | empty_half_full_wew_cmp_eq0001_MC.D1 | 7739 | ? | 0 | 0 | empty_half_full_wew_cmp_eq0001_MC | NULL | NULL | empty_half_full_wew_cmp_eq0001_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | licznik<0> | IV_TRUE | licznik<1> | IV_TRUE | licznik<2> | IV_TRUE | licznik<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | empty_half_full_wew_cmp_eq0001_MC.D2 | 7740 | ? | 0 | 0 | empty_half_full_wew_cmp_eq0001_MC | NULL | NULL | empty_half_full_wew_cmp_eq0001_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | empty_half_full_wew_cmp_eq0001_MC.REG | empty_half_full_wew_cmp_eq0001_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | empty_half_full_wew_cmp_eq0001_MC.D | 7738 | ? | 0 | 0 | empty_half_full_wew_cmp_eq0001_MC | NULL | NULL | empty_half_full_wew_cmp_eq0001_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | empty_half_full_wew_cmp_eq0001_MC.Q | 7737 | ? | 0 | 0 | empty_half_full_wew_cmp_eq0001_MC | NULL | NULL | empty_half_full_wew_cmp_eq0001_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | licznik<1>_MC | RAM_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | licznik<1> | 7741 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<1>_MC.Q | licznik<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | licznik<1>_MC.SI | licznik<1>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | licznik<1>_MC.D1 | 7745 | ? | 0 | 0 | licznik<1>_MC | NULL | NULL | licznik<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | licznik<1>_MC.D2 | 7744 | ? | 0 | 0 | licznik<1>_MC | NULL | NULL | licznik<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | licznik<0> | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
SPPTERM | 4 | IV_FALSE | licznik<0> | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM

SRFF_INSTANCE | licznik<1>_MC.REG | licznik<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | licznik<1>_MC.D | 7743 | ? | 0 | 0 | licznik<1>_MC | NULL | NULL | licznik<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | licznik<1>_MC.Q | 7742 | ? | 0 | 0 | licznik<1>_MC | NULL | NULL | licznik<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | licznik<2>_MC | RAM_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<1> | 7741 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<1>_MC.Q | licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | licznik<2> | 7748 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<2>_MC.Q | licznik<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | licznik<2>_MC.SI | licznik<2>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<1> | 7741 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<1>_MC.Q | licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | licznik<2>_MC.D1 | 7752 | ? | 0 | 0 | licznik<2>_MC | NULL | NULL | licznik<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | licznik<2>_MC.D2 | 7751 | ? | 0 | 0 | licznik<2>_MC | NULL | NULL | licznik<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | licznik<0> | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | licznik<1>
SPPTERM | 5 | IV_FALSE | licznik<0> | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | licznik<1>

SRFF_INSTANCE | licznik<2>_MC.REG | licznik<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | licznik<2>_MC.D | 7750 | ? | 0 | 0 | licznik<2>_MC | NULL | NULL | licznik<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | licznik<2>_MC.Q | 7749 | ? | 0 | 0 | licznik<2>_MC | NULL | NULL | licznik<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | licznik<3>_MC | RAM_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<1> | 7741 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<1>_MC.Q | licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<2> | 7748 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<2>_MC.Q | licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<3> | 7753 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<3>_MC.Q | licznik<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | licznik<3> | 7753 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<3>_MC.Q | licznik<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | licznik<3>_MC.SI | licznik<3>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<0> | 7725 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<0>_MC.Q | licznik<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<1> | 7741 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<1>_MC.Q | licznik<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<2> | 7748 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<2>_MC.Q | licznik<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<3> | 7753 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<3>_MC.Q | licznik<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | licznik<3>_MC.D1 | 7757 | ? | 0 | 0 | licznik<3>_MC | NULL | NULL | licznik<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | licznik<3>_MC.D2 | 7756 | ? | 0 | 0 | licznik<3>_MC | NULL | NULL | licznik<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | licznik<0> | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | licznik<1> | IV_FALSE | licznik<2>
SPPTERM | 7 | IV_TRUE | licznik<0> | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | licznik<1> | IV_TRUE | licznik<2> | IV_FALSE | licznik<3>

SRFF_INSTANCE | licznik<3>_MC.REG | licznik<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | licznik<3>_MC.D | 7755 | ? | 0 | 0 | licznik<3>_MC | NULL | NULL | licznik<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | licznik<3>_MC.Q | 7754 | ? | 0 | 0 | licznik<3>_MC | NULL | NULL | licznik<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | empty_half_full<0> | RAM_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | empty_half_full<0>_MC.Q | 7759 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<0>_MC.Q | empty_half_full<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | empty_half_full<0> | 7760 | PO | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | empty_half_full<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | empty_half_full<1>_MC | RAM_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<3> | 7753 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<3>_MC.Q | licznik<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | empty_half_full<1>_MC.Q | 7765 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<1>_MC.Q | empty_half_full<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | empty_half_full<1>_MC.SI | empty_half_full<1>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | licznik<3> | 7753 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | licznik<3>_MC.Q | licznik<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | empty_half_full<1>_MC.D1 | 7762 | ? | 0 | 0 | empty_half_full<1>_MC | NULL | NULL | empty_half_full<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | licznik<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | empty_half_full<1>_MC.D2 | 7763 | ? | 0 | 0 | empty_half_full<1>_MC | NULL | NULL | empty_half_full<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | empty_half_full<1>_MC.REG | empty_half_full<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | empty_half_full<1>_MC.D | 7761 | ? | 0 | 0 | empty_half_full<1>_MC | NULL | NULL | empty_half_full<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | empty_half_full<1>_MC.Q | 7764 | ? | 0 | 0 | empty_half_full<1>_MC | NULL | NULL | empty_half_full<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | empty_half_full<1> | RAM_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | empty_half_full<1>_MC.Q | 7765 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<1>_MC.Q | empty_half_full<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | empty_half_full<1> | 7766 | PO | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | empty_half_full<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | empty_half_full<2> | RAM_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | empty_half_full<2>_MC.Q | 7767 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | empty_half_full<2> | 7768 | PO | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | empty_half_full<2> | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | magistrala_we<0>_II | RAM_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | magistrala_we<0> | 7769 | PI | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | magistrala_we<0>_II/UIM | 7776 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<0>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | magistrala_we<1>_II | RAM_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | magistrala_we<1> | 7770 | PI | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | magistrala_we<1>_II/UIM | 7865 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<1>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | magistrala_we<2>_II | RAM_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | magistrala_we<2> | 7771 | PI | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | magistrala_we<2>_II/UIM | 7955 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<2>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | magistrala_we<3>_II | RAM_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | magistrala_we<3> | 7772 | PI | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | magistrala_we<3>_II/UIM | 8044 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<3>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | magistrala_wy<0>_MC | RAM_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_0 | 7777 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_0_MC.Q | ram_0_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<0>_II/UIM | 7776 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | magistrala_wy<0>_MC.Q | 7860 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | magistrala_wy<0>_MC.Q | magistrala_wy<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | magistrala_wy<0>_MC.SI | magistrala_wy<0>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_0 | 7777 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_0_MC.Q | ram_0_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<0>_II/UIM | 7776 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | magistrala_wy<0>_MC.D1 | 7775 | ? | 0 | 0 | magistrala_wy<0>_MC | NULL | NULL | magistrala_wy<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | magistrala_wy<0>_MC.D2 | 7774 | ? | 0 | 0 | magistrala_wy<0>_MC | NULL | NULL | magistrala_wy<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | ram_0_0
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | magistrala_we<0>_II/UIM

SRFF_INSTANCE | magistrala_wy<0>_MC.REG | magistrala_wy<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | magistrala_wy<0>_MC.D | 7773 | ? | 0 | 0 | magistrala_wy<0>_MC | NULL | NULL | magistrala_wy<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | magistrala_wy<0>_MC.Q | 7859 | ? | 0 | 0 | magistrala_wy<0>_MC | NULL | NULL | magistrala_wy<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_0_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_0 | 7777 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_0_MC.Q | ram_0_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_0 | 7782 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_0_MC.Q | ram_1_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<0>_II/UIM | 7776 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_0_0 | 7777 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_0_MC.Q | ram_0_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_0_0_MC.SI | ram_0_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_0 | 7777 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_0_MC.Q | ram_0_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_0 | 7782 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_0_MC.Q | ram_1_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<0>_II/UIM | 7776 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_0_0_MC.D1 | 7781 | ? | 0 | 0 | ram_0_0_MC | NULL | NULL | ram_0_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_0_0_MC.D2 | 7780 | ? | 0 | 0 | ram_0_0_MC | NULL | NULL | ram_0_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_0_0 | IV_FALSE | ram_1_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_0_0 | IV_TRUE | ram_1_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | magistrala_we<0>_II/UIM | IV_FALSE | ram_0_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | magistrala_we<0>_II/UIM | IV_TRUE | ram_0_0

SRFF_INSTANCE | ram_0_0_MC.REG | ram_0_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_0_0_MC.D | 7779 | ? | 0 | 0 | ram_0_0_MC | NULL | NULL | ram_0_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_0_0_MC.Q | 7778 | ? | 0 | 0 | ram_0_0_MC | NULL | NULL | ram_0_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_1_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_0 | 7782 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_0_MC.Q | ram_1_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_0 | 7787 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_0_MC.Q | ram_2_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_0 | 7777 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_0_MC.Q | ram_0_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_1_0 | 7782 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_0_MC.Q | ram_1_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_1_0_MC.SI | ram_1_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_0 | 7782 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_0_MC.Q | ram_1_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_0 | 7787 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_0_MC.Q | ram_2_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_0 | 7777 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_0_MC.Q | ram_0_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_1_0_MC.D1 | 7786 | ? | 0 | 0 | ram_1_0_MC | NULL | NULL | ram_1_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_1_0_MC.D2 | 7785 | ? | 0 | 0 | ram_1_0_MC | NULL | NULL | ram_1_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_1_0 | IV_FALSE | ram_2_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_1_0 | IV_TRUE | ram_2_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_0_0 | IV_FALSE | ram_1_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_0_0 | IV_TRUE | ram_1_0

SRFF_INSTANCE | ram_1_0_MC.REG | ram_1_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_1_0_MC.D | 7784 | ? | 0 | 0 | ram_1_0_MC | NULL | NULL | ram_1_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_1_0_MC.Q | 7783 | ? | 0 | 0 | ram_1_0_MC | NULL | NULL | ram_1_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_2_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_0 | 7787 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_0_MC.Q | ram_2_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_0 | 7792 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_0_MC.Q | ram_3_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_0 | 7782 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_0_MC.Q | ram_1_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_2_0 | 7787 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_0_MC.Q | ram_2_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_2_0_MC.SI | ram_2_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_0 | 7787 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_0_MC.Q | ram_2_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_0 | 7792 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_0_MC.Q | ram_3_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_0 | 7782 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_0_MC.Q | ram_1_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_2_0_MC.D1 | 7791 | ? | 0 | 0 | ram_2_0_MC | NULL | NULL | ram_2_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_2_0_MC.D2 | 7790 | ? | 0 | 0 | ram_2_0_MC | NULL | NULL | ram_2_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_2_0 | IV_FALSE | ram_3_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_2_0 | IV_TRUE | ram_3_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_1_0 | IV_FALSE | ram_2_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_1_0 | IV_TRUE | ram_2_0

SRFF_INSTANCE | ram_2_0_MC.REG | ram_2_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_2_0_MC.D | 7789 | ? | 0 | 0 | ram_2_0_MC | NULL | NULL | ram_2_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_2_0_MC.Q | 7788 | ? | 0 | 0 | ram_2_0_MC | NULL | NULL | ram_2_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_3_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_0 | 7792 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_0_MC.Q | ram_3_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_0 | 7797 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_0_MC.Q | ram_4_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_0 | 7787 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_0_MC.Q | ram_2_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_3_0 | 7792 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_0_MC.Q | ram_3_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_3_0_MC.SI | ram_3_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_0 | 7792 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_0_MC.Q | ram_3_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_0 | 7797 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_0_MC.Q | ram_4_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_0 | 7787 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_0_MC.Q | ram_2_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_3_0_MC.D1 | 7796 | ? | 0 | 0 | ram_3_0_MC | NULL | NULL | ram_3_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_3_0_MC.D2 | 7795 | ? | 0 | 0 | ram_3_0_MC | NULL | NULL | ram_3_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_3_0 | IV_FALSE | ram_4_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_3_0 | IV_TRUE | ram_4_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_2_0 | IV_FALSE | ram_3_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_2_0 | IV_TRUE | ram_3_0

SRFF_INSTANCE | ram_3_0_MC.REG | ram_3_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_3_0_MC.D | 7794 | ? | 0 | 0 | ram_3_0_MC | NULL | NULL | ram_3_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_3_0_MC.Q | 7793 | ? | 0 | 0 | ram_3_0_MC | NULL | NULL | ram_3_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_4_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_0 | 7797 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_0_MC.Q | ram_4_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_0 | 7802 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_0_MC.Q | ram_5_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_0 | 7792 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_0_MC.Q | ram_3_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_4_0 | 7797 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_0_MC.Q | ram_4_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_4_0_MC.SI | ram_4_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_0 | 7797 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_0_MC.Q | ram_4_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_0 | 7802 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_0_MC.Q | ram_5_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_0 | 7792 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_0_MC.Q | ram_3_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_4_0_MC.D1 | 7801 | ? | 0 | 0 | ram_4_0_MC | NULL | NULL | ram_4_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_4_0_MC.D2 | 7800 | ? | 0 | 0 | ram_4_0_MC | NULL | NULL | ram_4_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_4_0 | IV_FALSE | ram_5_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_4_0 | IV_TRUE | ram_5_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_3_0 | IV_FALSE | ram_4_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_3_0 | IV_TRUE | ram_4_0

SRFF_INSTANCE | ram_4_0_MC.REG | ram_4_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_4_0_MC.D | 7799 | ? | 0 | 0 | ram_4_0_MC | NULL | NULL | ram_4_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_4_0_MC.Q | 7798 | ? | 0 | 0 | ram_4_0_MC | NULL | NULL | ram_4_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_5_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_0 | 7802 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_0_MC.Q | ram_5_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_0 | 7807 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_0_MC.Q | ram_6_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_0 | 7797 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_0_MC.Q | ram_4_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_5_0 | 7802 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_0_MC.Q | ram_5_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_5_0_MC.SI | ram_5_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_0 | 7802 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_0_MC.Q | ram_5_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_0 | 7807 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_0_MC.Q | ram_6_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_0 | 7797 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_0_MC.Q | ram_4_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_5_0_MC.D1 | 7806 | ? | 0 | 0 | ram_5_0_MC | NULL | NULL | ram_5_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_5_0_MC.D2 | 7805 | ? | 0 | 0 | ram_5_0_MC | NULL | NULL | ram_5_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_5_0 | IV_FALSE | ram_6_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_5_0 | IV_TRUE | ram_6_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_4_0 | IV_FALSE | ram_5_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_4_0 | IV_TRUE | ram_5_0

SRFF_INSTANCE | ram_5_0_MC.REG | ram_5_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_5_0_MC.D | 7804 | ? | 0 | 0 | ram_5_0_MC | NULL | NULL | ram_5_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_5_0_MC.Q | 7803 | ? | 0 | 0 | ram_5_0_MC | NULL | NULL | ram_5_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_6_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_0 | 7807 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_0_MC.Q | ram_6_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_0 | 7812 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_0_MC.Q | ram_7_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_0 | 7802 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_0_MC.Q | ram_5_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_6_0 | 7807 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_0_MC.Q | ram_6_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_6_0_MC.SI | ram_6_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_0 | 7807 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_0_MC.Q | ram_6_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_0 | 7812 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_0_MC.Q | ram_7_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_0 | 7802 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_0_MC.Q | ram_5_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_6_0_MC.D1 | 7811 | ? | 0 | 0 | ram_6_0_MC | NULL | NULL | ram_6_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_6_0_MC.D2 | 7810 | ? | 0 | 0 | ram_6_0_MC | NULL | NULL | ram_6_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_6_0 | IV_FALSE | ram_7_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_6_0 | IV_TRUE | ram_7_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_5_0 | IV_FALSE | ram_6_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_5_0 | IV_TRUE | ram_6_0

SRFF_INSTANCE | ram_6_0_MC.REG | ram_6_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_6_0_MC.D | 7809 | ? | 0 | 0 | ram_6_0_MC | NULL | NULL | ram_6_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_6_0_MC.Q | 7808 | ? | 0 | 0 | ram_6_0_MC | NULL | NULL | ram_6_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_7_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_0 | 7812 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_0_MC.Q | ram_7_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_0 | 7817 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_0_MC.Q | ram_8_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_0 | 7807 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_0_MC.Q | ram_6_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_7_0 | 7812 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_0_MC.Q | ram_7_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_7_0_MC.SI | ram_7_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_0 | 7812 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_0_MC.Q | ram_7_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_0 | 7817 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_0_MC.Q | ram_8_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_0 | 7807 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_0_MC.Q | ram_6_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_7_0_MC.D1 | 7816 | ? | 0 | 0 | ram_7_0_MC | NULL | NULL | ram_7_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_7_0_MC.D2 | 7815 | ? | 0 | 0 | ram_7_0_MC | NULL | NULL | ram_7_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_7_0 | IV_FALSE | ram_8_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_7_0 | IV_TRUE | ram_8_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_6_0 | IV_FALSE | ram_7_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_6_0 | IV_TRUE | ram_7_0

SRFF_INSTANCE | ram_7_0_MC.REG | ram_7_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_7_0_MC.D | 7814 | ? | 0 | 0 | ram_7_0_MC | NULL | NULL | ram_7_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_7_0_MC.Q | 7813 | ? | 0 | 0 | ram_7_0_MC | NULL | NULL | ram_7_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_8_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_0 | 7817 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_0_MC.Q | ram_8_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_0 | 7822 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_0_MC.Q | ram_9_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_0 | 7812 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_0_MC.Q | ram_7_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_8_0 | 7817 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_0_MC.Q | ram_8_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_8_0_MC.SI | ram_8_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_0 | 7817 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_0_MC.Q | ram_8_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_0 | 7822 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_0_MC.Q | ram_9_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_0 | 7812 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_0_MC.Q | ram_7_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_8_0_MC.D1 | 7821 | ? | 0 | 0 | ram_8_0_MC | NULL | NULL | ram_8_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_8_0_MC.D2 | 7820 | ? | 0 | 0 | ram_8_0_MC | NULL | NULL | ram_8_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_8_0 | IV_FALSE | ram_9_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_8_0 | IV_TRUE | ram_9_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_7_0 | IV_FALSE | ram_8_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_7_0 | IV_TRUE | ram_8_0

SRFF_INSTANCE | ram_8_0_MC.REG | ram_8_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_8_0_MC.D | 7819 | ? | 0 | 0 | ram_8_0_MC | NULL | NULL | ram_8_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_8_0_MC.Q | 7818 | ? | 0 | 0 | ram_8_0_MC | NULL | NULL | ram_8_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_9_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_0 | 7822 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_0_MC.Q | ram_9_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_0 | 7827 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_0_MC.Q | ram_10_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_0 | 7817 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_0_MC.Q | ram_8_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_9_0 | 7822 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_0_MC.Q | ram_9_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_9_0_MC.SI | ram_9_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_0 | 7822 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_0_MC.Q | ram_9_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_0 | 7827 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_0_MC.Q | ram_10_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_0 | 7817 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_0_MC.Q | ram_8_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_9_0_MC.D1 | 7826 | ? | 0 | 0 | ram_9_0_MC | NULL | NULL | ram_9_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_9_0_MC.D2 | 7825 | ? | 0 | 0 | ram_9_0_MC | NULL | NULL | ram_9_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_9_0 | IV_FALSE | ram_10_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_9_0 | IV_TRUE | ram_10_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_8_0 | IV_FALSE | ram_9_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_8_0 | IV_TRUE | ram_9_0

SRFF_INSTANCE | ram_9_0_MC.REG | ram_9_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_9_0_MC.D | 7824 | ? | 0 | 0 | ram_9_0_MC | NULL | NULL | ram_9_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_9_0_MC.Q | 7823 | ? | 0 | 0 | ram_9_0_MC | NULL | NULL | ram_9_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_10_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_0 | 7827 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_0_MC.Q | ram_10_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_0 | 7832 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_0_MC.Q | ram_11_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_0 | 7822 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_0_MC.Q | ram_9_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_10_0 | 7827 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_0_MC.Q | ram_10_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_10_0_MC.SI | ram_10_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_0 | 7827 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_0_MC.Q | ram_10_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_0 | 7832 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_0_MC.Q | ram_11_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_0 | 7822 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_0_MC.Q | ram_9_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_10_0_MC.D1 | 7831 | ? | 0 | 0 | ram_10_0_MC | NULL | NULL | ram_10_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_10_0_MC.D2 | 7830 | ? | 0 | 0 | ram_10_0_MC | NULL | NULL | ram_10_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_10_0 | IV_FALSE | ram_11_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_10_0 | IV_TRUE | ram_11_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_9_0 | IV_FALSE | ram_10_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_9_0 | IV_TRUE | ram_10_0

SRFF_INSTANCE | ram_10_0_MC.REG | ram_10_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_10_0_MC.D | 7829 | ? | 0 | 0 | ram_10_0_MC | NULL | NULL | ram_10_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_10_0_MC.Q | 7828 | ? | 0 | 0 | ram_10_0_MC | NULL | NULL | ram_10_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_11_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_0 | 7832 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_0_MC.Q | ram_11_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_0 | 7837 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_0_MC.Q | ram_12_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_0 | 7827 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_0_MC.Q | ram_10_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_11_0 | 7832 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_0_MC.Q | ram_11_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_11_0_MC.SI | ram_11_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_0 | 7832 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_0_MC.Q | ram_11_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_0 | 7837 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_0_MC.Q | ram_12_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_0 | 7827 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_0_MC.Q | ram_10_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_11_0_MC.D1 | 7836 | ? | 0 | 0 | ram_11_0_MC | NULL | NULL | ram_11_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_11_0_MC.D2 | 7835 | ? | 0 | 0 | ram_11_0_MC | NULL | NULL | ram_11_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_11_0 | IV_FALSE | ram_12_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_11_0 | IV_TRUE | ram_12_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_10_0 | IV_FALSE | ram_11_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_10_0 | IV_TRUE | ram_11_0

SRFF_INSTANCE | ram_11_0_MC.REG | ram_11_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_11_0_MC.D | 7834 | ? | 0 | 0 | ram_11_0_MC | NULL | NULL | ram_11_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_11_0_MC.Q | 7833 | ? | 0 | 0 | ram_11_0_MC | NULL | NULL | ram_11_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_12_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_0 | 7837 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_0_MC.Q | ram_12_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_0 | 7842 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_0_MC.Q | ram_13_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_0 | 7832 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_0_MC.Q | ram_11_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_12_0 | 7837 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_0_MC.Q | ram_12_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_12_0_MC.SI | ram_12_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_0 | 7837 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_0_MC.Q | ram_12_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_0 | 7842 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_0_MC.Q | ram_13_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_0 | 7832 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_0_MC.Q | ram_11_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_12_0_MC.D1 | 7841 | ? | 0 | 0 | ram_12_0_MC | NULL | NULL | ram_12_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_12_0_MC.D2 | 7840 | ? | 0 | 0 | ram_12_0_MC | NULL | NULL | ram_12_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_12_0 | IV_FALSE | ram_13_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_12_0 | IV_TRUE | ram_13_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_11_0 | IV_FALSE | ram_12_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_11_0 | IV_TRUE | ram_12_0

SRFF_INSTANCE | ram_12_0_MC.REG | ram_12_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_12_0_MC.D | 7839 | ? | 0 | 0 | ram_12_0_MC | NULL | NULL | ram_12_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_12_0_MC.Q | 7838 | ? | 0 | 0 | ram_12_0_MC | NULL | NULL | ram_12_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_13_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_0 | 7842 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_0_MC.Q | ram_13_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_0 | 7847 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_0_MC.Q | ram_14_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_0 | 7837 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_0_MC.Q | ram_12_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_13_0 | 7842 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_0_MC.Q | ram_13_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_13_0_MC.SI | ram_13_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_0 | 7842 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_0_MC.Q | ram_13_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_0 | 7847 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_0_MC.Q | ram_14_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_0 | 7837 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_0_MC.Q | ram_12_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_13_0_MC.D1 | 7846 | ? | 0 | 0 | ram_13_0_MC | NULL | NULL | ram_13_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_13_0_MC.D2 | 7845 | ? | 0 | 0 | ram_13_0_MC | NULL | NULL | ram_13_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_13_0 | IV_FALSE | ram_14_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_13_0 | IV_TRUE | ram_14_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_12_0 | IV_FALSE | ram_13_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_12_0 | IV_TRUE | ram_13_0

SRFF_INSTANCE | ram_13_0_MC.REG | ram_13_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_13_0_MC.D | 7844 | ? | 0 | 0 | ram_13_0_MC | NULL | NULL | ram_13_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_13_0_MC.Q | 7843 | ? | 0 | 0 | ram_13_0_MC | NULL | NULL | ram_13_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_14_0_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_0 | 7847 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_0_MC.Q | ram_14_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_15_0 | 7852 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_0_MC.Q | ram_15_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_0 | 7842 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_0_MC.Q | ram_13_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_14_0 | 7847 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_0_MC.Q | ram_14_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_14_0_MC.SI | ram_14_0_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_0 | 7847 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_0_MC.Q | ram_14_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_15_0 | 7852 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_0_MC.Q | ram_15_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_0 | 7842 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_0_MC.Q | ram_13_0_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_14_0_MC.D1 | 7851 | ? | 0 | 0 | ram_14_0_MC | NULL | NULL | ram_14_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_14_0_MC.D2 | 7850 | ? | 0 | 0 | ram_14_0_MC | NULL | NULL | ram_14_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_14_0 | IV_FALSE | ram_15_0
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_14_0 | IV_TRUE | ram_15_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_13_0 | IV_FALSE | ram_14_0
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_13_0 | IV_TRUE | ram_14_0

SRFF_INSTANCE | ram_14_0_MC.REG | ram_14_0_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_14_0_MC.D | 7849 | ? | 0 | 0 | ram_14_0_MC | NULL | NULL | ram_14_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_14_0_MC.Q | 7848 | ? | 0 | 0 | ram_14_0_MC | NULL | NULL | ram_14_0_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | ram_15_0_MC | RAM_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_0 | 7847 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_0_MC.Q | ram_14_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_15_0 | 7852 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_0_MC.Q | ram_15_0_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_15_0_MC.SI | ram_15_0_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_0 | 7847 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_0_MC.Q | ram_14_0_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_15_0_MC.D1 | 7856 | ? | 0 | 0 | ram_15_0_MC | NULL | NULL | ram_15_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_15_0_MC.D2 | 7855 | ? | 0 | 0 | ram_15_0_MC | NULL | NULL | ram_15_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | ram_14_0
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | ram_15_0_MC.CE | 7857 | ? | 0 | 0 | ram_15_0_MC | NULL | NULL | ram_15_0_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001

SRFF_INSTANCE | ram_15_0_MC.REG | ram_15_0_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_15_0_MC.D | 7854 | ? | 0 | 0 | ram_15_0_MC | NULL | NULL | ram_15_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | ram_15_0_MC.CE | 7857 | ? | 0 | 0 | ram_15_0_MC | NULL | NULL | ram_15_0_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_15_0_MC.Q | 7853 | ? | 0 | 0 | ram_15_0_MC | NULL | NULL | ram_15_0_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | magistrala_wy<0> | RAM_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | magistrala_wy<0>_MC.Q | 7860 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | magistrala_wy<0>_MC.Q | magistrala_wy<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | magistrala_wy<0> | 7861 | PO | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_wy<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | magistrala_wy<1>_MC | RAM_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_1 | 7866 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_1_MC.Q | ram_0_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<1>_II/UIM | 7865 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | magistrala_wy<1>_MC.Q | 7950 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | magistrala_wy<1>_MC.Q | magistrala_wy<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | magistrala_wy<1>_MC.SI | magistrala_wy<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_1 | 7866 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_1_MC.Q | ram_0_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<1>_II/UIM | 7865 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | magistrala_wy<1>_MC.D1 | 7864 | ? | 0 | 0 | magistrala_wy<1>_MC | NULL | NULL | magistrala_wy<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | magistrala_wy<1>_MC.D2 | 7863 | ? | 0 | 0 | magistrala_wy<1>_MC | NULL | NULL | magistrala_wy<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | ram_0_1
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | magistrala_we<1>_II/UIM

SRFF_INSTANCE | magistrala_wy<1>_MC.REG | magistrala_wy<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | magistrala_wy<1>_MC.D | 7862 | ? | 0 | 0 | magistrala_wy<1>_MC | NULL | NULL | magistrala_wy<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | magistrala_wy<1>_MC.Q | 7949 | ? | 0 | 0 | magistrala_wy<1>_MC | NULL | NULL | magistrala_wy<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_0_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_1 | 7866 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_1_MC.Q | ram_0_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_1 | 7871 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_1_MC.Q | ram_1_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<1>_II/UIM | 7865 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_0_1 | 7866 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_1_MC.Q | ram_0_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_0_1_MC.SI | ram_0_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_1 | 7866 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_1_MC.Q | ram_0_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_1 | 7871 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_1_MC.Q | ram_1_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<1>_II/UIM | 7865 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_0_1_MC.D1 | 7870 | ? | 0 | 0 | ram_0_1_MC | NULL | NULL | ram_0_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_0_1_MC.D2 | 7869 | ? | 0 | 0 | ram_0_1_MC | NULL | NULL | ram_0_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_0_1 | IV_FALSE | ram_1_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_0_1 | IV_TRUE | ram_1_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | magistrala_we<1>_II/UIM | IV_FALSE | ram_0_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | magistrala_we<1>_II/UIM | IV_TRUE | ram_0_1

SRFF_INSTANCE | ram_0_1_MC.REG | ram_0_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_0_1_MC.D | 7868 | ? | 0 | 0 | ram_0_1_MC | NULL | NULL | ram_0_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_0_1_MC.Q | 7867 | ? | 0 | 0 | ram_0_1_MC | NULL | NULL | ram_0_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_1_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_1 | 7871 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_1_MC.Q | ram_1_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_1 | 7876 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_1_MC.Q | ram_2_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_1 | 7866 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_1_MC.Q | ram_0_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_1_1 | 7871 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_1_MC.Q | ram_1_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_1_1_MC.SI | ram_1_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_1 | 7871 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_1_MC.Q | ram_1_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_1 | 7876 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_1_MC.Q | ram_2_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_1 | 7866 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_1_MC.Q | ram_0_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_1_1_MC.D1 | 7875 | ? | 0 | 0 | ram_1_1_MC | NULL | NULL | ram_1_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_1_1_MC.D2 | 7874 | ? | 0 | 0 | ram_1_1_MC | NULL | NULL | ram_1_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_1_1 | IV_FALSE | ram_2_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_1_1 | IV_TRUE | ram_2_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_0_1 | IV_FALSE | ram_1_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_0_1 | IV_TRUE | ram_1_1

SRFF_INSTANCE | ram_1_1_MC.REG | ram_1_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_1_1_MC.D | 7873 | ? | 0 | 0 | ram_1_1_MC | NULL | NULL | ram_1_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_1_1_MC.Q | 7872 | ? | 0 | 0 | ram_1_1_MC | NULL | NULL | ram_1_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_2_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_1 | 7876 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_1_MC.Q | ram_2_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_1 | 7881 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_1_MC.Q | ram_3_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_1 | 7871 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_1_MC.Q | ram_1_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_2_1 | 7876 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_1_MC.Q | ram_2_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_2_1_MC.SI | ram_2_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_1 | 7876 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_1_MC.Q | ram_2_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_1 | 7881 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_1_MC.Q | ram_3_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_1 | 7871 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_1_MC.Q | ram_1_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_2_1_MC.D1 | 7880 | ? | 0 | 0 | ram_2_1_MC | NULL | NULL | ram_2_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_2_1_MC.D2 | 7879 | ? | 0 | 0 | ram_2_1_MC | NULL | NULL | ram_2_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_2_1 | IV_FALSE | ram_3_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_2_1 | IV_TRUE | ram_3_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_1_1 | IV_FALSE | ram_2_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_1_1 | IV_TRUE | ram_2_1

SRFF_INSTANCE | ram_2_1_MC.REG | ram_2_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_2_1_MC.D | 7878 | ? | 0 | 0 | ram_2_1_MC | NULL | NULL | ram_2_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_2_1_MC.Q | 7877 | ? | 0 | 0 | ram_2_1_MC | NULL | NULL | ram_2_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_3_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_1 | 7881 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_1_MC.Q | ram_3_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_1 | 7886 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_1_MC.Q | ram_4_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_1 | 7876 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_1_MC.Q | ram_2_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_3_1 | 7881 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_1_MC.Q | ram_3_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_3_1_MC.SI | ram_3_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_1 | 7881 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_1_MC.Q | ram_3_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_1 | 7886 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_1_MC.Q | ram_4_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_1 | 7876 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_1_MC.Q | ram_2_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_3_1_MC.D1 | 7885 | ? | 0 | 0 | ram_3_1_MC | NULL | NULL | ram_3_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_3_1_MC.D2 | 7884 | ? | 0 | 0 | ram_3_1_MC | NULL | NULL | ram_3_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_3_1 | IV_FALSE | ram_4_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_3_1 | IV_TRUE | ram_4_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_2_1 | IV_FALSE | ram_3_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_2_1 | IV_TRUE | ram_3_1

SRFF_INSTANCE | ram_3_1_MC.REG | ram_3_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_3_1_MC.D | 7883 | ? | 0 | 0 | ram_3_1_MC | NULL | NULL | ram_3_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_3_1_MC.Q | 7882 | ? | 0 | 0 | ram_3_1_MC | NULL | NULL | ram_3_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_4_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_1 | 7886 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_1_MC.Q | ram_4_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_1 | 7891 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_1_MC.Q | ram_5_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_1 | 7881 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_1_MC.Q | ram_3_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_4_1 | 7886 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_1_MC.Q | ram_4_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_4_1_MC.SI | ram_4_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_1 | 7886 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_1_MC.Q | ram_4_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_1 | 7891 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_1_MC.Q | ram_5_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_1 | 7881 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_1_MC.Q | ram_3_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_4_1_MC.D1 | 7890 | ? | 0 | 0 | ram_4_1_MC | NULL | NULL | ram_4_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_4_1_MC.D2 | 7889 | ? | 0 | 0 | ram_4_1_MC | NULL | NULL | ram_4_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_4_1 | IV_FALSE | ram_5_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_4_1 | IV_TRUE | ram_5_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_3_1 | IV_FALSE | ram_4_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_3_1 | IV_TRUE | ram_4_1

SRFF_INSTANCE | ram_4_1_MC.REG | ram_4_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_4_1_MC.D | 7888 | ? | 0 | 0 | ram_4_1_MC | NULL | NULL | ram_4_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_4_1_MC.Q | 7887 | ? | 0 | 0 | ram_4_1_MC | NULL | NULL | ram_4_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_5_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_1 | 7891 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_1_MC.Q | ram_5_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_1 | 7896 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_1_MC.Q | ram_6_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_1 | 7886 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_1_MC.Q | ram_4_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_5_1 | 7891 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_1_MC.Q | ram_5_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_5_1_MC.SI | ram_5_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_1 | 7891 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_1_MC.Q | ram_5_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_1 | 7896 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_1_MC.Q | ram_6_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_1 | 7886 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_1_MC.Q | ram_4_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_5_1_MC.D1 | 7895 | ? | 0 | 0 | ram_5_1_MC | NULL | NULL | ram_5_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_5_1_MC.D2 | 7894 | ? | 0 | 0 | ram_5_1_MC | NULL | NULL | ram_5_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_5_1 | IV_FALSE | ram_6_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_5_1 | IV_TRUE | ram_6_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_4_1 | IV_FALSE | ram_5_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_4_1 | IV_TRUE | ram_5_1

SRFF_INSTANCE | ram_5_1_MC.REG | ram_5_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_5_1_MC.D | 7893 | ? | 0 | 0 | ram_5_1_MC | NULL | NULL | ram_5_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_5_1_MC.Q | 7892 | ? | 0 | 0 | ram_5_1_MC | NULL | NULL | ram_5_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_6_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_1 | 7896 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_1_MC.Q | ram_6_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_1 | 7901 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_1_MC.Q | ram_7_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_1 | 7891 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_1_MC.Q | ram_5_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_6_1 | 7896 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_1_MC.Q | ram_6_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_6_1_MC.SI | ram_6_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_1 | 7896 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_1_MC.Q | ram_6_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_1 | 7901 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_1_MC.Q | ram_7_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_1 | 7891 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_1_MC.Q | ram_5_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_6_1_MC.D1 | 7900 | ? | 0 | 0 | ram_6_1_MC | NULL | NULL | ram_6_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_6_1_MC.D2 | 7899 | ? | 0 | 0 | ram_6_1_MC | NULL | NULL | ram_6_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_6_1 | IV_FALSE | ram_7_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_6_1 | IV_TRUE | ram_7_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_5_1 | IV_FALSE | ram_6_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_5_1 | IV_TRUE | ram_6_1

SRFF_INSTANCE | ram_6_1_MC.REG | ram_6_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_6_1_MC.D | 7898 | ? | 0 | 0 | ram_6_1_MC | NULL | NULL | ram_6_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_6_1_MC.Q | 7897 | ? | 0 | 0 | ram_6_1_MC | NULL | NULL | ram_6_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_7_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_1 | 7901 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_1_MC.Q | ram_7_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_1 | 7906 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_1_MC.Q | ram_8_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_1 | 7896 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_1_MC.Q | ram_6_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_7_1 | 7901 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_1_MC.Q | ram_7_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_7_1_MC.SI | ram_7_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_1 | 7901 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_1_MC.Q | ram_7_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_1 | 7906 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_1_MC.Q | ram_8_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_1 | 7896 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_1_MC.Q | ram_6_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_7_1_MC.D1 | 7905 | ? | 0 | 0 | ram_7_1_MC | NULL | NULL | ram_7_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_7_1_MC.D2 | 7904 | ? | 0 | 0 | ram_7_1_MC | NULL | NULL | ram_7_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_7_1 | IV_FALSE | ram_8_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_7_1 | IV_TRUE | ram_8_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_6_1 | IV_FALSE | ram_7_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_6_1 | IV_TRUE | ram_7_1

SRFF_INSTANCE | ram_7_1_MC.REG | ram_7_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_7_1_MC.D | 7903 | ? | 0 | 0 | ram_7_1_MC | NULL | NULL | ram_7_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_7_1_MC.Q | 7902 | ? | 0 | 0 | ram_7_1_MC | NULL | NULL | ram_7_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_8_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_1 | 7906 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_1_MC.Q | ram_8_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_1 | 7911 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_1_MC.Q | ram_9_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_1 | 7901 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_1_MC.Q | ram_7_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_8_1 | 7906 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_1_MC.Q | ram_8_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_8_1_MC.SI | ram_8_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_1 | 7906 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_1_MC.Q | ram_8_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_1 | 7911 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_1_MC.Q | ram_9_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_1 | 7901 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_1_MC.Q | ram_7_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_8_1_MC.D1 | 7910 | ? | 0 | 0 | ram_8_1_MC | NULL | NULL | ram_8_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_8_1_MC.D2 | 7909 | ? | 0 | 0 | ram_8_1_MC | NULL | NULL | ram_8_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_8_1 | IV_FALSE | ram_9_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_8_1 | IV_TRUE | ram_9_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_7_1 | IV_FALSE | ram_8_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_7_1 | IV_TRUE | ram_8_1

SRFF_INSTANCE | ram_8_1_MC.REG | ram_8_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_8_1_MC.D | 7908 | ? | 0 | 0 | ram_8_1_MC | NULL | NULL | ram_8_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_8_1_MC.Q | 7907 | ? | 0 | 0 | ram_8_1_MC | NULL | NULL | ram_8_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_9_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_1 | 7911 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_1_MC.Q | ram_9_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_1 | 7916 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_1_MC.Q | ram_10_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_1 | 7906 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_1_MC.Q | ram_8_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_9_1 | 7911 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_1_MC.Q | ram_9_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_9_1_MC.SI | ram_9_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_1 | 7911 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_1_MC.Q | ram_9_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_1 | 7916 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_1_MC.Q | ram_10_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_1 | 7906 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_1_MC.Q | ram_8_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_9_1_MC.D1 | 7915 | ? | 0 | 0 | ram_9_1_MC | NULL | NULL | ram_9_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_9_1_MC.D2 | 7914 | ? | 0 | 0 | ram_9_1_MC | NULL | NULL | ram_9_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_9_1 | IV_FALSE | ram_10_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_9_1 | IV_TRUE | ram_10_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_8_1 | IV_FALSE | ram_9_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_8_1 | IV_TRUE | ram_9_1

SRFF_INSTANCE | ram_9_1_MC.REG | ram_9_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_9_1_MC.D | 7913 | ? | 0 | 0 | ram_9_1_MC | NULL | NULL | ram_9_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_9_1_MC.Q | 7912 | ? | 0 | 0 | ram_9_1_MC | NULL | NULL | ram_9_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_10_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_1 | 7916 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_1_MC.Q | ram_10_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_1 | 7921 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_1_MC.Q | ram_11_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_1 | 7911 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_1_MC.Q | ram_9_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_10_1 | 7916 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_1_MC.Q | ram_10_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_10_1_MC.SI | ram_10_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_1 | 7916 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_1_MC.Q | ram_10_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_1 | 7921 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_1_MC.Q | ram_11_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_1 | 7911 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_1_MC.Q | ram_9_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_10_1_MC.D1 | 7920 | ? | 0 | 0 | ram_10_1_MC | NULL | NULL | ram_10_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_10_1_MC.D2 | 7919 | ? | 0 | 0 | ram_10_1_MC | NULL | NULL | ram_10_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_10_1 | IV_FALSE | ram_11_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_10_1 | IV_TRUE | ram_11_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_9_1 | IV_FALSE | ram_10_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_9_1 | IV_TRUE | ram_10_1

SRFF_INSTANCE | ram_10_1_MC.REG | ram_10_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_10_1_MC.D | 7918 | ? | 0 | 0 | ram_10_1_MC | NULL | NULL | ram_10_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_10_1_MC.Q | 7917 | ? | 0 | 0 | ram_10_1_MC | NULL | NULL | ram_10_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_11_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_1 | 7921 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_1_MC.Q | ram_11_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_1 | 7926 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_1_MC.Q | ram_12_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_1 | 7916 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_1_MC.Q | ram_10_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_11_1 | 7921 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_1_MC.Q | ram_11_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_11_1_MC.SI | ram_11_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_1 | 7921 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_1_MC.Q | ram_11_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_1 | 7926 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_1_MC.Q | ram_12_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_1 | 7916 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_1_MC.Q | ram_10_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_11_1_MC.D1 | 7925 | ? | 0 | 0 | ram_11_1_MC | NULL | NULL | ram_11_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_11_1_MC.D2 | 7924 | ? | 0 | 0 | ram_11_1_MC | NULL | NULL | ram_11_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_11_1 | IV_FALSE | ram_12_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_11_1 | IV_TRUE | ram_12_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_10_1 | IV_FALSE | ram_11_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_10_1 | IV_TRUE | ram_11_1

SRFF_INSTANCE | ram_11_1_MC.REG | ram_11_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_11_1_MC.D | 7923 | ? | 0 | 0 | ram_11_1_MC | NULL | NULL | ram_11_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_11_1_MC.Q | 7922 | ? | 0 | 0 | ram_11_1_MC | NULL | NULL | ram_11_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_12_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_1 | 7926 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_1_MC.Q | ram_12_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_1 | 7931 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_1_MC.Q | ram_13_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_1 | 7921 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_1_MC.Q | ram_11_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_12_1 | 7926 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_1_MC.Q | ram_12_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_12_1_MC.SI | ram_12_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_1 | 7926 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_1_MC.Q | ram_12_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_1 | 7931 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_1_MC.Q | ram_13_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_1 | 7921 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_1_MC.Q | ram_11_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_12_1_MC.D1 | 7930 | ? | 0 | 0 | ram_12_1_MC | NULL | NULL | ram_12_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_12_1_MC.D2 | 7929 | ? | 0 | 0 | ram_12_1_MC | NULL | NULL | ram_12_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_12_1 | IV_FALSE | ram_13_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_12_1 | IV_TRUE | ram_13_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_11_1 | IV_FALSE | ram_12_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_11_1 | IV_TRUE | ram_12_1

SRFF_INSTANCE | ram_12_1_MC.REG | ram_12_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_12_1_MC.D | 7928 | ? | 0 | 0 | ram_12_1_MC | NULL | NULL | ram_12_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_12_1_MC.Q | 7927 | ? | 0 | 0 | ram_12_1_MC | NULL | NULL | ram_12_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_13_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_1 | 7931 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_1_MC.Q | ram_13_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_1 | 7936 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_1_MC.Q | ram_14_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_1 | 7926 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_1_MC.Q | ram_12_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_13_1 | 7931 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_1_MC.Q | ram_13_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_13_1_MC.SI | ram_13_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_1 | 7931 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_1_MC.Q | ram_13_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_1 | 7936 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_1_MC.Q | ram_14_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_1 | 7926 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_1_MC.Q | ram_12_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_13_1_MC.D1 | 7935 | ? | 0 | 0 | ram_13_1_MC | NULL | NULL | ram_13_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_13_1_MC.D2 | 7934 | ? | 0 | 0 | ram_13_1_MC | NULL | NULL | ram_13_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_13_1 | IV_FALSE | ram_14_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_13_1 | IV_TRUE | ram_14_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_12_1 | IV_FALSE | ram_13_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_12_1 | IV_TRUE | ram_13_1

SRFF_INSTANCE | ram_13_1_MC.REG | ram_13_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_13_1_MC.D | 7933 | ? | 0 | 0 | ram_13_1_MC | NULL | NULL | ram_13_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_13_1_MC.Q | 7932 | ? | 0 | 0 | ram_13_1_MC | NULL | NULL | ram_13_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_14_1_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_1 | 7936 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_1_MC.Q | ram_14_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_15_1 | 7941 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_1_MC.Q | ram_15_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_1 | 7931 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_1_MC.Q | ram_13_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_14_1 | 7936 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_1_MC.Q | ram_14_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_14_1_MC.SI | ram_14_1_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_1 | 7936 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_1_MC.Q | ram_14_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_15_1 | 7941 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_1_MC.Q | ram_15_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_1 | 7931 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_1_MC.Q | ram_13_1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_14_1_MC.D1 | 7940 | ? | 0 | 0 | ram_14_1_MC | NULL | NULL | ram_14_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_14_1_MC.D2 | 7939 | ? | 0 | 0 | ram_14_1_MC | NULL | NULL | ram_14_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_14_1 | IV_FALSE | ram_15_1
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_14_1 | IV_TRUE | ram_15_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_13_1 | IV_FALSE | ram_14_1
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_13_1 | IV_TRUE | ram_14_1

SRFF_INSTANCE | ram_14_1_MC.REG | ram_14_1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_14_1_MC.D | 7938 | ? | 0 | 0 | ram_14_1_MC | NULL | NULL | ram_14_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_14_1_MC.Q | 7937 | ? | 0 | 0 | ram_14_1_MC | NULL | NULL | ram_14_1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | ram_15_1_MC | RAM_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_1 | 7936 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_1_MC.Q | ram_14_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_15_1 | 7941 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_1_MC.Q | ram_15_1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_15_1_MC.SI | ram_15_1_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_1 | 7936 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_1_MC.Q | ram_14_1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_15_1_MC.D1 | 7945 | ? | 0 | 0 | ram_15_1_MC | NULL | NULL | ram_15_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_15_1_MC.D2 | 7944 | ? | 0 | 0 | ram_15_1_MC | NULL | NULL | ram_15_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | ram_14_1
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | ram_15_1_MC.CE | 7946 | ? | 0 | 0 | ram_15_1_MC | NULL | NULL | ram_15_1_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001

SRFF_INSTANCE | ram_15_1_MC.REG | ram_15_1_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_15_1_MC.D | 7943 | ? | 0 | 0 | ram_15_1_MC | NULL | NULL | ram_15_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | ram_15_1_MC.CE | 7946 | ? | 0 | 0 | ram_15_1_MC | NULL | NULL | ram_15_1_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_15_1_MC.Q | 7942 | ? | 0 | 0 | ram_15_1_MC | NULL | NULL | ram_15_1_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | magistrala_wy<1> | RAM_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | magistrala_wy<1>_MC.Q | 7950 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | magistrala_wy<1>_MC.Q | magistrala_wy<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | magistrala_wy<1> | 7951 | PO | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_wy<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | magistrala_wy<2>_MC | RAM_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_2 | 7956 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_2_MC.Q | ram_0_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<2>_II/UIM | 7955 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | magistrala_wy<2>_MC.Q | 8039 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | magistrala_wy<2>_MC.Q | magistrala_wy<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | magistrala_wy<2>_MC.SI | magistrala_wy<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_2 | 7956 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_2_MC.Q | ram_0_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<2>_II/UIM | 7955 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | magistrala_wy<2>_MC.D1 | 7954 | ? | 0 | 0 | magistrala_wy<2>_MC | NULL | NULL | magistrala_wy<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | magistrala_wy<2>_MC.D2 | 7953 | ? | 0 | 0 | magistrala_wy<2>_MC | NULL | NULL | magistrala_wy<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | ram_0_2
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | magistrala_we<2>_II/UIM

SRFF_INSTANCE | magistrala_wy<2>_MC.REG | magistrala_wy<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | magistrala_wy<2>_MC.D | 7952 | ? | 0 | 0 | magistrala_wy<2>_MC | NULL | NULL | magistrala_wy<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | magistrala_wy<2>_MC.Q | 8038 | ? | 0 | 0 | magistrala_wy<2>_MC | NULL | NULL | magistrala_wy<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_0_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_2 | 7956 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_2_MC.Q | ram_0_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_2 | 7961 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_2_MC.Q | ram_1_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<2>_II/UIM | 7955 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_0_2 | 7956 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_2_MC.Q | ram_0_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_0_2_MC.SI | ram_0_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_2 | 7956 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_2_MC.Q | ram_0_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_2 | 7961 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_2_MC.Q | ram_1_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<2>_II/UIM | 7955 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_0_2_MC.D1 | 7960 | ? | 0 | 0 | ram_0_2_MC | NULL | NULL | ram_0_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_0_2_MC.D2 | 7959 | ? | 0 | 0 | ram_0_2_MC | NULL | NULL | ram_0_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_0_2 | IV_FALSE | ram_1_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_0_2 | IV_TRUE | ram_1_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | magistrala_we<2>_II/UIM | IV_FALSE | ram_0_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | magistrala_we<2>_II/UIM | IV_TRUE | ram_0_2

SRFF_INSTANCE | ram_0_2_MC.REG | ram_0_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_0_2_MC.D | 7958 | ? | 0 | 0 | ram_0_2_MC | NULL | NULL | ram_0_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_0_2_MC.Q | 7957 | ? | 0 | 0 | ram_0_2_MC | NULL | NULL | ram_0_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_1_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_2 | 7961 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_2_MC.Q | ram_1_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_2 | 7966 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_2_MC.Q | ram_2_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_2 | 7956 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_2_MC.Q | ram_0_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_1_2 | 7961 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_2_MC.Q | ram_1_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_1_2_MC.SI | ram_1_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_2 | 7961 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_2_MC.Q | ram_1_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_2 | 7966 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_2_MC.Q | ram_2_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_2 | 7956 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_2_MC.Q | ram_0_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_1_2_MC.D1 | 7965 | ? | 0 | 0 | ram_1_2_MC | NULL | NULL | ram_1_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_1_2_MC.D2 | 7964 | ? | 0 | 0 | ram_1_2_MC | NULL | NULL | ram_1_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_1_2 | IV_FALSE | ram_2_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_1_2 | IV_TRUE | ram_2_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_0_2 | IV_FALSE | ram_1_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_0_2 | IV_TRUE | ram_1_2

SRFF_INSTANCE | ram_1_2_MC.REG | ram_1_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_1_2_MC.D | 7963 | ? | 0 | 0 | ram_1_2_MC | NULL | NULL | ram_1_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_1_2_MC.Q | 7962 | ? | 0 | 0 | ram_1_2_MC | NULL | NULL | ram_1_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_2_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_2 | 7966 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_2_MC.Q | ram_2_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_2 | 7971 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_2_MC.Q | ram_3_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_2 | 7961 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_2_MC.Q | ram_1_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_2_2 | 7966 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_2_MC.Q | ram_2_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_2_2_MC.SI | ram_2_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_2 | 7966 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_2_MC.Q | ram_2_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_2 | 7971 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_2_MC.Q | ram_3_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_2 | 7961 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_2_MC.Q | ram_1_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_2_2_MC.D1 | 7970 | ? | 0 | 0 | ram_2_2_MC | NULL | NULL | ram_2_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_2_2_MC.D2 | 7969 | ? | 0 | 0 | ram_2_2_MC | NULL | NULL | ram_2_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_2_2 | IV_FALSE | ram_3_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_2_2 | IV_TRUE | ram_3_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_1_2 | IV_FALSE | ram_2_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_1_2 | IV_TRUE | ram_2_2

SRFF_INSTANCE | ram_2_2_MC.REG | ram_2_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_2_2_MC.D | 7968 | ? | 0 | 0 | ram_2_2_MC | NULL | NULL | ram_2_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_2_2_MC.Q | 7967 | ? | 0 | 0 | ram_2_2_MC | NULL | NULL | ram_2_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_3_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_2 | 7971 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_2_MC.Q | ram_3_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_2 | 7976 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_2_MC.Q | ram_4_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_2 | 7966 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_2_MC.Q | ram_2_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_3_2 | 7971 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_2_MC.Q | ram_3_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_3_2_MC.SI | ram_3_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_2 | 7971 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_2_MC.Q | ram_3_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_2 | 7976 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_2_MC.Q | ram_4_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_2 | 7966 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_2_MC.Q | ram_2_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_3_2_MC.D1 | 7975 | ? | 0 | 0 | ram_3_2_MC | NULL | NULL | ram_3_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_3_2_MC.D2 | 7974 | ? | 0 | 0 | ram_3_2_MC | NULL | NULL | ram_3_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_3_2 | IV_FALSE | ram_4_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_3_2 | IV_TRUE | ram_4_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_2_2 | IV_FALSE | ram_3_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_2_2 | IV_TRUE | ram_3_2

SRFF_INSTANCE | ram_3_2_MC.REG | ram_3_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_3_2_MC.D | 7973 | ? | 0 | 0 | ram_3_2_MC | NULL | NULL | ram_3_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_3_2_MC.Q | 7972 | ? | 0 | 0 | ram_3_2_MC | NULL | NULL | ram_3_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_4_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_2 | 7976 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_2_MC.Q | ram_4_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_2 | 7981 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_2_MC.Q | ram_5_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_2 | 7971 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_2_MC.Q | ram_3_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_4_2 | 7976 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_2_MC.Q | ram_4_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_4_2_MC.SI | ram_4_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_2 | 7976 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_2_MC.Q | ram_4_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_2 | 7981 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_2_MC.Q | ram_5_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_2 | 7971 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_2_MC.Q | ram_3_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_4_2_MC.D1 | 7980 | ? | 0 | 0 | ram_4_2_MC | NULL | NULL | ram_4_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_4_2_MC.D2 | 7979 | ? | 0 | 0 | ram_4_2_MC | NULL | NULL | ram_4_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_4_2 | IV_FALSE | ram_5_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_4_2 | IV_TRUE | ram_5_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_3_2 | IV_FALSE | ram_4_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_3_2 | IV_TRUE | ram_4_2

SRFF_INSTANCE | ram_4_2_MC.REG | ram_4_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_4_2_MC.D | 7978 | ? | 0 | 0 | ram_4_2_MC | NULL | NULL | ram_4_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_4_2_MC.Q | 7977 | ? | 0 | 0 | ram_4_2_MC | NULL | NULL | ram_4_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_5_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_2 | 7981 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_2_MC.Q | ram_5_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_2 | 7986 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_2_MC.Q | ram_6_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_2 | 7976 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_2_MC.Q | ram_4_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_5_2 | 7981 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_2_MC.Q | ram_5_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_5_2_MC.SI | ram_5_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_2 | 7981 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_2_MC.Q | ram_5_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_2 | 7986 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_2_MC.Q | ram_6_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_2 | 7976 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_2_MC.Q | ram_4_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_5_2_MC.D1 | 7985 | ? | 0 | 0 | ram_5_2_MC | NULL | NULL | ram_5_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_5_2_MC.D2 | 7984 | ? | 0 | 0 | ram_5_2_MC | NULL | NULL | ram_5_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_5_2 | IV_FALSE | ram_6_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_5_2 | IV_TRUE | ram_6_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_4_2 | IV_FALSE | ram_5_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_4_2 | IV_TRUE | ram_5_2

SRFF_INSTANCE | ram_5_2_MC.REG | ram_5_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_5_2_MC.D | 7983 | ? | 0 | 0 | ram_5_2_MC | NULL | NULL | ram_5_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_5_2_MC.Q | 7982 | ? | 0 | 0 | ram_5_2_MC | NULL | NULL | ram_5_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_6_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_2 | 7986 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_2_MC.Q | ram_6_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_2 | 7991 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_2_MC.Q | ram_7_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_2 | 7981 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_2_MC.Q | ram_5_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_6_2 | 7986 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_2_MC.Q | ram_6_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_6_2_MC.SI | ram_6_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_2 | 7986 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_2_MC.Q | ram_6_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_2 | 7991 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_2_MC.Q | ram_7_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_2 | 7981 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_2_MC.Q | ram_5_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_6_2_MC.D1 | 7990 | ? | 0 | 0 | ram_6_2_MC | NULL | NULL | ram_6_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_6_2_MC.D2 | 7989 | ? | 0 | 0 | ram_6_2_MC | NULL | NULL | ram_6_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_6_2 | IV_FALSE | ram_7_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_6_2 | IV_TRUE | ram_7_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_5_2 | IV_FALSE | ram_6_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_5_2 | IV_TRUE | ram_6_2

SRFF_INSTANCE | ram_6_2_MC.REG | ram_6_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_6_2_MC.D | 7988 | ? | 0 | 0 | ram_6_2_MC | NULL | NULL | ram_6_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_6_2_MC.Q | 7987 | ? | 0 | 0 | ram_6_2_MC | NULL | NULL | ram_6_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_7_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_2 | 7991 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_2_MC.Q | ram_7_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_2 | 7996 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_2_MC.Q | ram_8_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_2 | 7986 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_2_MC.Q | ram_6_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_7_2 | 7991 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_2_MC.Q | ram_7_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_7_2_MC.SI | ram_7_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_2 | 7991 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_2_MC.Q | ram_7_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_2 | 7996 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_2_MC.Q | ram_8_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_2 | 7986 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_2_MC.Q | ram_6_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_7_2_MC.D1 | 7995 | ? | 0 | 0 | ram_7_2_MC | NULL | NULL | ram_7_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_7_2_MC.D2 | 7994 | ? | 0 | 0 | ram_7_2_MC | NULL | NULL | ram_7_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_7_2 | IV_FALSE | ram_8_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_7_2 | IV_TRUE | ram_8_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_6_2 | IV_FALSE | ram_7_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_6_2 | IV_TRUE | ram_7_2

SRFF_INSTANCE | ram_7_2_MC.REG | ram_7_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_7_2_MC.D | 7993 | ? | 0 | 0 | ram_7_2_MC | NULL | NULL | ram_7_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_7_2_MC.Q | 7992 | ? | 0 | 0 | ram_7_2_MC | NULL | NULL | ram_7_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_8_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_2 | 7996 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_2_MC.Q | ram_8_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_2 | 8001 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_2_MC.Q | ram_9_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_2 | 7991 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_2_MC.Q | ram_7_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_8_2 | 7996 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_2_MC.Q | ram_8_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_8_2_MC.SI | ram_8_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_2 | 7996 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_2_MC.Q | ram_8_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_2 | 8001 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_2_MC.Q | ram_9_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_2 | 7991 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_2_MC.Q | ram_7_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_8_2_MC.D1 | 8000 | ? | 0 | 0 | ram_8_2_MC | NULL | NULL | ram_8_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_8_2_MC.D2 | 7999 | ? | 0 | 0 | ram_8_2_MC | NULL | NULL | ram_8_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_8_2 | IV_FALSE | ram_9_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_8_2 | IV_TRUE | ram_9_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_7_2 | IV_FALSE | ram_8_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_7_2 | IV_TRUE | ram_8_2

SRFF_INSTANCE | ram_8_2_MC.REG | ram_8_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_8_2_MC.D | 7998 | ? | 0 | 0 | ram_8_2_MC | NULL | NULL | ram_8_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_8_2_MC.Q | 7997 | ? | 0 | 0 | ram_8_2_MC | NULL | NULL | ram_8_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_9_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_2 | 8001 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_2_MC.Q | ram_9_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_2 | 8006 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_2_MC.Q | ram_10_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_2 | 7996 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_2_MC.Q | ram_8_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_9_2 | 8001 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_2_MC.Q | ram_9_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_9_2_MC.SI | ram_9_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_2 | 8001 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_2_MC.Q | ram_9_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_2 | 8006 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_2_MC.Q | ram_10_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_2 | 7996 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_2_MC.Q | ram_8_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_9_2_MC.D1 | 8005 | ? | 0 | 0 | ram_9_2_MC | NULL | NULL | ram_9_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_9_2_MC.D2 | 8004 | ? | 0 | 0 | ram_9_2_MC | NULL | NULL | ram_9_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_9_2 | IV_FALSE | ram_10_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_9_2 | IV_TRUE | ram_10_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_8_2 | IV_FALSE | ram_9_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_8_2 | IV_TRUE | ram_9_2

SRFF_INSTANCE | ram_9_2_MC.REG | ram_9_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_9_2_MC.D | 8003 | ? | 0 | 0 | ram_9_2_MC | NULL | NULL | ram_9_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_9_2_MC.Q | 8002 | ? | 0 | 0 | ram_9_2_MC | NULL | NULL | ram_9_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_10_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_2 | 8006 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_2_MC.Q | ram_10_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_2 | 8011 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_2_MC.Q | ram_11_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_2 | 8001 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_2_MC.Q | ram_9_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_10_2 | 8006 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_2_MC.Q | ram_10_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_10_2_MC.SI | ram_10_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_2 | 8006 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_2_MC.Q | ram_10_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_2 | 8011 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_2_MC.Q | ram_11_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_2 | 8001 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_2_MC.Q | ram_9_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_10_2_MC.D1 | 8010 | ? | 0 | 0 | ram_10_2_MC | NULL | NULL | ram_10_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_10_2_MC.D2 | 8009 | ? | 0 | 0 | ram_10_2_MC | NULL | NULL | ram_10_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_10_2 | IV_FALSE | ram_11_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_10_2 | IV_TRUE | ram_11_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_9_2 | IV_FALSE | ram_10_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_9_2 | IV_TRUE | ram_10_2

SRFF_INSTANCE | ram_10_2_MC.REG | ram_10_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_10_2_MC.D | 8008 | ? | 0 | 0 | ram_10_2_MC | NULL | NULL | ram_10_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_10_2_MC.Q | 8007 | ? | 0 | 0 | ram_10_2_MC | NULL | NULL | ram_10_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_11_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_2 | 8011 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_2_MC.Q | ram_11_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_2 | 8016 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_2_MC.Q | ram_12_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_2 | 8006 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_2_MC.Q | ram_10_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_11_2 | 8011 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_2_MC.Q | ram_11_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_11_2_MC.SI | ram_11_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_2 | 8011 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_2_MC.Q | ram_11_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_2 | 8016 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_2_MC.Q | ram_12_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_2 | 8006 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_2_MC.Q | ram_10_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_11_2_MC.D1 | 8015 | ? | 0 | 0 | ram_11_2_MC | NULL | NULL | ram_11_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_11_2_MC.D2 | 8014 | ? | 0 | 0 | ram_11_2_MC | NULL | NULL | ram_11_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_11_2 | IV_FALSE | ram_12_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_11_2 | IV_TRUE | ram_12_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_10_2 | IV_FALSE | ram_11_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_10_2 | IV_TRUE | ram_11_2

SRFF_INSTANCE | ram_11_2_MC.REG | ram_11_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_11_2_MC.D | 8013 | ? | 0 | 0 | ram_11_2_MC | NULL | NULL | ram_11_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_11_2_MC.Q | 8012 | ? | 0 | 0 | ram_11_2_MC | NULL | NULL | ram_11_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_12_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_2 | 8016 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_2_MC.Q | ram_12_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_2 | 8021 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_2_MC.Q | ram_13_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_2 | 8011 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_2_MC.Q | ram_11_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_12_2 | 8016 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_2_MC.Q | ram_12_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_12_2_MC.SI | ram_12_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_2 | 8016 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_2_MC.Q | ram_12_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_2 | 8021 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_2_MC.Q | ram_13_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_2 | 8011 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_2_MC.Q | ram_11_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_12_2_MC.D1 | 8020 | ? | 0 | 0 | ram_12_2_MC | NULL | NULL | ram_12_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_12_2_MC.D2 | 8019 | ? | 0 | 0 | ram_12_2_MC | NULL | NULL | ram_12_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_12_2 | IV_FALSE | ram_13_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_12_2 | IV_TRUE | ram_13_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_11_2 | IV_FALSE | ram_12_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_11_2 | IV_TRUE | ram_12_2

SRFF_INSTANCE | ram_12_2_MC.REG | ram_12_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_12_2_MC.D | 8018 | ? | 0 | 0 | ram_12_2_MC | NULL | NULL | ram_12_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_12_2_MC.Q | 8017 | ? | 0 | 0 | ram_12_2_MC | NULL | NULL | ram_12_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_13_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_2 | 8021 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_2_MC.Q | ram_13_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_2 | 8026 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_2_MC.Q | ram_14_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_2 | 8016 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_2_MC.Q | ram_12_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_13_2 | 8021 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_2_MC.Q | ram_13_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_13_2_MC.SI | ram_13_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_2 | 8021 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_2_MC.Q | ram_13_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_2 | 8026 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_2_MC.Q | ram_14_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_2 | 8016 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_2_MC.Q | ram_12_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_13_2_MC.D1 | 8025 | ? | 0 | 0 | ram_13_2_MC | NULL | NULL | ram_13_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_13_2_MC.D2 | 8024 | ? | 0 | 0 | ram_13_2_MC | NULL | NULL | ram_13_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_13_2 | IV_FALSE | ram_14_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_13_2 | IV_TRUE | ram_14_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_12_2 | IV_FALSE | ram_13_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_12_2 | IV_TRUE | ram_13_2

SRFF_INSTANCE | ram_13_2_MC.REG | ram_13_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_13_2_MC.D | 8023 | ? | 0 | 0 | ram_13_2_MC | NULL | NULL | ram_13_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_13_2_MC.Q | 8022 | ? | 0 | 0 | ram_13_2_MC | NULL | NULL | ram_13_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_14_2_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_2 | 8026 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_2_MC.Q | ram_14_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_15_2 | 8031 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_2_MC.Q | ram_15_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_2 | 8021 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_2_MC.Q | ram_13_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_14_2 | 8026 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_2_MC.Q | ram_14_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_14_2_MC.SI | ram_14_2_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_2 | 8026 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_2_MC.Q | ram_14_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_15_2 | 8031 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_2_MC.Q | ram_15_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_2 | 8021 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_2_MC.Q | ram_13_2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_14_2_MC.D1 | 8030 | ? | 0 | 0 | ram_14_2_MC | NULL | NULL | ram_14_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_14_2_MC.D2 | 8029 | ? | 0 | 0 | ram_14_2_MC | NULL | NULL | ram_14_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_14_2 | IV_FALSE | ram_15_2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_14_2 | IV_TRUE | ram_15_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_13_2 | IV_FALSE | ram_14_2
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_13_2 | IV_TRUE | ram_14_2

SRFF_INSTANCE | ram_14_2_MC.REG | ram_14_2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_14_2_MC.D | 8028 | ? | 0 | 0 | ram_14_2_MC | NULL | NULL | ram_14_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_14_2_MC.Q | 8027 | ? | 0 | 0 | ram_14_2_MC | NULL | NULL | ram_14_2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | ram_15_2_MC | RAM_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_2 | 8026 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_2_MC.Q | ram_14_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_15_2 | 8031 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_2_MC.Q | ram_15_2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_15_2_MC.SI | ram_15_2_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_2 | 8026 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_2_MC.Q | ram_14_2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_15_2_MC.D1 | 8035 | ? | 0 | 0 | ram_15_2_MC | NULL | NULL | ram_15_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_15_2_MC.D2 | 8034 | ? | 0 | 0 | ram_15_2_MC | NULL | NULL | ram_15_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | ram_14_2
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | ram_15_2_MC.CE | 8036 | ? | 0 | 0 | ram_15_2_MC | NULL | NULL | ram_15_2_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001

SRFF_INSTANCE | ram_15_2_MC.REG | ram_15_2_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_15_2_MC.D | 8033 | ? | 0 | 0 | ram_15_2_MC | NULL | NULL | ram_15_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | ram_15_2_MC.CE | 8036 | ? | 0 | 0 | ram_15_2_MC | NULL | NULL | ram_15_2_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_15_2_MC.Q | 8032 | ? | 0 | 0 | ram_15_2_MC | NULL | NULL | ram_15_2_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | magistrala_wy<2> | RAM_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | magistrala_wy<2>_MC.Q | 8039 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | magistrala_wy<2>_MC.Q | magistrala_wy<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | magistrala_wy<2> | 8040 | PO | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_wy<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | magistrala_wy<3>_MC | RAM_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_3 | 8045 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_3_MC.Q | ram_0_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<3>_II/UIM | 8044 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<3>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | magistrala_wy<3>_MC.Q | 8127 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | magistrala_wy<3>_MC.Q | magistrala_wy<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | magistrala_wy<3>_MC.SI | magistrala_wy<3>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_3 | 8045 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_3_MC.Q | ram_0_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<3>_II/UIM | 8044 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<3>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | magistrala_wy<3>_MC.D1 | 8043 | ? | 0 | 0 | magistrala_wy<3>_MC | NULL | NULL | magistrala_wy<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | magistrala_wy<3>_MC.D2 | 8042 | ? | 0 | 0 | magistrala_wy<3>_MC | NULL | NULL | magistrala_wy<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | ram_0_3
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | magistrala_we<3>_II/UIM

SRFF_INSTANCE | magistrala_wy<3>_MC.REG | magistrala_wy<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | magistrala_wy<3>_MC.D | 8041 | ? | 0 | 0 | magistrala_wy<3>_MC | NULL | NULL | magistrala_wy<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | magistrala_wy<3>_MC.Q | 8126 | ? | 0 | 0 | magistrala_wy<3>_MC | NULL | NULL | magistrala_wy<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_0_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_3 | 8045 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_3_MC.Q | ram_0_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_3 | 8050 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_3_MC.Q | ram_1_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<3>_II/UIM | 8044 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_0_3 | 8045 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_3_MC.Q | ram_0_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_0_3_MC.SI | ram_0_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_3 | 8045 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_3_MC.Q | ram_0_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_3 | 8050 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_3_MC.Q | ram_1_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | magistrala_we<3>_II/UIM | 8044 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_we<3>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_0_3_MC.D1 | 8049 | ? | 0 | 0 | ram_0_3_MC | NULL | NULL | ram_0_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_0_3_MC.D2 | 8048 | ? | 0 | 0 | ram_0_3_MC | NULL | NULL | ram_0_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_0_3 | IV_FALSE | ram_1_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_0_3 | IV_TRUE | ram_1_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | magistrala_we<3>_II/UIM | IV_FALSE | ram_0_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | magistrala_we<3>_II/UIM | IV_TRUE | ram_0_3

SRFF_INSTANCE | ram_0_3_MC.REG | ram_0_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_0_3_MC.D | 8047 | ? | 0 | 0 | ram_0_3_MC | NULL | NULL | ram_0_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_0_3_MC.Q | 8046 | ? | 0 | 0 | ram_0_3_MC | NULL | NULL | ram_0_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_1_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_3 | 8050 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_3_MC.Q | ram_1_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_3 | 8055 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_3_MC.Q | ram_2_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_3 | 8045 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_3_MC.Q | ram_0_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_1_3 | 8050 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_3_MC.Q | ram_1_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_1_3_MC.SI | ram_1_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_3 | 8050 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_3_MC.Q | ram_1_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_3 | 8055 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_3_MC.Q | ram_2_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_0_3 | 8045 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_0_3_MC.Q | ram_0_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_1_3_MC.D1 | 8054 | ? | 0 | 0 | ram_1_3_MC | NULL | NULL | ram_1_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_1_3_MC.D2 | 8053 | ? | 0 | 0 | ram_1_3_MC | NULL | NULL | ram_1_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_1_3 | IV_FALSE | ram_2_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_1_3 | IV_TRUE | ram_2_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_0_3 | IV_FALSE | ram_1_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_0_3 | IV_TRUE | ram_1_3

SRFF_INSTANCE | ram_1_3_MC.REG | ram_1_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_1_3_MC.D | 8052 | ? | 0 | 0 | ram_1_3_MC | NULL | NULL | ram_1_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_1_3_MC.Q | 8051 | ? | 0 | 0 | ram_1_3_MC | NULL | NULL | ram_1_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_2_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_3 | 8055 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_3_MC.Q | ram_2_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_3 | 8060 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_3_MC.Q | ram_3_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_3 | 8050 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_3_MC.Q | ram_1_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_2_3 | 8055 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_3_MC.Q | ram_2_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_2_3_MC.SI | ram_2_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_3 | 8055 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_3_MC.Q | ram_2_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_3 | 8060 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_3_MC.Q | ram_3_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_1_3 | 8050 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_1_3_MC.Q | ram_1_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_2_3_MC.D1 | 8059 | ? | 0 | 0 | ram_2_3_MC | NULL | NULL | ram_2_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_2_3_MC.D2 | 8058 | ? | 0 | 0 | ram_2_3_MC | NULL | NULL | ram_2_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_2_3 | IV_FALSE | ram_3_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_2_3 | IV_TRUE | ram_3_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_1_3 | IV_FALSE | ram_2_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_1_3 | IV_TRUE | ram_2_3

SRFF_INSTANCE | ram_2_3_MC.REG | ram_2_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_2_3_MC.D | 8057 | ? | 0 | 0 | ram_2_3_MC | NULL | NULL | ram_2_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_2_3_MC.Q | 8056 | ? | 0 | 0 | ram_2_3_MC | NULL | NULL | ram_2_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_3_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_3 | 8060 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_3_MC.Q | ram_3_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_3 | 8065 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_3_MC.Q | ram_4_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_3 | 8055 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_3_MC.Q | ram_2_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_3_3 | 8060 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_3_MC.Q | ram_3_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_3_3_MC.SI | ram_3_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_3 | 8060 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_3_MC.Q | ram_3_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_3 | 8065 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_3_MC.Q | ram_4_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_2_3 | 8055 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_2_3_MC.Q | ram_2_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_3_3_MC.D1 | 8064 | ? | 0 | 0 | ram_3_3_MC | NULL | NULL | ram_3_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_3_3_MC.D2 | 8063 | ? | 0 | 0 | ram_3_3_MC | NULL | NULL | ram_3_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_3_3 | IV_FALSE | ram_4_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_3_3 | IV_TRUE | ram_4_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_2_3 | IV_FALSE | ram_3_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_2_3 | IV_TRUE | ram_3_3

SRFF_INSTANCE | ram_3_3_MC.REG | ram_3_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_3_3_MC.D | 8062 | ? | 0 | 0 | ram_3_3_MC | NULL | NULL | ram_3_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_3_3_MC.Q | 8061 | ? | 0 | 0 | ram_3_3_MC | NULL | NULL | ram_3_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_4_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_3 | 8065 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_3_MC.Q | ram_4_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_3 | 8070 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_3_MC.Q | ram_5_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_3 | 8060 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_3_MC.Q | ram_3_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_4_3 | 8065 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_3_MC.Q | ram_4_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_4_3_MC.SI | ram_4_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_3 | 8065 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_3_MC.Q | ram_4_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_3 | 8070 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_3_MC.Q | ram_5_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_3_3 | 8060 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_3_3_MC.Q | ram_3_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_4_3_MC.D1 | 8069 | ? | 0 | 0 | ram_4_3_MC | NULL | NULL | ram_4_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_4_3_MC.D2 | 8068 | ? | 0 | 0 | ram_4_3_MC | NULL | NULL | ram_4_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_4_3 | IV_FALSE | ram_5_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_4_3 | IV_TRUE | ram_5_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_3_3 | IV_FALSE | ram_4_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_3_3 | IV_TRUE | ram_4_3

SRFF_INSTANCE | ram_4_3_MC.REG | ram_4_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_4_3_MC.D | 8067 | ? | 0 | 0 | ram_4_3_MC | NULL | NULL | ram_4_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_4_3_MC.Q | 8066 | ? | 0 | 0 | ram_4_3_MC | NULL | NULL | ram_4_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_5_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_3 | 8070 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_3_MC.Q | ram_5_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_3 | 8075 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_3_MC.Q | ram_6_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_3 | 8065 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_3_MC.Q | ram_4_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_5_3 | 8070 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_3_MC.Q | ram_5_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_5_3_MC.SI | ram_5_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_3 | 8070 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_3_MC.Q | ram_5_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_3 | 8075 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_3_MC.Q | ram_6_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_4_3 | 8065 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_4_3_MC.Q | ram_4_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_5_3_MC.D1 | 8074 | ? | 0 | 0 | ram_5_3_MC | NULL | NULL | ram_5_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_5_3_MC.D2 | 8073 | ? | 0 | 0 | ram_5_3_MC | NULL | NULL | ram_5_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_5_3 | IV_FALSE | ram_6_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_5_3 | IV_TRUE | ram_6_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_4_3 | IV_FALSE | ram_5_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_4_3 | IV_TRUE | ram_5_3

SRFF_INSTANCE | ram_5_3_MC.REG | ram_5_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_5_3_MC.D | 8072 | ? | 0 | 0 | ram_5_3_MC | NULL | NULL | ram_5_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_5_3_MC.Q | 8071 | ? | 0 | 0 | ram_5_3_MC | NULL | NULL | ram_5_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_6_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_3 | 8075 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_3_MC.Q | ram_6_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_3 | 8080 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_3_MC.Q | ram_7_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_3 | 8070 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_3_MC.Q | ram_5_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_6_3 | 8075 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_3_MC.Q | ram_6_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_6_3_MC.SI | ram_6_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_3 | 8075 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_3_MC.Q | ram_6_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_3 | 8080 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_3_MC.Q | ram_7_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_5_3 | 8070 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_5_3_MC.Q | ram_5_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_6_3_MC.D1 | 8079 | ? | 0 | 0 | ram_6_3_MC | NULL | NULL | ram_6_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_6_3_MC.D2 | 8078 | ? | 0 | 0 | ram_6_3_MC | NULL | NULL | ram_6_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_6_3 | IV_FALSE | ram_7_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_6_3 | IV_TRUE | ram_7_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_5_3 | IV_FALSE | ram_6_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_5_3 | IV_TRUE | ram_6_3

SRFF_INSTANCE | ram_6_3_MC.REG | ram_6_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_6_3_MC.D | 8077 | ? | 0 | 0 | ram_6_3_MC | NULL | NULL | ram_6_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_6_3_MC.Q | 8076 | ? | 0 | 0 | ram_6_3_MC | NULL | NULL | ram_6_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_7_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_3 | 8080 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_3_MC.Q | ram_7_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_3 | 8085 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_3_MC.Q | ram_8_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_3 | 8075 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_3_MC.Q | ram_6_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_7_3 | 8080 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_3_MC.Q | ram_7_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_7_3_MC.SI | ram_7_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_3 | 8080 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_3_MC.Q | ram_7_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_3 | 8085 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_3_MC.Q | ram_8_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_6_3 | 8075 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_6_3_MC.Q | ram_6_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_7_3_MC.D1 | 8084 | ? | 0 | 0 | ram_7_3_MC | NULL | NULL | ram_7_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_7_3_MC.D2 | 8083 | ? | 0 | 0 | ram_7_3_MC | NULL | NULL | ram_7_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_7_3 | IV_FALSE | ram_8_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_7_3 | IV_TRUE | ram_8_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_6_3 | IV_FALSE | ram_7_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_6_3 | IV_TRUE | ram_7_3

SRFF_INSTANCE | ram_7_3_MC.REG | ram_7_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_7_3_MC.D | 8082 | ? | 0 | 0 | ram_7_3_MC | NULL | NULL | ram_7_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_7_3_MC.Q | 8081 | ? | 0 | 0 | ram_7_3_MC | NULL | NULL | ram_7_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_8_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_3 | 8085 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_3_MC.Q | ram_8_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_3 | 8090 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_3_MC.Q | ram_9_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_3 | 8080 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_3_MC.Q | ram_7_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_8_3 | 8085 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_3_MC.Q | ram_8_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_8_3_MC.SI | ram_8_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_3 | 8085 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_3_MC.Q | ram_8_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_3 | 8090 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_3_MC.Q | ram_9_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_7_3 | 8080 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_7_3_MC.Q | ram_7_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_8_3_MC.D1 | 8089 | ? | 0 | 0 | ram_8_3_MC | NULL | NULL | ram_8_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_8_3_MC.D2 | 8088 | ? | 0 | 0 | ram_8_3_MC | NULL | NULL | ram_8_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_8_3 | IV_FALSE | ram_9_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_8_3 | IV_TRUE | ram_9_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_7_3 | IV_FALSE | ram_8_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_7_3 | IV_TRUE | ram_8_3

SRFF_INSTANCE | ram_8_3_MC.REG | ram_8_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_8_3_MC.D | 8087 | ? | 0 | 0 | ram_8_3_MC | NULL | NULL | ram_8_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_8_3_MC.Q | 8086 | ? | 0 | 0 | ram_8_3_MC | NULL | NULL | ram_8_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_9_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_3 | 8090 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_3_MC.Q | ram_9_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_3 | 8095 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_3_MC.Q | ram_10_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_3 | 8085 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_3_MC.Q | ram_8_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_9_3 | 8090 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_3_MC.Q | ram_9_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_9_3_MC.SI | ram_9_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_3 | 8090 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_3_MC.Q | ram_9_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_3 | 8095 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_3_MC.Q | ram_10_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_8_3 | 8085 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_8_3_MC.Q | ram_8_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_9_3_MC.D1 | 8094 | ? | 0 | 0 | ram_9_3_MC | NULL | NULL | ram_9_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_9_3_MC.D2 | 8093 | ? | 0 | 0 | ram_9_3_MC | NULL | NULL | ram_9_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_9_3 | IV_FALSE | ram_10_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_9_3 | IV_TRUE | ram_10_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_8_3 | IV_FALSE | ram_9_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_8_3 | IV_TRUE | ram_9_3

SRFF_INSTANCE | ram_9_3_MC.REG | ram_9_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_9_3_MC.D | 8092 | ? | 0 | 0 | ram_9_3_MC | NULL | NULL | ram_9_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_9_3_MC.Q | 8091 | ? | 0 | 0 | ram_9_3_MC | NULL | NULL | ram_9_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_10_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_3 | 8095 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_3_MC.Q | ram_10_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_3 | 8100 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_3_MC.Q | ram_11_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_3 | 8090 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_3_MC.Q | ram_9_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_10_3 | 8095 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_3_MC.Q | ram_10_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_10_3_MC.SI | ram_10_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_3 | 8095 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_3_MC.Q | ram_10_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_3 | 8100 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_3_MC.Q | ram_11_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_9_3 | 8090 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_9_3_MC.Q | ram_9_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_10_3_MC.D1 | 8099 | ? | 0 | 0 | ram_10_3_MC | NULL | NULL | ram_10_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_10_3_MC.D2 | 8098 | ? | 0 | 0 | ram_10_3_MC | NULL | NULL | ram_10_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_10_3 | IV_FALSE | ram_11_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_10_3 | IV_TRUE | ram_11_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_9_3 | IV_FALSE | ram_10_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_9_3 | IV_TRUE | ram_10_3

SRFF_INSTANCE | ram_10_3_MC.REG | ram_10_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_10_3_MC.D | 8097 | ? | 0 | 0 | ram_10_3_MC | NULL | NULL | ram_10_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_10_3_MC.Q | 8096 | ? | 0 | 0 | ram_10_3_MC | NULL | NULL | ram_10_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_11_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_3 | 8100 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_3_MC.Q | ram_11_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_3 | 8105 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_3_MC.Q | ram_12_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_3 | 8095 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_3_MC.Q | ram_10_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_11_3 | 8100 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_3_MC.Q | ram_11_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_11_3_MC.SI | ram_11_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_3 | 8100 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_3_MC.Q | ram_11_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_3 | 8105 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_3_MC.Q | ram_12_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_10_3 | 8095 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_10_3_MC.Q | ram_10_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_11_3_MC.D1 | 8104 | ? | 0 | 0 | ram_11_3_MC | NULL | NULL | ram_11_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_11_3_MC.D2 | 8103 | ? | 0 | 0 | ram_11_3_MC | NULL | NULL | ram_11_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_11_3 | IV_FALSE | ram_12_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_11_3 | IV_TRUE | ram_12_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_10_3 | IV_FALSE | ram_11_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_10_3 | IV_TRUE | ram_11_3

SRFF_INSTANCE | ram_11_3_MC.REG | ram_11_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_11_3_MC.D | 8102 | ? | 0 | 0 | ram_11_3_MC | NULL | NULL | ram_11_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_11_3_MC.Q | 8101 | ? | 0 | 0 | ram_11_3_MC | NULL | NULL | ram_11_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_12_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_3 | 8105 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_3_MC.Q | ram_12_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_3 | 8110 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_3_MC.Q | ram_13_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_3 | 8100 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_3_MC.Q | ram_11_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_12_3 | 8105 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_3_MC.Q | ram_12_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_12_3_MC.SI | ram_12_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_3 | 8105 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_3_MC.Q | ram_12_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_3 | 8110 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_3_MC.Q | ram_13_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_11_3 | 8100 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_11_3_MC.Q | ram_11_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_12_3_MC.D1 | 8109 | ? | 0 | 0 | ram_12_3_MC | NULL | NULL | ram_12_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_12_3_MC.D2 | 8108 | ? | 0 | 0 | ram_12_3_MC | NULL | NULL | ram_12_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_12_3 | IV_FALSE | ram_13_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_12_3 | IV_TRUE | ram_13_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_11_3 | IV_FALSE | ram_12_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_11_3 | IV_TRUE | ram_12_3

SRFF_INSTANCE | ram_12_3_MC.REG | ram_12_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_12_3_MC.D | 8107 | ? | 0 | 0 | ram_12_3_MC | NULL | NULL | ram_12_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_12_3_MC.Q | 8106 | ? | 0 | 0 | ram_12_3_MC | NULL | NULL | ram_12_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_13_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_3 | 8110 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_3_MC.Q | ram_13_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_3 | 8115 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_3_MC.Q | ram_14_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_3 | 8105 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_3_MC.Q | ram_12_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_13_3 | 8110 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_3_MC.Q | ram_13_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_13_3_MC.SI | ram_13_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_3 | 8110 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_3_MC.Q | ram_13_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_3 | 8115 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_3_MC.Q | ram_14_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_12_3 | 8105 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_12_3_MC.Q | ram_12_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_13_3_MC.D1 | 8114 | ? | 0 | 0 | ram_13_3_MC | NULL | NULL | ram_13_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_13_3_MC.D2 | 8113 | ? | 0 | 0 | ram_13_3_MC | NULL | NULL | ram_13_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_13_3 | IV_FALSE | ram_14_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_13_3 | IV_TRUE | ram_14_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_12_3 | IV_FALSE | ram_13_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_12_3 | IV_TRUE | ram_13_3

SRFF_INSTANCE | ram_13_3_MC.REG | ram_13_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_13_3_MC.D | 8112 | ? | 0 | 0 | ram_13_3_MC | NULL | NULL | ram_13_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_13_3_MC.Q | 8111 | ? | 0 | 0 | ram_13_3_MC | NULL | NULL | ram_13_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | ram_14_3_MC | RAM_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_3 | 8115 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_3_MC.Q | ram_14_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_15_3 | 8120 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_3_MC.Q | ram_15_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_3 | 8110 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_3_MC.Q | ram_13_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_14_3 | 8115 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_3_MC.Q | ram_14_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_14_3_MC.SI | ram_14_3_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full<2>_MC.UIM | 7735 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full<2>_MC.Q | empty_half_full<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_3 | 8115 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_3_MC.Q | ram_14_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_15_3 | 8120 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_3_MC.Q | ram_15_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_13_3 | 8110 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_13_3_MC.Q | ram_13_3_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_14_3_MC.D1 | 8119 | ? | 0 | 0 | ram_14_3_MC | NULL | NULL | ram_14_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_14_3_MC.D2 | 8118 | ? | 0 | 0 | ram_14_3_MC | NULL | NULL | ram_14_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_14_3 | IV_FALSE | ram_15_3
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_14_3 | IV_TRUE | ram_15_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_13_3 | IV_FALSE | ram_14_3
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_13_3 | IV_TRUE | ram_14_3

SRFF_INSTANCE | ram_14_3_MC.REG | ram_14_3_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_14_3_MC.D | 8117 | ? | 0 | 0 | ram_14_3_MC | NULL | NULL | ram_14_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_14_3_MC.Q | 8116 | ? | 0 | 0 | ram_14_3_MC | NULL | NULL | ram_14_3_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | ram_15_3_MC | RAM_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_3 | 8115 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_3_MC.Q | ram_14_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ram_15_3 | 8120 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_15_3_MC.Q | ram_15_3_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ram_15_3_MC.SI | ram_15_3_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram_14_3 | 8115 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | ram_14_3_MC.Q | ram_14_3_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rd_not_wr_II/UIM | 7731 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | rd_not_wr_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | not_e_II/UIM | 7733 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | not_e_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | empty_half_full_wew_cmp_eq0001 | 7736 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | empty_half_full_wew_cmp_eq0001_MC.Q | empty_half_full_wew_cmp_eq0001_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ram_15_3_MC.D1 | 8124 | ? | 0 | 0 | ram_15_3_MC | NULL | NULL | ram_15_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ram_15_3_MC.D2 | 8123 | ? | 0 | 0 | ram_15_3_MC | NULL | NULL | ram_15_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | ram_14_3
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | ram_15_3_MC.CE | 8125 | ? | 0 | 0 | ram_15_3_MC | NULL | NULL | ram_15_3_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001

SRFF_INSTANCE | ram_15_3_MC.REG | ram_15_3_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ram_15_3_MC.D | 8122 | ? | 0 | 0 | ram_15_3_MC | NULL | NULL | ram_15_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | ram_15_3_MC.CE | 8125 | ? | 0 | 0 | ram_15_3_MC | NULL | NULL | ram_15_3_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ram_15_3_MC.Q | 8121 | ? | 0 | 0 | ram_15_3_MC | NULL | NULL | ram_15_3_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | magistrala_wy<3> | RAM_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | magistrala_wy<3>_MC.Q | 8127 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | magistrala_wy<3>_MC.Q | magistrala_wy<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | magistrala_wy<3> | 8128 | PO | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | magistrala_wy<3> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | ram_4_0_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | ram_3_0_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | ram_10_0_MC | 1 | rd_not_wr_II | 1 | NULL | 0 | 143 | 51200
FBPIN | 4 | ram_9_0_MC | 1 | NULL | 0 | NULL | 0 | 142 | 49152
FBPIN | 5 | ram_2_0_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | ram_8_0_MC | 1 | NULL | 0 | NULL | 0 | 140 | 49152
FBPIN | 7 | ram_1_0_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | ram_0_0_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | licznik<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | licznik<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | licznik<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | ram_7_0_MC | 1 | NULL | 0 | NULL | 0 | 139 | 49152
FBPIN | 13 | ram_6_0_MC | 1 | NULL | 0 | NULL | 0 | 138 | 49152
FBPIN | 14 | ram_5_0_MC | 1 | NULL | 0 | NULL | 0 | 137 | 49152
FBPIN | 15 | licznik<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | empty_half_full_wew_cmp_eq0001_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | ram_2_1_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | NULL | 0 | magistrala_we<0>_II | 1 | NULL | 0 | 3 | 53248
FBPIN | 4 | ram_8_1_MC | 1 | NULL | 0 | NULL | 0 | 4 | 49152
FBPIN | 5 | ram_7_1_MC | 1 | magistrala_we<1>_II | 1 | NULL | 0 | 5 | 53248
FBPIN | 6 | ram_1_1_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | ram_0_1_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | ram_14_0_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | ram_11_0_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | ram_12_0_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | ram_13_0_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | ram_6_1_MC | 1 | NULL | 0 | NULL | 0 | 6 | 53248
FBPIN | 13 | ram_5_1_MC | 1 | magistrala_we<2>_II | 1 | NULL | 0 | 7 | 49152
FBPIN | 14 | ram_4_1_MC | 1 | NULL | 0 | NULL | 0 | 9 | 49152
FBPIN | 15 | ram_3_1_MC | 1 | magistrala_we<3>_II | 1 | NULL | 0 | 10 | 49152
FBPIN | 16 | ram_15_0_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 3 | ram_15_1_MC | 1 | NULL | 0 | NULL | 0 | 134 | 49152
FBPIN | 4 | ram_9_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | ram_12_2_MC | 1 | NULL | 0 | NULL | 0 | 133 | 49152
FBPIN | 6 | ram_8_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | ram_7_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | ram_6_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | ram_5_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | ram_4_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | ram_3_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | ram_2_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | ram_1_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | ram_11_2_MC | 1 | NULL | 0 | NULL | 0 | 132 | 49152
FBPIN | 15 | ram_0_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | ram_10_2_MC | 1 | NULL | 0 | NULL | 0 | 131 | 49152

FB_INSTANCE | FOOBAR4_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 3 | ram_15_2_MC | 1 | NULL | 0 | NULL | 0 | 13 | 49152
FBPIN | 4 | ram_12_3_MC | 1 | NULL | 0 | NULL | 0 | 14 | 49152
FBPIN | 5 | ram_11_3_MC | 1 | NULL | 0 | NULL | 0 | 15 | 49152
FBPIN | 6 | ram_10_3_MC | 1 | NULL | 0 | NULL | 0 | 16 | 49152
FBPIN | 7 | ram_7_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | ram_6_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | ram_5_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | ram_4_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | ram_3_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | ram_9_3_MC | 1 | NULL | 0 | NULL | 0 | 17 | 49152
FBPIN | 13 | ram_2_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | ram_8_3_MC | 1 | NULL | 0 | NULL | 0 | 18 | 49152
FBPIN | 15 | ram_1_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | ram_0_3_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR5_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | ram_15_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | ram_14_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | ram_13_3_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | ram_14_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | ram_13_2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | ram_9_1_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | ram_14_1_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | ram_13_1_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | ram_12_1_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | ram_11_1_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | ram_10_1_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR6_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 12 | NULL | 0 | not_e_II | 1 | NULL | 0 | 39 | 50176

FB_INSTANCE | FOOBAR7_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 6 | magistrala_wy<3>_MC | 1 | NULL | 0 | magistrala_wy<3> | 1 | 104 | 49152
FBPIN | 14 | magistrala_wy<2>_MC | 1 | NULL | 0 | magistrala_wy<2> | 1 | 102 | 49152

FB_INSTANCE | FOOBAR11_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | NULL | 0 | clk_wpis_II | 1 | NULL | 0 | 124 | 50176

FB_INSTANCE | FOOBAR12_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | magistrala_wy<1>_MC | 1 | NULL | 0 | magistrala_wy<1> | 1 | 100 | 49152
FBPIN | 12 | magistrala_wy<0>_MC | 1 | NULL | 0 | magistrala_wy<0> | 1 | 97 | 49152

FB_INSTANCE | FOOBAR13_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | empty_half_full<2>_MC | 1 | NULL | 0 | empty_half_full<2> | 1 | 69 | 49152
FBPIN | 6 | empty_half_full<1>_MC | 1 | NULL | 0 | empty_half_full<1> | 1 | 68 | 49152
FBPIN | 13 | empty_half_full<0>_MC | 1 | NULL | 0 | empty_half_full<0> | 1 | 66 | 49152

FB_INSTANCE | FOOBAR15_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | INPUTPINS_FOOBAR17_ | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | RAM_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_wpis_II/UIM | 7747 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | clk_wpis_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7746 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | RAM_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_wpis_II/UIM | 7747 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | clk_wpis_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7858 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | RAM_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_wpis_II/UIM | 7747 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | clk_wpis_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7947 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | RAM_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_wpis_II/UIM | 7747 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | clk_wpis_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR4__ctinst/4 | 8037 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | RAM_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_wpis_II/UIM | 7747 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | clk_wpis_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR5__ctinst/4 | 7948 | ? | 0 | 0 | RAM_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | RAM_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 54
PLA_TERM | 0 | 
SPPTERM | 6 | IV_FALSE | licznik<0> | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | licznik<1> | IV_FALSE | licznik<2>
PLA_TERM | 1 | 
SPPTERM | 7 | IV_TRUE | licznik<0> | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | licznik<1> | IV_TRUE | licznik<2> | IV_FALSE | licznik<3>
PLA_TERM | 2 | 
SPPTERM | 5 | IV_FALSE | licznik<0> | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | licznik<1>
PLA_TERM | 3 | 
SPPTERM | 5 | IV_TRUE | licznik<0> | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | licznik<1>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
PLA_TERM | 5 | 
SPPTERM | 4 | IV_FALSE | licznik<0> | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 4 | IV_TRUE | licznik<0> | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
PLA_TERM | 7 | 
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM
PLA_TERM | 8 | 
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
PLA_TERM | 9 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_0_0 | IV_TRUE | ram_1_0
PLA_TERM | 10 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_0_0 | IV_FALSE | ram_1_0
PLA_TERM | 11 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | magistrala_we<0>_II/UIM | IV_TRUE | ram_0_0
PLA_TERM | 12 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | magistrala_we<0>_II/UIM | IV_FALSE | ram_0_0
PLA_TERM | 13 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_1_0 | IV_TRUE | ram_2_0
PLA_TERM | 14 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_1_0 | IV_FALSE | ram_2_0
PLA_TERM | 15 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_0_0 | IV_TRUE | ram_1_0
PLA_TERM | 16 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_0_0 | IV_FALSE | ram_1_0
PLA_TERM | 17 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_2_0 | IV_TRUE | ram_3_0
PLA_TERM | 18 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_2_0 | IV_FALSE | ram_3_0
PLA_TERM | 19 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_1_0 | IV_TRUE | ram_2_0
PLA_TERM | 20 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_1_0 | IV_FALSE | ram_2_0
PLA_TERM | 21 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_3_0 | IV_TRUE | ram_4_0
PLA_TERM | 22 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_3_0 | IV_FALSE | ram_4_0
PLA_TERM | 23 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_2_0 | IV_TRUE | ram_3_0
PLA_TERM | 24 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_2_0 | IV_FALSE | ram_3_0
PLA_TERM | 25 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_4_0 | IV_TRUE | ram_5_0
PLA_TERM | 26 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_4_0 | IV_FALSE | ram_5_0
PLA_TERM | 27 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_3_0 | IV_TRUE | ram_4_0
PLA_TERM | 28 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_3_0 | IV_FALSE | ram_4_0
PLA_TERM | 29 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_5_0 | IV_TRUE | ram_6_0
PLA_TERM | 30 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_5_0 | IV_FALSE | ram_6_0
PLA_TERM | 31 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_4_0 | IV_TRUE | ram_5_0
PLA_TERM | 32 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_4_0 | IV_FALSE | ram_5_0
PLA_TERM | 33 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_6_0 | IV_TRUE | ram_7_0
PLA_TERM | 34 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_6_0 | IV_FALSE | ram_7_0
PLA_TERM | 35 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_5_0 | IV_TRUE | ram_6_0
PLA_TERM | 36 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_5_0 | IV_FALSE | ram_6_0
PLA_TERM | 37 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_7_0 | IV_TRUE | ram_8_0
PLA_TERM | 38 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_7_0 | IV_FALSE | ram_8_0
PLA_TERM | 39 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_6_0 | IV_TRUE | ram_7_0
PLA_TERM | 40 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_6_0 | IV_FALSE | ram_7_0
PLA_TERM | 41 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_8_0 | IV_TRUE | ram_9_0
PLA_TERM | 42 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_8_0 | IV_FALSE | ram_9_0
PLA_TERM | 43 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_7_0 | IV_TRUE | ram_8_0
PLA_TERM | 44 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_7_0 | IV_FALSE | ram_8_0
PLA_TERM | 45 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_9_0 | IV_FALSE | ram_10_0
PLA_TERM | 46 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_9_0 | IV_TRUE | ram_10_0
PLA_TERM | 47 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_8_0 | IV_TRUE | ram_9_0
PLA_TERM | 48 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_8_0 | IV_FALSE | ram_9_0
PLA_TERM | 49 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_10_0 | IV_TRUE | ram_11_0
PLA_TERM | 50 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_10_0 | IV_FALSE | ram_11_0
PLA_TERM | 51 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_9_0 | IV_FALSE | ram_10_0
PLA_TERM | 52 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_9_0 | IV_TRUE | ram_10_0
PLA_TERM | 55 | 
SPPTERM | 4 | IV_TRUE | licznik<0> | IV_TRUE | licznik<1> | IV_TRUE | licznik<2> | IV_TRUE | licznik<3>

PLA | FOOBAR2_ | 55
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | ram_14_0
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_13_0 | IV_TRUE | ram_14_0
PLA_TERM | 2 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_13_0 | IV_FALSE | ram_14_0
PLA_TERM | 3 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_12_0 | IV_TRUE | ram_13_0
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
PLA_TERM | 5 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_12_0 | IV_FALSE | ram_13_0
PLA_TERM | 6 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_12_0 | IV_TRUE | ram_13_0
PLA_TERM | 7 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_12_0 | IV_FALSE | ram_13_0
PLA_TERM | 8 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_11_0 | IV_TRUE | ram_12_0
PLA_TERM | 9 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_11_0 | IV_FALSE | ram_12_0
PLA_TERM | 10 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_11_0 | IV_TRUE | ram_12_0
PLA_TERM | 11 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_11_0 | IV_FALSE | ram_12_0
PLA_TERM | 12 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_10_0 | IV_TRUE | ram_11_0
PLA_TERM | 13 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_10_0 | IV_FALSE | ram_11_0
PLA_TERM | 14 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_14_0 | IV_TRUE | ram_15_0
PLA_TERM | 15 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_14_0 | IV_FALSE | ram_15_0
PLA_TERM | 16 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_13_0 | IV_TRUE | ram_14_0
PLA_TERM | 17 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_13_0 | IV_FALSE | ram_14_0
PLA_TERM | 18 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_0_1 | IV_TRUE | ram_1_1
PLA_TERM | 19 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_0_1 | IV_FALSE | ram_1_1
PLA_TERM | 20 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | magistrala_we<1>_II/UIM | IV_TRUE | ram_0_1
PLA_TERM | 21 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | magistrala_we<1>_II/UIM | IV_FALSE | ram_0_1
PLA_TERM | 22 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_1_1 | IV_TRUE | ram_2_1
PLA_TERM | 23 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_1_1 | IV_FALSE | ram_2_1
PLA_TERM | 24 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_0_1 | IV_TRUE | ram_1_1
PLA_TERM | 25 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_0_1 | IV_FALSE | ram_1_1
PLA_TERM | 26 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_2_1 | IV_TRUE | ram_3_1
PLA_TERM | 27 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_2_1 | IV_FALSE | ram_3_1
PLA_TERM | 28 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_1_1 | IV_TRUE | ram_2_1
PLA_TERM | 29 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_1_1 | IV_FALSE | ram_2_1
PLA_TERM | 30 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_3_1 | IV_TRUE | ram_4_1
PLA_TERM | 31 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_3_1 | IV_FALSE | ram_4_1
PLA_TERM | 32 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_2_1 | IV_TRUE | ram_3_1
PLA_TERM | 33 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_2_1 | IV_FALSE | ram_3_1
PLA_TERM | 34 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_4_1 | IV_TRUE | ram_5_1
PLA_TERM | 35 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_4_1 | IV_FALSE | ram_5_1
PLA_TERM | 36 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_3_1 | IV_TRUE | ram_4_1
PLA_TERM | 37 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_3_1 | IV_FALSE | ram_4_1
PLA_TERM | 38 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_5_1 | IV_TRUE | ram_6_1
PLA_TERM | 39 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_5_1 | IV_FALSE | ram_6_1
PLA_TERM | 40 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_4_1 | IV_TRUE | ram_5_1
PLA_TERM | 41 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_4_1 | IV_FALSE | ram_5_1
PLA_TERM | 42 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_6_1 | IV_TRUE | ram_7_1
PLA_TERM | 43 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_6_1 | IV_FALSE | ram_7_1
PLA_TERM | 44 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_5_1 | IV_TRUE | ram_6_1
PLA_TERM | 45 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_5_1 | IV_FALSE | ram_6_1
PLA_TERM | 46 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_7_1 | IV_TRUE | ram_8_1
PLA_TERM | 47 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_7_1 | IV_FALSE | ram_8_1
PLA_TERM | 48 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_6_1 | IV_TRUE | ram_7_1
PLA_TERM | 49 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_6_1 | IV_FALSE | ram_7_1
PLA_TERM | 50 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_8_1 | IV_TRUE | ram_9_1
PLA_TERM | 51 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_8_1 | IV_FALSE | ram_9_1
PLA_TERM | 52 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_7_1 | IV_TRUE | ram_8_1
PLA_TERM | 53 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_7_1 | IV_FALSE | ram_8_1
PLA_TERM | 55 | 
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001

PLA | FOOBAR3_ | 55
PLA_TERM | 0 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_0_2 | IV_TRUE | ram_1_2
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_0_2 | IV_FALSE | ram_1_2
PLA_TERM | 2 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | magistrala_we<2>_II/UIM | IV_TRUE | ram_0_2
PLA_TERM | 3 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | magistrala_we<2>_II/UIM | IV_FALSE | ram_0_2
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
PLA_TERM | 5 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_1_2 | IV_TRUE | ram_2_2
PLA_TERM | 6 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_1_2 | IV_FALSE | ram_2_2
PLA_TERM | 7 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_0_2 | IV_TRUE | ram_1_2
PLA_TERM | 8 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_0_2 | IV_FALSE | ram_1_2
PLA_TERM | 9 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_2_2 | IV_TRUE | ram_3_2
PLA_TERM | 10 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_2_2 | IV_FALSE | ram_3_2
PLA_TERM | 11 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_1_2 | IV_TRUE | ram_2_2
PLA_TERM | 12 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_1_2 | IV_FALSE | ram_2_2
PLA_TERM | 13 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_3_2 | IV_TRUE | ram_4_2
PLA_TERM | 14 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_3_2 | IV_FALSE | ram_4_2
PLA_TERM | 15 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_2_2 | IV_TRUE | ram_3_2
PLA_TERM | 16 | 
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
PLA_TERM | 17 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_2_2 | IV_FALSE | ram_3_2
PLA_TERM | 18 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_4_2 | IV_TRUE | ram_5_2
PLA_TERM | 19 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_4_2 | IV_FALSE | ram_5_2
PLA_TERM | 20 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_3_2 | IV_TRUE | ram_4_2
PLA_TERM | 21 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_3_2 | IV_FALSE | ram_4_2
PLA_TERM | 22 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_5_2 | IV_TRUE | ram_6_2
PLA_TERM | 23 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_5_2 | IV_FALSE | ram_6_2
PLA_TERM | 24 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_4_2 | IV_TRUE | ram_5_2
PLA_TERM | 25 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_4_2 | IV_FALSE | ram_5_2
PLA_TERM | 26 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_6_2 | IV_TRUE | ram_7_2
PLA_TERM | 27 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_6_2 | IV_FALSE | ram_7_2
PLA_TERM | 28 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_5_2 | IV_TRUE | ram_6_2
PLA_TERM | 29 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_5_2 | IV_FALSE | ram_6_2
PLA_TERM | 30 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_7_2 | IV_TRUE | ram_8_2
PLA_TERM | 31 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_7_2 | IV_FALSE | ram_8_2
PLA_TERM | 32 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_6_2 | IV_TRUE | ram_7_2
PLA_TERM | 33 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_6_2 | IV_FALSE | ram_7_2
PLA_TERM | 34 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_8_2 | IV_TRUE | ram_9_2
PLA_TERM | 35 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_8_2 | IV_FALSE | ram_9_2
PLA_TERM | 36 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_7_2 | IV_TRUE | ram_8_2
PLA_TERM | 37 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_7_2 | IV_FALSE | ram_8_2
PLA_TERM | 38 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_9_2 | IV_FALSE | ram_10_2
PLA_TERM | 39 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_9_2 | IV_TRUE | ram_10_2
PLA_TERM | 40 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_8_2 | IV_TRUE | ram_9_2
PLA_TERM | 41 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_8_2 | IV_FALSE | ram_9_2
PLA_TERM | 42 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_10_2 | IV_TRUE | ram_11_2
PLA_TERM | 43 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_10_2 | IV_FALSE | ram_11_2
PLA_TERM | 44 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_9_2 | IV_FALSE | ram_10_2
PLA_TERM | 45 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_9_2 | IV_TRUE | ram_10_2
PLA_TERM | 46 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_11_2 | IV_TRUE | ram_12_2
PLA_TERM | 47 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_11_2 | IV_FALSE | ram_12_2
PLA_TERM | 48 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_10_2 | IV_TRUE | ram_11_2
PLA_TERM | 49 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_10_2 | IV_FALSE | ram_11_2
PLA_TERM | 50 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_12_2 | IV_TRUE | ram_13_2
PLA_TERM | 51 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_12_2 | IV_FALSE | ram_13_2
PLA_TERM | 52 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_11_2 | IV_TRUE | ram_12_2
PLA_TERM | 53 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_11_2 | IV_FALSE | ram_12_2
PLA_TERM | 54 | 
SPPTERM | 1 | IV_TRUE | ram_14_1

PLA | FOOBAR4_ | 55
PLA_TERM | 0 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_0_3 | IV_TRUE | ram_1_3
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_0_3 | IV_FALSE | ram_1_3
PLA_TERM | 2 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | magistrala_we<3>_II/UIM | IV_TRUE | ram_0_3
PLA_TERM | 3 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | magistrala_we<3>_II/UIM | IV_FALSE | ram_0_3
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
PLA_TERM | 5 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_1_3 | IV_TRUE | ram_2_3
PLA_TERM | 6 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_1_3 | IV_FALSE | ram_2_3
PLA_TERM | 7 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_0_3 | IV_TRUE | ram_1_3
PLA_TERM | 8 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_0_3 | IV_FALSE | ram_1_3
PLA_TERM | 9 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_2_3 | IV_TRUE | ram_3_3
PLA_TERM | 10 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_2_3 | IV_FALSE | ram_3_3
PLA_TERM | 11 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_1_3 | IV_TRUE | ram_2_3
PLA_TERM | 12 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_1_3 | IV_FALSE | ram_2_3
PLA_TERM | 13 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_3_3 | IV_TRUE | ram_4_3
PLA_TERM | 14 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_3_3 | IV_FALSE | ram_4_3
PLA_TERM | 15 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_2_3 | IV_TRUE | ram_3_3
PLA_TERM | 16 | 
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
PLA_TERM | 17 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_2_3 | IV_FALSE | ram_3_3
PLA_TERM | 18 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_4_3 | IV_TRUE | ram_5_3
PLA_TERM | 19 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_4_3 | IV_FALSE | ram_5_3
PLA_TERM | 20 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_3_3 | IV_TRUE | ram_4_3
PLA_TERM | 21 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_3_3 | IV_FALSE | ram_4_3
PLA_TERM | 22 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_5_3 | IV_TRUE | ram_6_3
PLA_TERM | 23 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_5_3 | IV_FALSE | ram_6_3
PLA_TERM | 24 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_4_3 | IV_TRUE | ram_5_3
PLA_TERM | 25 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_4_3 | IV_FALSE | ram_5_3
PLA_TERM | 26 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_6_3 | IV_TRUE | ram_7_3
PLA_TERM | 27 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_6_3 | IV_FALSE | ram_7_3
PLA_TERM | 28 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_5_3 | IV_TRUE | ram_6_3
PLA_TERM | 29 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_5_3 | IV_FALSE | ram_6_3
PLA_TERM | 30 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_7_3 | IV_TRUE | ram_8_3
PLA_TERM | 31 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_7_3 | IV_FALSE | ram_8_3
PLA_TERM | 32 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_6_3 | IV_TRUE | ram_7_3
PLA_TERM | 33 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_6_3 | IV_FALSE | ram_7_3
PLA_TERM | 34 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_8_3 | IV_TRUE | ram_9_3
PLA_TERM | 35 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_8_3 | IV_FALSE | ram_9_3
PLA_TERM | 36 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_7_3 | IV_TRUE | ram_8_3
PLA_TERM | 37 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_7_3 | IV_FALSE | ram_8_3
PLA_TERM | 38 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_9_3 | IV_FALSE | ram_10_3
PLA_TERM | 39 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_9_3 | IV_TRUE | ram_10_3
PLA_TERM | 40 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_8_3 | IV_TRUE | ram_9_3
PLA_TERM | 41 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_8_3 | IV_FALSE | ram_9_3
PLA_TERM | 42 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_10_3 | IV_TRUE | ram_11_3
PLA_TERM | 43 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_10_3 | IV_FALSE | ram_11_3
PLA_TERM | 44 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_9_3 | IV_FALSE | ram_10_3
PLA_TERM | 45 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_9_3 | IV_TRUE | ram_10_3
PLA_TERM | 46 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_11_3 | IV_TRUE | ram_12_3
PLA_TERM | 47 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_11_3 | IV_FALSE | ram_12_3
PLA_TERM | 48 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_10_3 | IV_TRUE | ram_11_3
PLA_TERM | 49 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_10_3 | IV_FALSE | ram_11_3
PLA_TERM | 50 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_12_3 | IV_TRUE | ram_13_3
PLA_TERM | 51 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_12_3 | IV_FALSE | ram_13_3
PLA_TERM | 52 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_11_3 | IV_TRUE | ram_12_3
PLA_TERM | 53 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_11_3 | IV_FALSE | ram_12_3
PLA_TERM | 54 | 
SPPTERM | 1 | IV_TRUE | ram_14_2

PLA | FOOBAR5_ | 43
PLA_TERM | 0 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_10_1 | IV_TRUE | ram_11_1
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_10_1 | IV_FALSE | ram_11_1
PLA_TERM | 2 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_9_1 | IV_FALSE | ram_10_1
PLA_TERM | 3 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_9_1 | IV_TRUE | ram_10_1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | clk_wpis_II/UIM
PLA_TERM | 5 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_11_1 | IV_TRUE | ram_12_1
PLA_TERM | 6 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_11_1 | IV_FALSE | ram_12_1
PLA_TERM | 7 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_10_1 | IV_TRUE | ram_11_1
PLA_TERM | 8 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_10_1 | IV_FALSE | ram_11_1
PLA_TERM | 9 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_12_1 | IV_TRUE | ram_13_1
PLA_TERM | 10 | 
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001
PLA_TERM | 11 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_12_1 | IV_FALSE | ram_13_1
PLA_TERM | 12 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_11_1 | IV_TRUE | ram_12_1
PLA_TERM | 13 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_11_1 | IV_FALSE | ram_12_1
PLA_TERM | 14 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_13_1 | IV_TRUE | ram_14_1
PLA_TERM | 15 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_13_1 | IV_FALSE | ram_14_1
PLA_TERM | 16 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_12_1 | IV_TRUE | ram_13_1
PLA_TERM | 17 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_12_1 | IV_FALSE | ram_13_1
PLA_TERM | 18 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_14_1 | IV_TRUE | ram_15_1
PLA_TERM | 19 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_14_1 | IV_FALSE | ram_15_1
PLA_TERM | 20 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_13_1 | IV_TRUE | ram_14_1
PLA_TERM | 21 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_13_1 | IV_FALSE | ram_14_1
PLA_TERM | 22 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_9_1 | IV_FALSE | ram_10_1
PLA_TERM | 23 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_9_1 | IV_TRUE | ram_10_1
PLA_TERM | 24 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_8_1 | IV_TRUE | ram_9_1
PLA_TERM | 25 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_8_1 | IV_FALSE | ram_9_1
PLA_TERM | 26 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_13_2 | IV_TRUE | ram_14_2
PLA_TERM | 27 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_13_2 | IV_FALSE | ram_14_2
PLA_TERM | 28 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_12_2 | IV_TRUE | ram_13_2
PLA_TERM | 29 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_12_2 | IV_FALSE | ram_13_2
PLA_TERM | 30 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_14_2 | IV_TRUE | ram_15_2
PLA_TERM | 31 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_14_2 | IV_FALSE | ram_15_2
PLA_TERM | 32 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_13_2 | IV_TRUE | ram_14_2
PLA_TERM | 33 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_13_2 | IV_FALSE | ram_14_2
PLA_TERM | 34 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_13_3 | IV_TRUE | ram_14_3
PLA_TERM | 35 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_13_3 | IV_FALSE | ram_14_3
PLA_TERM | 36 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_12_3 | IV_TRUE | ram_13_3
PLA_TERM | 37 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_12_3 | IV_FALSE | ram_13_3
PLA_TERM | 38 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_FALSE | ram_14_3 | IV_TRUE | ram_15_3
PLA_TERM | 39 | 
SPPTERM | 5 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | ram_14_3 | IV_FALSE | ram_15_3
PLA_TERM | 40 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_FALSE | ram_13_3 | IV_TRUE | ram_14_3
PLA_TERM | 41 | 
SPPTERM | 5 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | ram_13_3 | IV_FALSE | ram_14_3
PLA_TERM | 42 | 
SPPTERM | 1 | IV_TRUE | ram_14_3

PLA | FOOBAR10_ | 4
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | magistrala_we<2>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | ram_0_2
PLA_TERM | 2 | 
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | magistrala_we<3>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | ram_0_3

PLA | FOOBAR12_ | 4
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | magistrala_we<0>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | ram_0_0
PLA_TERM | 2 | 
SPPTERM | 3 | IV_FALSE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | magistrala_we<1>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 3 | IV_TRUE | rd_not_wr_II/UIM | IV_FALSE | not_e_II/UIM | IV_TRUE | ram_0_1

PLA | FOOBAR14_ | 3
PLA_TERM | 19 | 
SPPTERM | 4 | IV_FALSE | licznik<0> | IV_FALSE | licznik<1> | IV_FALSE | licznik<2> | IV_FALSE | licznik<3>
PLA_TERM | 25 | 
SPPTERM | 2 | IV_FALSE | empty_half_full_wew_cmp_eq0001 | IV_TRUE | licznik<3>
PLA_TERM | 46 | 
SPPTERM | 2 | IV_TRUE | empty_half_full<2>_MC.UIM | IV_TRUE | empty_half_full_wew_cmp_eq0001

BUSINFO | EMPTY_HALF_FULL<2:0> | 3 | 0 | 1 | empty_half_full<0> | 2 | empty_half_full<1> | 1 | empty_half_full<2> | 0
BUSINFO | MAGISTRALA_WE<3:0> | 4 | 0 | 0 | magistrala_we<0> | 3 | magistrala_we<1> | 2 | magistrala_we<2> | 1 | magistrala_we<3> | 0
BUSINFO | MAGISTRALA_WY<3:0> | 4 | 0 | 1 | magistrala_wy<0> | 3 | magistrala_wy<1> | 2 | magistrala_wy<2> | 1 | magistrala_wy<3> | 0

IOSTD | LVCMOS18
clk_wpis | LVCMOS18
rd_not_wr | LVCMOS18
not_e | LVCMOS18
empty_half_full<0> | LVCMOS18
empty_half_full<1> | LVCMOS18
empty_half_full<2> | LVCMOS18
magistrala_we<0> | LVCMOS18
magistrala_we<1> | LVCMOS18
magistrala_we<2> | LVCMOS18
magistrala_we<3> | LVCMOS18
magistrala_wy<0> | LVCMOS18
magistrala_wy<1> | LVCMOS18
magistrala_wy<2> | LVCMOS18
magistrala_wy<3> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | licznik<1> | NULL | 1 | magistrala_we<0> | 3 | 2 | licznik<3> | NULL | 3 | empty_half_full<2>_MC.UIM | NULL | 4 | ram_11_0 | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | ram_1_0 | NULL | 6 | licznik<2> | NULL | 7 | ram_0_0 | NULL | 8 | ram_5_0 | NULL | 9 | empty_half_full_wew_cmp_eq0001 | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | licznik<0> | NULL | 12 | ram_3_0 | NULL | 14 | ram_10_0 | NULL | 15 | ram_2_0 | NULL | 16 | ram_4_0 | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 17 | ram_6_0 | NULL | 18 | ram_8_0 | NULL | 19 | ram_9_0 | NULL | 20 | ram_7_0 | NULL | 22 | not_e | 39
FB_ORDER_OF_INPUTS | FOOBAR1_ | 23 | rd_not_wr | 143 | 32 | clk_wpis | 124

FB_IMUX_INDEX | FOOBAR1_ | 193 | 13 | 198 | 395 | 208 | 190 | 194 | 191 | 197 | 199 | 192 | -1 | 185 | -1 | 186 | 188 | 184 | 196 | 189 | 187 | 195 | -1 | 61 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 120 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | ram_1_1 | NULL | 1 | ram_4_1 | NULL | 2 | rd_not_wr | 143 | 3 | empty_half_full<2>_MC.UIM | NULL | 4 | ram_5_1 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | not_e | 39 | 7 | ram_3_1 | NULL | 8 | ram_9_1 | NULL | 9 | ram_15_0 | NULL | 10 | ram_6_1 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 12 | clk_wpis | 124 | 13 | ram_7_1 | NULL | 14 | empty_half_full_wew_cmp_eq0001 | NULL | 15 | ram_8_1 | NULL | 17 | ram_0_1 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 18 | ram_11_0 | NULL | 19 | ram_2_1 | NULL | 21 | ram_12_0 | NULL | 22 | ram_10_0 | NULL | 24 | ram_14_0 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 28 | ram_13_0 | NULL | 32 | magistrala_we<1> | 5

FB_IMUX_INDEX | FOOBAR2_ | 205 | 213 | 2 | 395 | 212 | 61 | -1 | 214 | 257 | 215 | 211 | -1 | 120 | 204 | 199 | 203 | -1 | 206 | 208 | 201 | -1 | 209 | 186 | -1 | 207 | -1 | -1 | -1 | 210 | -1 | -1 | -1 | 15 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | ram_11_2 | NULL | 1 | ram_6_2 | NULL | 2 | ram_4_2 | NULL | 3 | empty_half_full<2>_MC.UIM | NULL | 4 | ram_12_2 | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | ram_10_2 | NULL | 6 | ram_7_2 | NULL | 7 | ram_8_2 | NULL | 8 | ram_3_2 | NULL | 9 | ram_13_2 | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | ram_2_2 | NULL | 11 | magistrala_we<2> | 7 | 12 | ram_9_2 | NULL | 14 | empty_half_full_wew_cmp_eq0001 | NULL | 15 | ram_1_2 | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 16 | ram_14_1 | NULL | 17 | not_e | 39 | 18 | ram_5_2 | NULL | 19 | ram_0_2 | NULL | 20 | rd_not_wr | 143
FB_ORDER_OF_INPUTS | FOOBAR3_ | 32 | clk_wpis | 124

FB_IMUX_INDEX | FOOBAR3_ | 229 | 223 | 225 | 395 | 220 | 231 | 222 | 221 | 226 | 256 | 227 | 18 | 219 | -1 | 199 | 228 | 258 | 61 | 224 | 230 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 120 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | ram_13_3 | NULL | 1 | ram_14_2 | NULL | 2 | ram_2_3 | NULL | 3 | empty_half_full<2>_MC.UIM | NULL | 4 | ram_1_3 | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 5 | ram_0_3 | NULL | 6 | ram_11_3 | NULL | 9 | ram_7_3 | NULL | 12 | clk_wpis | 124 | 14 | empty_half_full_wew_cmp_eq0001 | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 15 | ram_4_3 | NULL | 16 | ram_3_3 | NULL | 17 | ram_12_3 | NULL | 18 | ram_8_3 | NULL | 20 | rd_not_wr | 143
FB_ORDER_OF_INPUTS | FOOBAR4_ | 21 | ram_9_3 | NULL | 22 | not_e | 39 | 23 | magistrala_we<3> | 10 | 24 | ram_10_3 | NULL | 28 | ram_6_3 | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 32 | ram_5_3 | NULL

FB_IMUX_INDEX | FOOBAR4_ | 254 | 255 | 244 | 395 | 246 | 247 | 236 | -1 | -1 | 238 | -1 | -1 | 120 | -1 | 199 | 241 | 242 | 235 | 245 | -1 | 2 | 243 | 61 | 20 | 237 | -1 | -1 | -1 | 239 | -1 | -1 | -1 | 240 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR5_ | 0 | ram_13_3 | NULL | 1 | ram_14_2 | NULL | 2 | ram_11_1 | NULL | 3 | empty_half_full<2>_MC.UIM | NULL | 4 | ram_12_1 | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 5 | ram_10_1 | NULL | 6 | ram_15_3 | NULL | 7 | ram_13_1 | NULL | 8 | ram_9_1 | NULL | 9 | ram_13_2 | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 12 | ram_14_3 | NULL | 14 | empty_half_full_wew_cmp_eq0001 | NULL | 15 | ram_8_1 | NULL | 16 | ram_14_1 | NULL | 17 | ram_12_3 | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 18 | ram_15_1 | NULL | 20 | rd_not_wr | 143 | 21 | ram_15_2 | NULL | 22 | not_e | 39 | 30 | ram_12_2 | NULL
FB_ORDER_OF_INPUTS | FOOBAR5_ | 32 | clk_wpis | 124

FB_IMUX_INDEX | FOOBAR5_ | 254 | 255 | 262 | 395 | 260 | 263 | 248 | 259 | 257 | 256 | -1 | -1 | 250 | -1 | 199 | 203 | 258 | 235 | 218 | -1 | 2 | 234 | 61 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 220 | -1 | 120 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR10_ | 2 | magistrala_we<3> | 10 | 4 | magistrala_we<2> | 7 | 5 | ram_0_3 | NULL | 9 | ram_0_2 | NULL | 17 | not_e | 39
FB_ORDER_OF_INPUTS | FOOBAR10_ | 20 | rd_not_wr | 143

FB_IMUX_INDEX | FOOBAR10_ | -1 | -1 | 20 | -1 | 18 | 247 | -1 | -1 | -1 | 230 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 61 | -1 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR12_ | 1 | magistrala_we<0> | 3 | 2 | rd_not_wr | 143 | 5 | not_e | 39 | 7 | ram_0_1 | NULL | 8 | magistrala_we<1> | 5
FB_ORDER_OF_INPUTS | FOOBAR12_ | 14 | ram_0_0 | NULL

FB_IMUX_INDEX | FOOBAR12_ | -1 | 13 | 2 | -1 | -1 | 61 | -1 | 206 | 15 | -1 | -1 | -1 | -1 | -1 | 191 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR14_ | 0 | licznik<1> | NULL | 2 | licznik<3> | NULL | 3 | empty_half_full<2>_MC.UIM | NULL | 6 | licznik<2> | NULL | 9 | empty_half_full_wew_cmp_eq0001 | NULL
FB_ORDER_OF_INPUTS | FOOBAR14_ | 10 | licznik<0> | NULL

FB_IMUX_INDEX | FOOBAR14_ | 193 | -1 | 198 | 395 | -1 | -1 | 194 | -1 | -1 | 199 | 192 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


