{"schemaVersion":{"major":0,"minor":3,"patch":0},"abstract":[{"text":"Convert a ","type":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","isActive":true,"type":"reference"},{"text":" into an ","type":"text"},{"code":"Expression","type":"codeVoice"},{"text":".","type":"text"}],"metadata":{"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"condition","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"symbolKind":"init","roleHeading":"Initializer","extendedModule":"VHDLParsing","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLMachines"}],"role":"symbol","externalID":"s:11VHDLParsing10ExpressionO12VHDLMachinesE9conditionAcD19TransitionConditionO_tcfc","title":"init(condition:)"},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression\/init(condition:)","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlparsing\/expression\/init(condition:)"]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"condition"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"typeIdentifier","text":"TransitionCondition"},{"kind":"text","text":")"}]}]},{"kind":"parameters","parameters":[{"name":"condition","content":[{"inlineContent":[{"type":"text","text":"The "},{"type":"reference","isActive":true,"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"},{"type":"text","text":" to convert."}],"type":"paragraph"}]}]}],"kind":"symbol","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/Expression":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"identifier"}],"navigatorTitle":[{"text":"Expression","kind":"identifier"}],"role":"symbol","title":"Expression","url":"\/documentation\/vhdlmachines\/vhdlparsing\/expression","abstract":[{"text":"Add conversion init.","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing":{"title":"VHDLParsing","url":"\/documentation\/vhdlmachines\/vhdlparsing","abstract":[],"role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/Expression/init(condition:)":{"title":"init(condition:)","url":"\/documentation\/vhdlmachines\/vhdlparsing\/expression\/init(condition:)","abstract":[{"text":"Convert a ","type":"text"},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"},{"text":" into an ","type":"text"},{"type":"codeVoice","code":"Expression"},{"text":".","type":"text"}],"role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"condition","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression\/init(condition:)","kind":"symbol"}}}