[dram_structure]
protocol = DDR4
bankgroups = 8
banks_per_group = 4 
rows = 131072 
columns = 2048 
device_width = 16 
BL = 8

[timing]
tCK = 0.416 
AL = 0
CL = 34 # micron CL-nRCD-nRP
CWL = 32 # CL - 2
tRCD = 34 # micro CL-nRCD-nRP
tRP = 34 # micro CL-nRCD-nRP
tRAS = 77 # 32 ns 
tRFC = 984 
tRFC2 = 528 
tRFC4 = 312 
tREFI = 9360 # 1.95us for REFI2, 
tRPRE = 1
tWPRE = 1
tRRD_S = 8 
tRRD_L = 12 
tWTR_S = 36 
tWTR_L = 54 
tFAW = 32 
tWR = 72 
tWR2 = 73 
tRTP = 18 
tCCD_S = 8 
tCCD_L = 12 
tCKE = 8
tCKESR = 9
tXS = 984 
tXP = 18 
tRTRS = 1

[power]
VDD = 1.2
IDD0 = 57
IPP0 = 3.0
IDD2P = 25
IDD2N = 37
IDD3P = 43
IDD3N = 52
IDD4W = 150
IDD4R = 168
IDD5AB = 250
IDD6x = 30

[system]
channel_size = 16384
channels = 1
bus_width = 64
address_mapping = rochrababgco
queue_structure = PER_RANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 32
trans_queue_size = 32

[other]
epoch_period = 1587301
output_level = 1
