{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768231830839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768231830840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:30:30 2026 " "Processing started: Mon Jan 12 16:30:30 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768231830840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231830840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231830840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768231831699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768231831700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841521 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "../sopc/nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841551 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841577 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231841586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231841586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_mm_interconnect_0_router_006_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841587 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_006 " "Found entity 2: nios_mm_interconnect_0_router_006" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231841589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231841589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841590 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231841591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231841592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841592 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231841594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231841594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841595 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0 " "Found entity 1: nios_pio_0" {  } { { "../sopc/nios/synthesis/submodules/nios_pio_0.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart " "Found entity 1: altera_avalon_jtag_uart" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_log_module " "Found entity 1: altera_avalon_jtag_uart_log_module" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_scfifo_r" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_scfifo_w" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_r" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_w" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0 " "Found entity 1: nios_intel_niosv_m_0" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_irq_mapper " "Found entity 1: nios_intel_niosv_m_0_irq_mapper" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231841637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231841637 ""}
{ "Warning" "WCPT_CPT_ACQUIRE_LIC_FAIL" " (6AF7_D036) Error when acquiring Intel FPGA IP IP-NIOSVM: Client token expired.Server returned http code \[401\].\nYou can either acquire the license manually from the Intel FPGA Self-Service Licensing Center at <a href=\"https://licensing.intel.com/psg/s/\">https://licensing.intel.com/psg/s/</a> for this Intel Quartus Prime software version or install the latest software. " "Failed to acquire license for  (6AF7_D036). Error when acquiring Intel FPGA IP IP-NIOSVM: Client token expired.Server returned http code \[401\].\nYou can either acquire the license manually from the Intel FPGA Self-Service Licensing Center at <a href=\"https://licensing.intel.com/psg/s/\">https://licensing.intel.com/psg/s/</a> for this Intel Quartus Prime software version or install the latest software." {  } {  } 0 24850 "Failed to acquire license for %1!s!. %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_dm_def (SystemVerilog) (nios) " "Found design unit 1: niosv_dm_def (SystemVerilog) (nios)" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_def.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ram " "Found entity 1: niosv_ram" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_jtag2mm " "Found entity 1: niosv_dm_jtag2mm" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_top " "Found entity 1: niosv_dm_top" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_module " "Found entity 1: niosv_debug_module" {  } { { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845581 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle ../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v\" instead of from Quartus Prime megafunction library" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1768231845584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_bundle " "Found entity 1: altera_std_synchronizer_bundle" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845587 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer ../sopc/nios/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"../sopc/nios/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1768231845590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_timer_msip " "Found entity 1: niosv_timer_msip" {  } { { "../sopc/nios/synthesis/submodules/niosv_timer_msip.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_opcode_def (SystemVerilog) (nios) " "Found design unit 1: niosv_opcode_def (SystemVerilog) (nios)" {  } { { "../sopc/nios/synthesis/submodules/niosv_opcode_def.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_mem_op_state " "Found entity 1: niosv_mem_op_state" {  } { { "../sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_enc " "Found entity 1: ecc_enc" {  } { { "../sopc/nios/synthesis/submodules/ecc_enc.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_dec " "Found entity 1: ecc_dec" {  } { { "../sopc/nios/synthesis/submodules/ecc_dec.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231845987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231845987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_enc " "Found entity 1: altecc_enc" {  } { { "../sopc/nios/synthesis/submodules/altecc_enc.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_dec " "Found entity 1: altecc_dec" {  } { { "../sopc/nios/synthesis/submodules/altecc_dec.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reg_file " "Found entity 1: niosv_reg_file" {  } { { "../sopc/nios/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csr " "Found entity 1: niosv_csr" {  } { { "../sopc/nios/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_if " "Found entity 1: niosv_csrind_if" {  } { { "../sopc/nios/synthesis/submodules/niosv_csrind_if.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_host " "Found entity 1: niosv_csrind_host" {  } { { "../sopc/nios/synthesis/submodules/niosv_csrind_host.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_interrupt_handler " "Found entity 1: niosv_interrupt_handler" {  } { { "../sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_instr_buffer " "Found entity 1: niosv_instr_buffer" {  } { { "../sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_bus_req " "Found entity 1: niosv_bus_req" {  } { { "../sopc/nios/synthesis/submodules/niosv_bus_req.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_shift " "Found entity 1: niosv_shift" {  } { { "../sopc/nios/synthesis/submodules/niosv_shift.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_alu " "Found entity 1: niosv_alu" {  } { { "../sopc/nios/synthesis/submodules/niosv_alu.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_lsu " "Found entity 1: niosv_lsu" {  } { { "../sopc/nios/synthesis/submodules/niosv_lsu.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231846936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231846936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_decoder " "Found entity 1: niosv_c_decoder" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_decoder.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_core " "Found entity 1: niosv_c_core" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_core.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_csr " "Found entity 1: niosv_c_csr" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_csr.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_d_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_d_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_D_stage " "Found entity 1: niosv_c_D_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_D_stage.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_e_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_e_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_E_stage " "Found entity 1: niosv_c_E_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_E_stage.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_m0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_m0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_M0_stage " "Found entity 1: niosv_c_M0_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_M0_stage.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_decoder " "Found entity 1: niosv_m_decoder" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_decoder.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_core " "Found entity 1: niosv_m_core" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_instr_prefetch " "Found entity 1: niosv_m_instr_prefetch" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_d_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_d_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_D_stage " "Found entity 1: niosv_m_D_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_e_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_e_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_E_stage " "Found entity 1: niosv_m_E_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231847969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231847969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_m0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_m0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_M0_stage " "Found entity 1: niosv_m_M0_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_w_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_w_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_W_stage " "Found entity 1: niosv_m_W_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_W_stage.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_hart " "Found entity 1: nios_intel_niosv_m_0_hart" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_reset_controller-rtl " "Found design unit 1: niosv_reset_controller-rtl" {  } { { "../sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848128 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosv_reset_controller " "Found entity 1: niosv_reset_controller" {  } { { "../sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848137 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768231848140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231848140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848141 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768231848142 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768231848143 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768231848143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231848143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231848143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768231848143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848149 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768231848151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848152 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768231848154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/rtl/tp_nios_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/florian/documents/ensea/3eme_annee/ese/tp_fpga/2526_ese_fpga_thomasterlinden_florianbonnet--galand/tp_fpga/tp_nios_v/rtl/tp_nios_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_nios_v-rtl " "Found design unit 1: tp_nios_v-rtl" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848163 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_nios_v " "Found entity 1: tp_nios_v" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp_nios_v " "Elaborating entity \"tp_nios_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768231848442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:nios0 " "Elaborating entity \"nios\" for hierarchy \"nios:nios0\"" {  } { { "../rtl/tp_nios_v.vhd" "nios0" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c nios:nios0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "i2c_0" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848725 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1768231848726 "|tp_nios_v|nios:nios0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231848881 ""}  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768231848881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuh1 " "Found entity 1: altsyncram_tuh1" {  } { { "db/altsyncram_tuh1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_tuh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231848940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231848940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuh1 nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated " "Elaborating entity \"altsyncram_tuh1\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231848971 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1768231848973 "|tp_nios_v|nios:nios0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231849021 ""}  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768231849021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh1 " "Found entity 1: altsyncram_bsh1" {  } { { "db/altsyncram_bsh1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_bsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231849075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231849075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsh1 nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated " "Elaborating entity \"altsyncram_bsh1\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_intel_niosv_m_0 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0 " "Elaborating entity \"nios_intel_niosv_m_0\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "intel_niosv_m_0" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_intel_niosv_m_0_hart nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart " "Elaborating entity \"nios_intel_niosv_m_0_hart\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "hart" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_core nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst " "Elaborating entity \"niosv_m_core\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" "m_core.niosv_m_full_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_instr_prefetch nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst " "Elaborating entity \"niosv_m_instr_prefetch\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "prefetch_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_instr_buffer nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst " "Elaborating entity \"niosv_instr_buffer\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" "buffer_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_D_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst " "Elaborating entity \"niosv_m_D_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "D_stage_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_decoder nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst\|niosv_m_decoder:instr_decoder_inst " "Elaborating entity \"niosv_m_decoder\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst\|niosv_m_decoder:instr_decoder_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" "instr_decoder_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_E_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst " "Elaborating entity \"niosv_m_E_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "E_stage_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_alu nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst\|niosv_alu:alu_inst " "Elaborating entity \"niosv_alu\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst\|niosv_alu:alu_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" "alu_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_M0_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst " "Elaborating entity \"niosv_m_M0_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "M0_stage_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231849907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_shift nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|niosv_shift:shifter_inst " "Elaborating entity \"niosv_shift\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|niosv_shift:shifter_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" "shifter_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_W_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_W_stage:W_stage_inst " "Elaborating entity \"niosv_m_W_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_W_stage:W_stage_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "W_stage_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_reg_file nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst " "Elaborating entity \"niosv_reg_file\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "reg_file_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a " "Elaborating entity \"niosv_ram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_reg_file.sv" "reg_file_a" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231850349 ""}  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768231850349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsv1 " "Found entity 1: altsyncram_qsv1" {  } { { "db/altsyncram_qsv1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_qsv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231850421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231850421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsv1 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_qsv1:auto_generated " "Elaborating entity \"altsyncram_qsv1\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_qsv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850425 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_qsv1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_qsv1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 267 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" 101 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1367 0 0 } } { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" 209 0 0 } } { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 145 0 0 } } { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 452 0 0 } } { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 32 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1768231850426 "|tp_nios_v|nios:nios0|nios_intel_niosv_m_0:intel_niosv_m_0|nios_intel_niosv_m_0_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_qsv1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_lsu nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst " "Elaborating entity \"niosv_lsu\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "lsu_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_mem_op_state nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst\|niosv_mem_op_state:read_cmd " "Elaborating entity \"niosv_mem_op_state\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst\|niosv_mem_op_state:read_cmd\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_lsu.sv" "read_cmd" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_csrind_if nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csrind_if:csrind_if " "Elaborating entity \"niosv_csrind_if\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csrind_if:csrind_if\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "csrind_if" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850784 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "niosv_csrind_if " "Entity \"niosv_csrind_if\" contains only dangling pins" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "csrind_if" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1514 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1768231850788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_csr nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst " "Elaborating entity \"niosv_csr\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "csr_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231850870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_interrupt_handler nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst " "Elaborating entity \"niosv_interrupt_handler\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_csr.sv" "irq_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_timer_msip nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_timer_msip:timer_module " "Elaborating entity \"niosv_timer_msip\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_timer_msip:timer_module\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "timer_module" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_top nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod " "Elaborating entity \"niosv_dm_top\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "dbg_mod" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_jtag2mm nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst " "Elaborating entity \"niosv_dm_jtag2mm\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "dtm_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "vjtag_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 5 " "Parameter \"sld_ir_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 19 " "Parameter \"sld_type_id\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231851479 ""}  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768231851479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851482 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "cmd_clk_xer" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "rsp_clk_xer" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "rst_controller" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231851975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_debug_module nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst " "Elaborating entity \"niosv_debug_module\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "dm_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "niosv_dm_csr_mem_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./csr_mlab.mif " "Parameter \"init_file\" = \"./csr_mlab.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10 " "Parameter \"numwords_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10 " "Parameter \"numwords_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852271 ""}  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768231852271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lts1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lts1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lts1 " "Found entity 1: altsyncram_lts1" {  } { { "db/altsyncram_lts1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_lts1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231852338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231852338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lts1 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_lts1:auto_generated " "Elaborating entity \"altsyncram_lts1\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_lts1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852345 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_lts1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_lts1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 532 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 89 0 0 } } { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 182 0 0 } } { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 452 0 0 } } { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 32 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1768231852346 "|tp_nios_v|nios:nios0|nios_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "dbg_rom_inst" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./debug_rom.mif " "Parameter \"init_file\" = \"./debug_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 42 " "Parameter \"numwords_a\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 42 " "Parameter \"numwords_b\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231852572 ""}  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768231852572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1t1 " "Found entity 1: altsyncram_k1t1" {  } { { "db/altsyncram_k1t1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231852633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231852633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1t1 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated " "Elaborating entity \"altsyncram_k1t1\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852639 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_k1t1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 1273 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 89 0 0 } } { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 182 0 0 } } { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 452 0 0 } } { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 32 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1768231852640 "|tp_nios_v|nios:nios0|nios_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231852867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231852867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/altsyncram_k1t1.tdf" "wr_decode" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231852932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231852932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|mux_2hb:rd_mux " "Elaborating entity \"mux_2hb\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|mux_2hb:rd_mux\"" {  } { { "db/altsyncram_k1t1.tdf" "rd_mux" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231852938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_intel_niosv_m_0_irq_mapper nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_irq_mapper:irq_mapper " "Elaborating entity \"nios_intel_niosv_m_0_irq_mapper\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_irq_mapper:irq_mapper\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "irq_mapper" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "rst_controller" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller_001\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "rst_controller_001" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0 " "Elaborating entity \"altera_avalon_jtag_uart\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "jtag_uart_0" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart_scfifo_w nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w " "Elaborating entity \"altera_avalon_jtag_uart_scfifo_w\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_scfifo_w" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "wfifo" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853352 ""}  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768231853352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1t91 " "Found entity 1: scfifo_1t91" {  } { { "db/scfifo_1t91.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/scfifo_1t91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231853405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231853405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1t91 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated " "Elaborating entity \"scfifo_1t91\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231853429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231853429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_1t91.tdf" "dpfifo" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/scfifo_1t91.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231853455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231853455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231853520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231853520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231853591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231853591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231853654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231853654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart_scfifo_r nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r " "Elaborating entity \"altera_avalon_jtag_uart_scfifo_r\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_scfifo_r" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231853991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231853991 ""}  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768231853991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231854029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231854044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "onchip_memory2_0" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231854056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231854072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231854100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768231854100 ""}  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768231854100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5n1 " "Found entity 1: altsyncram_q5n1" {  } { { "db/altsyncram_q5n1.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_q5n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231854180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231854180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5n1 nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated " "Elaborating entity \"altsyncram_q5n1\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231854186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231854965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231854965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_q5n1.tdf" "decode3" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_q5n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231854971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231855038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231855038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_q5n1.tdf" "mux2" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/altsyncram_q5n1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pio_0 nios:nios0\|nios_pio_0:pio_0 " "Elaborating entity \"nios_pio_0\" for hierarchy \"nios:nios0\|nios_pio_0:pio_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "pio_0" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "mm_interconnect_0" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_dm_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_dm_agent_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_dm_agent_translator" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_timer_sw_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_timer_sw_agent_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_timer_sw_agent_translator" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_data_manager_agent" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768231855783 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768231855783 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_instruction_manager_agent" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768231855811 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768231855812 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231855954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rdata_fifo\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_agent_rdata_fifo" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_mm_interconnect_0_router_004\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_004" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_006 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_mm_interconnect_0_router_006\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_006" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_006_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\|nios_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\|nios_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_wr_limiter\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_instruction_manager_wr_limiter" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:nios0\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:nios0\|nios_irq_mapper:irq_mapper\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "irq_mapper" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|altera_reset_controller:rst_controller\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "rst_controller" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/nios.vhd" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231856761 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1768231858955 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.12.16:31:03 Progress: Loading sldf0eff991/alt_sld_fab_wrapper_hw.tcl " "2026.01.12.16:31:03 Progress: Loading sldf0eff991/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231863043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231866640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231866758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231872294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231872395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231872493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231872615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231872622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231872623 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1768231873352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0eff991/alt_sld_fab.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/ip/sldf0eff991/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231873592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231873592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231873675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231873675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231873679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231873679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231873733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231873733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231873816 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231873816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231873816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768231873877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231873877 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem " "RAM logic \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "../sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" "queue_mem" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" 58 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1768231877003 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1768231877003 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "6AF7_D036 " "\"6AF7_D036\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1768231883098 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1768231883098 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1768231883098 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1768231883233 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_i2c_ncs VCC " "Pin \"o_i2c_ncs\" is stuck at VCC" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768231888027 "|tp_nios_v|o_i2c_ncs"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_i2c_sdo GND " "Pin \"o_i2c_sdo\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768231888027 "|tp_nios_v|o_i2c_sdo"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768231888027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231888570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "143 " "143 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1768231896969 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231897603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosv_reset_controller 34 " "Ignored 34 assignments for entity \"niosv_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1768231898003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/output_files/tp_nios_v.map.smsg " "Generated suppressed messages file C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/output_files/tp_nios_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231899200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768231902395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768231902395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6335 " "Implemented 6335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768231903300 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768231903300 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1768231903300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5992 " "Implemented 5992 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768231903300 ""} { "Info" "ICUT_CUT_TM_RAMS" "322 " "Implemented 322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1768231903300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768231903300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5202 " "Peak virtual memory: 5202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768231903398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:31:43 2026 " "Processing ended: Mon Jan 12 16:31:43 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768231903398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768231903398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768231903398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768231903398 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1768231905448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768231905449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:31:44 2026 " "Processing started: Mon Jan 12 16:31:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768231905449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1768231905449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tp_nios_v -c tp_nios_v " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1768231905449 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1768231905709 ""}
{ "Info" "0" "" "Project  = tp_nios_v" {  } {  } 0 0 "Project  = tp_nios_v" 0 0 "Fitter" 0 0 1768231905710 ""}
{ "Info" "0" "" "Revision = tp_nios_v" {  } {  } 0 0 "Revision = tp_nios_v" 0 0 "Fitter" 0 0 1768231905711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1768231906080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1768231906081 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tp_nios_v 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"tp_nios_v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768231906145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768231906205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768231906205 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768231906889 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1768231906975 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1768231907570 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768231907842 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 16 " "No exact pin location assignment(s) for 4 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1768231908152 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1768231920283 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 3335 global CLKCTRL_G4 " "i_clk~inputCLKENA0 with 3335 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1768231920616 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1768231920616 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768231920617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768231920713 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768231920733 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768231920772 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1768231920805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1768231920806 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768231920824 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1768231923857 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1768231923857 ""}
{ "Info" "ISTA_SDC_FOUND" "../sopc/nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../sopc/nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768231923915 ""}
{ "Info" "ISTA_SDC_FOUND" "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768231923933 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op i_clk " "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768231923993 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1768231923993 "|tp_nios_v|i_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1768231924119 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1768231924121 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1768231924136 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768231924138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768231924138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768231924138 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1768231924138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768231924628 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1768231924646 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768231924646 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768231925030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768231931670 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1768231933128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:04:37 " "Fitter placement preparation operations ending: elapsed time is 00:04:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768232208546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768232647942 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768232655587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768232655588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768232659491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1768232670682 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768232670682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1768232677240 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768232677240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768232677249 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.81 " "Total time spent on timing analysis during the Fitter is 5.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1768232689510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768232689712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768232691550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768232691560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768232696210 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768232712743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/output_files/tp_nios_v.fit.smsg " "Generated suppressed messages file C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/synt/output_files/tp_nios_v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768232713996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8322 " "Peak virtual memory: 8322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768232717298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:45:17 2026 " "Processing ended: Mon Jan 12 16:45:17 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768232717298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:33 " "Elapsed time: 00:13:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768232717298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:30:49 " "Total CPU time (on all processors): 01:30:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768232717298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768232717298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1768232720348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768232720348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:45:20 2026 " "Processing started: Mon Jan 12 16:45:20 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768232720349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1768232720348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tp_nios_v -c tp_nios_v " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1768232720349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1768232721878 ""}
{ "Warning" "WCPT_CPT_ACQUIRE_LIC_FAIL" " (6AF7_D036) Error when acquiring Intel FPGA IP IP-NIOSVM: Client token expired.Server returned http code \[401\].\nYou can either acquire the license manually from the Intel FPGA Self-Service Licensing Center at <a href=\"https://licensing.intel.com/psg/s/\">https://licensing.intel.com/psg/s/</a> for this Intel Quartus Prime software version or install the latest software. " "Failed to acquire license for  (6AF7_D036). Error when acquiring Intel FPGA IP IP-NIOSVM: Client token expired.Server returned http code \[401\].\nYou can either acquire the license manually from the Intel FPGA Self-Service Licensing Center at <a href=\"https://licensing.intel.com/psg/s/\">https://licensing.intel.com/psg/s/</a> for this Intel Quartus Prime software version or install the latest software." {  } {  } 0 24850 "Failed to acquire license for %1!s!. %2!s!" 0 0 "Assembler" 0 -1 1768232730216 ""}
{ "Warning" "WASM_ASM_NO_LICENSE_FOR_ENCRYPTED_IP" "" "Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores." { { "Warning" "WASM_ASM_UNLICENSED_CORE_ID" "Unknown(6AF7 D036) " "Unlicensed IP: \"Unknown(6AF7 D036)\"" {  } {  } 0 115005 "Unlicensed IP: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv " "Unlicensed encrypted design file: \"C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768232731952 ""}  } {  } 0 115003 "Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores." 0 0 "Assembler" 0 -1 1768232731952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 27 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5294 " "Peak virtual memory: 5294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768232732246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:45:32 2026 " "Processing ended: Mon Jan 12 16:45:32 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768232732246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768232732246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768232732246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1768232732246 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1768232733056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1768232733880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768232733881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:45:33 2026 " "Processing started: Mon Jan 12 16:45:33 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768232733881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1768232733881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tp_nios_v -c tp_nios_v " "Command: quartus_sta tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1768232733881 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1768232734035 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosv_reset_controller 34 " "Ignored 34 assignments for entity \"niosv_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1768232735243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1768232735424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1768232735424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232735468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232735468 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1768232736640 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1768232736640 ""}
{ "Info" "ISTA_SDC_FOUND" "../sopc/nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../sopc/nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1768232736703 ""}
{ "Info" "ISTA_SDC_FOUND" "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1768232736723 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op i_clk " "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768232736781 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1768232736781 "|tp_nios_v|i_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1768232736869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768232737594 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1768232737615 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1768232737637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.934 " "Worst-case setup slack is 10.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.934               0.000 altera_reserved_tck  " "   10.934               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232737681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.506 " "Worst-case hold slack is 0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 altera_reserved_tck  " "    0.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232737693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.071 " "Worst-case recovery slack is 14.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.071               0.000 altera_reserved_tck  " "   14.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232737698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.023 " "Worst-case removal slack is 1.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023               0.000 altera_reserved_tck  " "    1.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232737704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.617 " "Worst-case minimum pulse width slack is 15.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.617               0.000 altera_reserved_tck  " "   15.617               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232737707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232737707 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.943 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.943" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.735 ns " "Worst Case Available Settling Time: 61.735 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232737762 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768232737762 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1768232737770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1768232737881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1768232744586 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op i_clk " "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768232745263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1768232745263 "|tp_nios_v|i_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768232745867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.035 " "Worst-case setup slack is 11.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.035               0.000 altera_reserved_tck  " "   11.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232745908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.484 " "Worst-case hold slack is 0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 altera_reserved_tck  " "    0.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232745916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.189 " "Worst-case recovery slack is 14.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.189               0.000 altera_reserved_tck  " "   14.189               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232745922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.014 " "Worst-case removal slack is 1.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 altera_reserved_tck  " "    1.014               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232745927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.670 " "Worst-case minimum pulse width slack is 15.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.670               0.000 altera_reserved_tck  " "   15.670               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232745929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232745929 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.943 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.943" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.876 ns " "Worst Case Available Settling Time: 61.876 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232745991 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768232745991 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1768232745998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1768232747024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1768232750867 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op i_clk " "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768232751339 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1768232751339 "|tp_nios_v|i_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768232751932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.891 " "Worst-case setup slack is 13.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.891               0.000 altera_reserved_tck  " "   13.891               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232751958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 altera_reserved_tck  " "    0.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232751965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.580 " "Worst-case recovery slack is 15.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.580               0.000 altera_reserved_tck  " "   15.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232751972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.397 " "Worst-case removal slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 altera_reserved_tck  " "    0.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232751978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.658 " "Worst-case minimum pulse width slack is 15.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.658               0.000 altera_reserved_tck  " "   15.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232751981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232751981 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.943 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.943" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.456 ns " "Worst Case Available Settling Time: 63.456 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232752046 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768232752046 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1768232752051 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk " "Node: i_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op i_clk " "Register nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|M0_mem_op is being clocked by i_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768232752908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1768232752908 "|tp_nios_v|i_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768232753626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.293 " "Worst-case setup slack is 14.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.293               0.000 altera_reserved_tck  " "   14.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232753657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 altera_reserved_tck  " "    0.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232753668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.748 " "Worst-case recovery slack is 15.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.748               0.000 altera_reserved_tck  " "   15.748               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232753676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.336 " "Worst-case removal slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 altera_reserved_tck  " "    0.336               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232753682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.733 " "Worst-case minimum pulse width slack is 15.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.733               0.000 altera_reserved_tck  " "   15.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768232753685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768232753685 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.943 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.943" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.858 ns " "Worst Case Available Settling Time: 63.858 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1768232753746 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768232753746 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1768232755625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1768232755626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6054 " "Peak virtual memory: 6054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768232755839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:45:55 2026 " "Processing ended: Mon Jan 12 16:45:55 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768232755839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768232755839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768232755839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1768232755839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1768232756856 ""}
