// Generated by CIRCT 42e53322a
module mux256to1v(	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:2:3
  input  [1023:0] in,	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:2:28
  input  [7:0]    sel,	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:2:44
  output [3:0]    out	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:2:59
);

  wire [31:0]   _GEN = {22'h0, sel, 2'h0};	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:8:14, :9:15, :10:10
  wire [1023:0] _GEN_0 = in >> _GEN + 32'h3;	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:7:15, :10:10, :11:10, :13:10
  wire [1023:0] _GEN_1 = in >> _GEN + 32'h2;	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:6:15, :10:10, :14:10, :16:10
  wire [1023:0] _GEN_2 = in >> _GEN + 32'h1;	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:5:15, :10:10, :17:10, :19:10
  wire [1023:0] _GEN_3 = in >> {1014'h0, sel, 2'h0};	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:3:17, :8:14, :20:11, :21:11
  assign out = {_GEN_0[0], _GEN_1[0], _GEN_2[0], _GEN_3[0]};	// /tmp/tmp.oCefyd5Swn/22046_VerilogDocGen_data_verilog_eval_human_mux256to1v.cleaned.mlir:13:10, :16:10, :19:10, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:5
endmodule

