Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_29ns_19s_39_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_29ns_19s_39_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_invert_sqr_tabbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_invert_sqr_tabbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_19s_12ns_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_19s_12ns_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_19s_19s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_19s_19s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_transpose_2d_ap_fixed_...
Compiling module xil_defaultlib.myproject_transpose_2d_ap_fixed_...
Compiling module xil_defaultlib.myproject_layernorm_1d_ap_fixed_...
Compiling module xil_defaultlib.myproject_mul_29ns_19s_39_1_1(NU...
Compiling module xil_defaultlib.myproject_mul_19s_12ns_31_1_1(NU...
Compiling module xil_defaultlib.myproject_mul_19s_19s_32_1_1(NUM...
Compiling module xil_defaultlib.myproject_layernorm_1d_ap_fixed_...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -view {{myproject_dataflow_ana.wcfg}} -tclbatch {myproject.tcl} -protoinst {myproject.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file myproject.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject//AESL_inst_myproject_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_248/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_248_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_259/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_259_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_270/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_270_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_281/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_281_activity
Time resolution is 1 ps
open_wave_config myproject_dataflow_ana.wcfg
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_19_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_19 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_18_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_18 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_17_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_17 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_16_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_16 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_15_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_15 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_14_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_14 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_13_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_13 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_12_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_12 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_11_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_11 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_10_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_10 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_9 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_8 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_7 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_6 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_5 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_4 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_ap_vld -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_10 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_11 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_12 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_13 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_14 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_15 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_16 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_17 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_18 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_19 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_9 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_19_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_19 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_18_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_18 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_17_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_17 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_16_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_16 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_15_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_15 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_14_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_14 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_13_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_13 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_12_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_12 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_11_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_11 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_10_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_10 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/input_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "148000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 177500 ps : File "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 1450
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct 30 11:02:45 2024...
