<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724822265 {padding: 0px;}
div.rbtoc1759724822265 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724822265 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724822265'>
<ul class='toc-indentation'>
<li><a href='#Multi-PortedNCAIU-Overview'>Overview</a>
<ul class='toc-indentation'>
<li><a href='#Multi-PortedNCAIU-MultiPortIOAIUArchitectureDiagram'>Multi Port IOAIU Architecture Diagram</a></li>
<li><a href='#Multi-PortedNCAIU-TopLevelBlockDiagram'>Top Level Block Diagram</a></li>
<li><a href='#Multi-PortedNCAIU-MultiPortIOAIUMicroArchitectureDiagram'>Multi Port IOAIU Micro Architecture Diagram</a></li>
</ul>
</li>
<li><a href='#Multi-PortedNCAIU-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#Multi-PortedNCAIU-Functionalcheckandcoverage'>Functional check and coverage</a></li>
<li><a href='#Multi-PortedNCAIU-DirectedTestcase'>Directed Testcase</a></li>
<li><a href='#Multi-PortedNCAIU-Configs/RandomTestcase'>Configs/Random Testcase</a></li>
</ul>
</div><p /><p /><h1 id="Multi-PortedNCAIU-Overview">Overview</h1><h2 id="Multi-PortedNCAIU-MultiPortIOAIUArchitectureDiagram">Multi Port IOAIU Architecture Diagram</h2><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/60653809/image2022-5-3_11-5-28.png%3Fversion=1&amp;modificationDate=1651568729258&amp;cacheVersion=1&amp;api=v2&amp;width=700?api=v2"></span><h2 id="Multi-PortedNCAIU-TopLevelBlockDiagram">Top Level Block Diagram</h2><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/60653809/image2022-5-3_11-10-42.png%3Fversion=1&amp;modificationDate=1651569042909&amp;cacheVersion=1&amp;api=v2&amp;width=750?api=v2"></span><h2 id="Multi-PortedNCAIU-MultiPortIOAIUMicroArchitectureDiagram">Multi Port IOAIU Micro Architecture Diagram</h2><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/60653809/image2022-5-3_11-8-36.png%3Fversion=1&amp;modificationDate=1651568916399&amp;cacheVersion=1&amp;api=v2&amp;width=750?api=v2"></span><p><strong>Reference Docs/Links: </strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Arch Ncore 3.4 Docs</a> </p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf?version=4&amp;modificationDate=1648746051418&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Multi ported NCAIU Architecture Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/Ncore+3.4_IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16164545" data-linked-resource-version="8" data-linked-resource-type="page">IOAIU U-Arch spec [3.4 release]</a> </p><h1 id="Multi-PortedNCAIU-StimulusDescription">Stimulus Description</h1><p>Refer to <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59638204/nativeInterface+-+AXI4#Stimulus-Description" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59638204/nativeInterface+-+AXI4#Stimulus-Description</a>  for stimulus on each core. </p><p /><h1 id="Multi-PortedNCAIU-Functionalcheckandcoverage">Functional check and coverage </h1><div class="table-wrap"><table data-layout="default" data-local-id="6894f226-df54-4968-afe3-8a50cecd192b" class="confluenceTable"><colgroup><col style="width: 97.0px;"/><col style="width: 95.0px;"/><col style="width: 94.0px;"/><col style="width: 95.0px;"/><col style="width: 86.0px;"/><col style="width: 103.0px;"/><col style="width: 95.0px;"/><col style="width: 95.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that a Read Transaction from each core is completed as expected and existing checks in scoreboard will pass</p></td><td class="confluenceTd"><p>Ncore 3.4 IOAIU Micro-Architecture Specification</p><p>Version 0.91, May 10, 2023</p><p>9.8 Multi-Port NCAIU</p></td><td class="confluenceTd"><p>#Check.IOAIU.Read</p></td><td class="confluenceTd"><p>axi_seq.svh</p><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that a Write Transaction from each core is completed as expected and existing checks in scoreboard will pass</p></td><td class="confluenceTd"><p>Ncore 3.4 IOAIU Micro-Architecture Specification</p><p>Version 0.91, May 10, 2023</p><p>9.8 Multi-Port NCAIU</p></td><td class="confluenceTd"><p>#Check.IOAIU.Write</p></td><td class="confluenceTd"><p>axi_seq.svh</p><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that a Snoop Transaction from each core is completed as expected and existing checks in scoreboard will pass</p></td><td class="confluenceTd"><p>Ncore 3.4 IOAIU Micro-Architecture Specification</p><p>Version 0.91, May 10, 2023</p><p>9.8 Multi-Port NCAIU</p></td><td class="confluenceTd"><p>#Check.IOAIU.Snoop</p></td><td class="confluenceTd"><p>axi_seq.svh</p><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that we are able to issue writes on each core simultaneously</p></td><td class="confluenceTd"><p>Ncore 3.4 IOAIU Micro-Architecture Specification</p><p>Version 0.91, May 10, 2023</p><p>9.8 Multi-Port NCAIU</p></td><td class="confluenceTd"><p>#Check.IOAIU.WriteInterleave</p></td><td class="confluenceTd"><p>axi_seq.svh</p><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that we are able to issue burst reads on each core simultaneously</p></td><td class="confluenceTd"><p>Ncore 3.4 IOAIU Micro-Architecture Specification</p><p>Version 0.91, May 10, 2023</p><p>9.8 Multi-Port NCAIU</p></td><td class="confluenceTd"><p>#Check.IOAIU.ReadInterleave</p></td><td class="confluenceTd"><p>axi_seq.svh</p><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that we are able to issue burst reads on each core simultaneously</p><p>reads on a cycle on each core- {2 cores, 3 cores, 4 cores}</p></td><td class="confluenceTd"><p>Ncore 3.4 IOAIU Micro-Architecture Specification</p><p>Version 0.91, May 10, 2023</p><p>9.8 Multi-Port NCAIU</p></td><td class="confluenceTd"><p>#Cover.IOAIU.Multiported.Read</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Low </p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover that we are able to issue burst write on each core simultaneously</p><p>reads on a cycle on each core- {2 cores, 3 cores, 4 cores}</p></td><td class="confluenceTd"><p>Ncore 3.4 IOAIU Micro-Architecture Specification</p><p>Version 0.91, May 10, 2023</p><p>9.8 Multi-Port NCAIU</p></td><td class="confluenceTd"><p>#Cover.IOAIU.Multiported.Write</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Multi-PortedNCAIU-DirectedTestcase">Directed Testcase</h1><p>This section will be populated post coverage analysis as we discover coverage holes that don't seem to be hit by random testcases.</p><h1 id="Multi-PortedNCAIU-Configs/RandomTestcase">Configs/Random Testcase</h1><p>Below are the configs and testcases this feature will be exercised, and coverage collected/analyzed and closed.</p><div class="table-wrap"><table data-layout="full-width" data-local-id="93742987-d180-4ac7-9f57-aa78a1e44d9e" class="confluenceTable"><colgroup><col style="width: 931.0px;"/><col style="width: 733.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Configs Name/Description</strong></p></th><th class="confluenceTh"><p><strong>Testcases Name/Description</strong></p></th></tr><tr><td class="confluenceTd"><p>hw_cfg_meye_q7_ioc_4c → 4-core Multi-port AXI4 w/proxyCache</p></td><td class="confluenceTd"><p>coh_noncoh_rd → random coh and noncoh read transactions</p><p>coh_noncoh_wr → random coh and noncoh write transactions</p><p>coh_noncoh_rd_wr→ random coh and noncoh read and write transactions</p><p>coh_noncoh_rd_wr_snp → random coh and noncoh read/write transactions with incoming SMI snoop traffic</p></td></tr></tbody></table></div><p /><p />