/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp0p88v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.880000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.880000 ;
    operating_conditions ( "ffgnp0p88v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.880000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p88v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 43648.100000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001368 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.554295, 0.556815, 0.561960, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.554295, 0.556815, 0.561960, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.498866, 0.501134, 0.505764, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.498866, 0.501134, 0.505764, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.019053" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021608" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001368 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.554295, 0.556815, 0.561960, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.554295, 0.556815, 0.561960, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.498866, 0.501134, 0.505764, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.498866, 0.501134, 0.505764, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.019053" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021608" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004763, 0.004763, 0.004763, 0.004763, 0.004763" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004763, 0.004763, 0.004763, 0.004763, 0.004763" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.292230, 0.306540, 0.321240, 0.349630, 0.402830",\
              "0.298000, 0.312310, 0.327010, 0.355400, 0.408600",\
              "0.302410, 0.316720, 0.331420, 0.359810, 0.413010",\
              "0.305470, 0.319780, 0.334480, 0.362870, 0.416070",\
              "0.305620, 0.319930, 0.334630, 0.363020, 0.416220"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.292230, 0.306540, 0.321240, 0.349630, 0.402830",\
              "0.298000, 0.312310, 0.327010, 0.355400, 0.408600",\
              "0.302410, 0.316720, 0.331420, 0.359810, 0.413010",\
              "0.305470, 0.319780, 0.334480, 0.362870, 0.416070",\
              "0.305620, 0.319930, 0.334630, 0.363020, 0.416220"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617",\
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617",\
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617",\
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617",\
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617",\
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617",\
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617",\
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617",\
              "0.010064, 0.034730, 0.065022, 0.113013, 0.221617"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.358302, 0.373632, 0.388332, 0.417417, 0.477267",\
              "0.365127, 0.380457, 0.395157, 0.424242, 0.484092",\
              "0.370272, 0.385602, 0.400302, 0.429387, 0.489237",\
              "0.374052, 0.389382, 0.404082, 0.433167, 0.493017",\
              "0.374063, 0.389392, 0.404093, 0.433177, 0.493028"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718",\
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718",\
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718",\
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718",\
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.358302, 0.373632, 0.388332, 0.417417, 0.477267",\
              "0.365127, 0.380457, 0.395157, 0.424242, 0.484092",\
              "0.370272, 0.385602, 0.400302, 0.429387, 0.489237",\
              "0.374052, 0.389382, 0.404082, 0.433167, 0.493017",\
              "0.374063, 0.389392, 0.404093, 0.433177, 0.493028"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718",\
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718",\
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718",\
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718",\
              "0.009752, 0.032230, 0.058947, 0.126703, 0.250718"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032403 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.103740, 0.112140, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.198555, 0.209370, 0.218400, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.554295, 0.556815, 0.561960, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.554295, 0.556815, 0.561960, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.079240" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081056" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.269144" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.082626" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.615251" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.082643" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.942198" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.082635" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.048371" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001585 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.026390" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027663" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.140811, 0.150795, 0.161195, 0.177627, 0.205291",\
              "0.140811, 0.150795, 0.161195, 0.177627, 0.205291",\
              "0.140499, 0.150483, 0.160883, 0.177315, 0.204979",\
              "0.139875, 0.149859, 0.160259, 0.176691, 0.204355",\
              "0.139355, 0.149339, 0.159739, 0.176171, 0.203835"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.140811, 0.150795, 0.161195, 0.177627, 0.205291",\
              "0.140811, 0.150795, 0.161195, 0.177627, 0.205291",\
              "0.140499, 0.150483, 0.160883, 0.177315, 0.204979",\
              "0.139875, 0.149859, 0.160259, 0.176691, 0.204355",\
              "0.139355, 0.149339, 0.159739, 0.176171, 0.203835"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087780, 0.082680, 0.078480, 0.074280, 0.070780",\
              "0.097080, 0.091980, 0.087780, 0.083580, 0.080080",\
              "0.104180, 0.099080, 0.094880, 0.090680, 0.087180",\
              "0.112780, 0.107680, 0.103480, 0.099280, 0.095780",\
              "0.122680, 0.117580, 0.113380, 0.109180, 0.105680"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087780, 0.082680, 0.078480, 0.074280, 0.070780",\
              "0.097080, 0.091980, 0.087780, 0.083580, 0.080080",\
              "0.104180, 0.099080, 0.094880, 0.090680, 0.087180",\
              "0.112780, 0.107680, 0.103480, 0.099280, 0.095780",\
              "0.122680, 0.117580, 0.113380, 0.109180, 0.105680"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001357 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.019053" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.021608" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114832, 0.122528, 0.130640, 0.141352, 0.153624",\
              "0.114728, 0.122424, 0.130536, 0.141248, 0.153520",\
              "0.114312, 0.122008, 0.130120, 0.140832, 0.153104",\
              "0.113376, 0.121072, 0.129184, 0.139896, 0.152168",\
              "0.113792, 0.121488, 0.129600, 0.140312, 0.152584"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114832, 0.122528, 0.130640, 0.141352, 0.153624",\
              "0.114728, 0.122424, 0.130536, 0.141248, 0.153520",\
              "0.114312, 0.122008, 0.130120, 0.140832, 0.153104",\
              "0.113376, 0.121072, 0.129184, 0.139896, 0.152168",\
              "0.113792, 0.121488, 0.129600, 0.140312, 0.152584"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092820, 0.087020, 0.082020, 0.075920, 0.069620",\
              "0.103620, 0.097820, 0.092820, 0.086720, 0.080420",\
              "0.108820, 0.103020, 0.098020, 0.091920, 0.085620",\
              "0.114020, 0.108220, 0.103220, 0.097120, 0.090820",\
              "0.111620, 0.105820, 0.100820, 0.094720, 0.088420"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092820, 0.087020, 0.082020, 0.075920, 0.069620",\
              "0.103620, 0.097820, 0.092820, 0.086720, 0.080420",\
              "0.108820, 0.103020, 0.098020, 0.091920, 0.085620",\
              "0.114020, 0.108220, 0.103220, 0.097120, 0.090820",\
              "0.111620, 0.105820, 0.100820, 0.094720, 0.088420"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001368 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007897" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007960" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101520, 0.110360, 0.119824, 0.134696, 0.158720",\
              "0.101416, 0.110256, 0.119720, 0.134592, 0.158616",\
              "0.101000, 0.109840, 0.119304, 0.134176, 0.158200",\
              "0.100168, 0.109008, 0.118472, 0.133344, 0.157368",\
              "0.100688, 0.109528, 0.118992, 0.133864, 0.157888"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101520, 0.110360, 0.119824, 0.134696, 0.158720",\
              "0.101416, 0.110256, 0.119720, 0.134592, 0.158616",\
              "0.101000, 0.109840, 0.119304, 0.134176, 0.158200",\
              "0.100168, 0.109008, 0.118472, 0.133344, 0.157368",\
              "0.100688, 0.109528, 0.118992, 0.133864, 0.157888"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105280, 0.100480, 0.096680, 0.092380, 0.089380",\
              "0.114680, 0.109880, 0.106080, 0.101780, 0.098780",\
              "0.121080, 0.116280, 0.112480, 0.108180, 0.105180",\
              "0.126480, 0.121680, 0.117880, 0.113580, 0.110580",\
              "0.124580, 0.119780, 0.115980, 0.111680, 0.108680"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105280, 0.100480, 0.096680, 0.092380, 0.089380",\
              "0.114680, 0.109880, 0.106080, 0.101780, 0.098780",\
              "0.121080, 0.116280, 0.112480, 0.108180, 0.105180",\
              "0.126480, 0.121680, 0.117880, 0.113580, 0.110580",\
              "0.124580, 0.119780, 0.115980, 0.111680, 0.108680"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000761 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003612" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004082" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067762, 0.075666, 0.084090, 0.094490, 0.109986",\
              "0.065162, 0.073066, 0.081490, 0.091890, 0.107386",\
              "0.067866, 0.075770, 0.084194, 0.094594, 0.110090",\
              "0.080138, 0.088042, 0.096466, 0.106866, 0.122362",\
              "0.115498, 0.123402, 0.131826, 0.142226, 0.157722"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067762, 0.075666, 0.084090, 0.094490, 0.109986",\
              "0.065162, 0.073066, 0.081490, 0.091890, 0.107386",\
              "0.067866, 0.075770, 0.084194, 0.094594, 0.110090",\
              "0.080138, 0.088042, 0.096466, 0.106866, 0.122362",\
              "0.115498, 0.123402, 0.131826, 0.142226, 0.157722"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.095080, 0.097480, 0.103380, 0.119080, 0.155880",\
              "0.109080, 0.111480, 0.117380, 0.133080, 0.169880",\
              "0.121280, 0.123680, 0.129580, 0.145280, 0.182080",\
              "0.137780, 0.140180, 0.146080, 0.161780, 0.198580",\
              "0.157380, 0.159780, 0.165680, 0.181380, 0.218180"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095080, 0.097480, 0.103380, 0.119080, 0.155880",\
              "0.109080, 0.111480, 0.117380, 0.133080, 0.169880",\
              "0.121280, 0.123680, 0.129580, 0.145280, 0.182080",\
              "0.137780, 0.140180, 0.146080, 0.161780, 0.198580",\
              "0.157380, 0.159780, 0.165680, 0.181380, 0.218180"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000762 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003868" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004690" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067762, 0.075666, 0.084090, 0.094490, 0.109986",\
              "0.065162, 0.073066, 0.081490, 0.091890, 0.107386",\
              "0.067866, 0.075770, 0.084194, 0.094594, 0.110090",\
              "0.080138, 0.088042, 0.096466, 0.106866, 0.122362",\
              "0.115498, 0.123402, 0.131826, 0.142226, 0.157722"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067762, 0.075666, 0.084090, 0.094490, 0.109986",\
              "0.065162, 0.073066, 0.081490, 0.091890, 0.107386",\
              "0.067866, 0.075770, 0.084194, 0.094594, 0.110090",\
              "0.080138, 0.088042, 0.096466, 0.106866, 0.122362",\
              "0.115498, 0.123402, 0.131826, 0.142226, 0.157722"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.095080, 0.097480, 0.103380, 0.119080, 0.155880",\
              "0.109080, 0.111480, 0.117380, 0.133080, 0.169880",\
              "0.121280, 0.123680, 0.129580, 0.145280, 0.182080",\
              "0.137780, 0.140180, 0.146080, 0.161780, 0.198580",\
              "0.157380, 0.159780, 0.165680, 0.181380, 0.218180"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095080, 0.097480, 0.103380, 0.119080, 0.155880",\
              "0.109080, 0.111480, 0.117380, 0.133080, 0.169880",\
              "0.121280, 0.123680, 0.129580, 0.145280, 0.182080",\
              "0.137780, 0.140180, 0.146080, 0.161780, 0.198580",\
              "0.157380, 0.159780, 0.165680, 0.181380, 0.218180"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 128.446560 ;
    }
}
}
