<profile>

<section name = "Vitis HLS Report for 'sqrt_Pipeline_VITIS_LOOP_444_1'" level="0">
<item name = "Date">Tue Feb  8 15:34:45 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">ban_interface</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.057 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16, 16, 0.160 us, 0.160 us, 16, 16, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_444_1">14, 14, 14, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1792, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 447, 64, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln444_fu_273_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln445_1_fu_185_p2">+, 0, 0, 14, 7, 6</column>
<column name="add_ln445_2_fu_203_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln445_fu_179_p2">+, 0, 0, 14, 7, 6</column>
<column name="sub_ln445_fu_245_p2">-, 0, 0, 135, 128, 128</column>
<column name="and_ln445_fu_251_p2">and, 0, 0, 128, 128, 128</column>
<column name="icmp_ln444_fu_165_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln445_fu_267_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="lshr_ln445_fu_257_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="eps_1_2_5_fu_312_p3">select, 0, 0, 32, 1, 32</column>
<column name="eps_1_2_6_fu_318_p3">select, 0, 0, 32, 1, 32</column>
<column name="eps_2_2_5_fu_300_p3">select, 0, 0, 32, 1, 32</column>
<column name="eps_2_2_6_fu_306_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln445_fu_227_p3">select, 0, 0, 107, 1, 1</column>
<column name="select_ln446_1_fu_356_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln446_fu_350_p3">select, 0, 0, 32, 1, 32</column>
<column name="shl_ln445_1_fu_235_p2">shl, 0, 0, 314, 1, 97</column>
<column name="shl_ln445_fu_213_p2">shl, 0, 0, 423, 1, 128</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 2, 4</column>
<column name="i_1_fu_66">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="conv_reg_483">32, 0, 32, 0</column>
<column name="eps_1_2_3_fu_90">32, 0, 32, 0</column>
<column name="eps_1_2_fu_86">32, 0, 32, 0</column>
<column name="eps_2_1_reg_474">32, 0, 32, 0</column>
<column name="eps_2_2_3_fu_74">32, 0, 32, 0</column>
<column name="eps_2_2_fu_70">32, 0, 32, 0</column>
<column name="i_1_fu_66">2, 0, 2, 0</column>
<column name="icmp_ln444_reg_450">1, 0, 1, 0</column>
<column name="icmp_ln445_reg_459">1, 0, 1, 0</column>
<column name="num_res_load_1_fu_78">32, 0, 32, 0</column>
<column name="num_res_load_2_fu_82">32, 0, 32, 0</column>
<column name="trunc_ln445_reg_454">32, 0, 32, 0</column>
<column name="icmp_ln444_reg_450">64, 32, 1, 0</column>
<column name="icmp_ln445_reg_459">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="grp_fu_222_p_din0">out, 32, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="grp_fu_222_p_din1">out, 32, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="grp_fu_222_p_dout0">in, 32, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="grp_fu_222_p_ce">out, 1, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="grp_fu_633_p_din0">out, 32, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="grp_fu_633_p_din1">out, 32, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="grp_fu_633_p_dout0">in, 32, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="grp_fu_633_p_ce">out, 1, ap_ctrl_hs, sqrt_Pipeline_VITIS_LOOP_444_1, return value</column>
<column name="p_read13">in, 128, ap_none, p_read13, scalar</column>
<column name="normalizer_1">in, 32, ap_none, normalizer_1, scalar</column>
<column name="eps_1_1_02_out">out, 32, ap_vld, eps_1_1_02_out, pointer</column>
<column name="eps_1_1_02_out_ap_vld">out, 1, ap_vld, eps_1_1_02_out, pointer</column>
<column name="eps_1_2_01_out">out, 32, ap_vld, eps_1_2_01_out, pointer</column>
<column name="eps_1_2_01_out_ap_vld">out, 1, ap_vld, eps_1_2_01_out, pointer</column>
<column name="num_res_load_2_out">out, 32, ap_vld, num_res_load_2_out, pointer</column>
<column name="num_res_load_2_out_ap_vld">out, 1, ap_vld, num_res_load_2_out, pointer</column>
<column name="num_res_load_1_out">out, 32, ap_vld, num_res_load_1_out, pointer</column>
<column name="num_res_load_1_out_ap_vld">out, 1, ap_vld, num_res_load_1_out, pointer</column>
<column name="eps_2_1_08_out">out, 32, ap_vld, eps_2_1_08_out, pointer</column>
<column name="eps_2_1_08_out_ap_vld">out, 1, ap_vld, eps_2_1_08_out, pointer</column>
<column name="eps_2_2_07_out">out, 32, ap_vld, eps_2_2_07_out, pointer</column>
<column name="eps_2_2_07_out_ap_vld">out, 1, ap_vld, eps_2_2_07_out, pointer</column>
</table>
</item>
</section>
</profile>
