# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../idelay_s7.srcs/sources_1/new/idelay_example.vhd" \
"../../../../idelay_s7.srcs/sim_1/new/tb_idelay.vhd" \

# Do not sort compile order
nosort
