{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 12:28:55 2017 " "Info: Processing started: Sun Apr 16 12:28:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "UC:uni_c\|ALUSrcA " "Warning: Node \"UC:uni_c\|ALUSrcA\" is a latch" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UC:uni_c\|ALUSrcB\[0\] " "Warning: Node \"UC:uni_c\|ALUSrcB\[0\]\" is a latch" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UC:uni_c\|state.RTYPE_CONT " "Info: Detected ripple clock \"UC:uni_c\|state.RTYPE_CONT\" as buffer" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC:uni_c\|state.RTYPE_CONT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UC:uni_c\|state.DECODE " "Info: Detected ripple clock \"UC:uni_c\|state.DECODE\" as buffer" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC:uni_c\|state.DECODE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UC:uni_c\|ALUOp~0 " "Info: Detected gated clock \"UC:uni_c\|ALUOp~0\" as buffer" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC:uni_c\|ALUOp~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register UC:uni_c\|ALUSrcA register Registrador:PC\|Saida\[25\] 238.61 MHz 4.191 ns Internal " "Info: Clock \"clk\" has Internal fmax of 238.61 MHz between source register \"UC:uni_c\|ALUSrcA\" and destination register \"Registrador:PC\|Saida\[25\]\" (period= 4.191 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.865 ns + Longest register register " "Info: + Longest register to register delay is 1.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uni_c\|ALUSrcA 1 REG LCCOMB_X2_Y25_N6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y25_N6; Fanout = 11; REG Node = 'UC:uni_c\|ALUSrcA'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|ALUSrcA } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.275 ns) 0.751 ns Ula32:ULA\|carry_temp\[8\]~0 2 COMB LCCOMB_X2_Y25_N8 4 " "Info: 2: + IC(0.476 ns) + CELL(0.275 ns) = 0.751 ns; Loc. = LCCOMB_X2_Y25_N8; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { UC:uni_c|ALUSrcA Ula32:ULA|carry_temp[8]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.149 ns) 1.367 ns Ula32:ULA\|carry_temp\[24\]~3 3 COMB LCCOMB_X2_Y25_N22 2 " "Info: 3: + IC(0.467 ns) + CELL(0.149 ns) = 1.367 ns; Loc. = LCCOMB_X2_Y25_N22; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~3'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Ula32:ULA|carry_temp[8]~0 Ula32:ULA|carry_temp[24]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 1.781 ns Ula32:ULA\|Mux6~0 4 COMB LCCOMB_X2_Y25_N4 5 " "Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 1.781 ns; Loc. = LCCOMB_X2_Y25_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|Mux6~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[24]~3 Ula32:ULA|Mux6~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.865 ns Registrador:PC\|Saida\[25\] 5 REG LCFF_X2_Y25_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.865 ns; Loc. = LCFF_X2_Y25_N5; Fanout = 1; REG Node = 'Registrador:PC\|Saida\[25\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ula32:ULA|Mux6~0 Registrador:PC|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.658 ns ( 35.28 % ) " "Info: Total cell delay = 0.658 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 64.72 % ) " "Info: Total interconnect delay = 1.207 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { UC:uni_c|ALUSrcA Ula32:ULA|carry_temp[8]~0 Ula32:ULA|carry_temp[24]~3 Ula32:ULA|Mux6~0 Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "1.865 ns" { UC:uni_c|ALUSrcA {} Ula32:ULA|carry_temp[8]~0 {} Ula32:ULA|carry_temp[24]~3 {} Ula32:ULA|Mux6~0 {} Registrador:PC|Saida[25] {} } { 0.000ns 0.476ns 0.467ns 0.264ns 0.000ns } { 0.000ns 0.275ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.362 ns - Smallest " "Info: - Smallest clock skew is -2.362 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.877 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns Registrador:PC\|Saida\[25\] 3 REG LCFF_X2_Y25_N5 1 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X2_Y25_N5; Fanout = 1; REG Node = 'Registrador:PC\|Saida\[25\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { clk~clkctrl Registrador:PC|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk clk~clkctrl Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[25] {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.239 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.787 ns) 2.323 ns UC:uni_c\|state.RTYPE_CONT 2 REG LCFF_X2_Y25_N29 2 " "Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.323 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 2; REG Node = 'UC:uni_c\|state.RTYPE_CONT'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { clk UC:uni_c|state.RTYPE_CONT } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.149 ns) 2.950 ns UC:uni_c\|ALUOp~0 3 COMB LCCOMB_X1_Y25_N20 1 " "Info: 3: + IC(0.478 ns) + CELL(0.149 ns) = 2.950 ns; Loc. = LCCOMB_X1_Y25_N20; Fanout = 1; COMB Node = 'UC:uni_c\|ALUOp~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.000 ns) 3.520 ns UC:uni_c\|ALUOp~0clkctrl 4 COMB CLKCTRL_G0 2 " "Info: 4: + IC(0.570 ns) + CELL(0.000 ns) = 3.520 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'UC:uni_c\|ALUOp~0clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.150 ns) 5.239 ns UC:uni_c\|ALUSrcA 5 REG LCCOMB_X2_Y25_N6 11 " "Info: 5: + IC(1.569 ns) + CELL(0.150 ns) = 5.239 ns; Loc. = LCCOMB_X2_Y25_N6; Fanout = 11; REG Node = 'UC:uni_c\|ALUSrcA'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.075 ns ( 39.61 % ) " "Info: Total cell delay = 2.075 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.164 ns ( 60.39 % ) " "Info: Total interconnect delay = 3.164 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.239 ns" { clk UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.239 ns" { clk {} clk~combout {} UC:uni_c|state.RTYPE_CONT {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 0.547ns 0.478ns 0.570ns 1.569ns } { 0.000ns 0.989ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk clk~clkctrl Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[25] {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.239 ns" { clk UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.239 ns" { clk {} clk~combout {} UC:uni_c|state.RTYPE_CONT {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 0.547ns 0.478ns 0.570ns 1.569ns } { 0.000ns 0.989ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { UC:uni_c|ALUSrcA Ula32:ULA|carry_temp[8]~0 Ula32:ULA|carry_temp[24]~3 Ula32:ULA|Mux6~0 Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "1.865 ns" { UC:uni_c|ALUSrcA {} Ula32:ULA|carry_temp[8]~0 {} Ula32:ULA|carry_temp[24]~3 {} Ula32:ULA|Mux6~0 {} Registrador:PC|Saida[25] {} } { 0.000ns 0.476ns 0.467ns 0.264ns 0.000ns } { 0.000ns 0.275ns 0.149ns 0.150ns 0.084ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk clk~clkctrl Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[25] {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.239 ns" { clk UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.239 ns" { clk {} clk~combout {} UC:uni_c|state.RTYPE_CONT {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 0.547ns 0.478ns 0.570ns 1.569ns } { 0.000ns 0.989ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "UC:uni_c\|state.RTYPE UC:uni_c\|ALUSrcB\[0\] clk 1.212 ns " "Info: Found hold time violation between source  pin or register \"UC:uni_c\|state.RTYPE\" and destination pin or register \"UC:uni_c\|ALUSrcB\[0\]\" for clock \"clk\" (Hold time is 1.212 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.363 ns + Largest " "Info: + Largest clock skew is 2.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.240 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.787 ns) 2.323 ns UC:uni_c\|state.RTYPE_CONT 2 REG LCFF_X2_Y25_N29 2 " "Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.323 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 2; REG Node = 'UC:uni_c\|state.RTYPE_CONT'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { clk UC:uni_c|state.RTYPE_CONT } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.149 ns) 2.950 ns UC:uni_c\|ALUOp~0 3 COMB LCCOMB_X1_Y25_N20 1 " "Info: 3: + IC(0.478 ns) + CELL(0.149 ns) = 2.950 ns; Loc. = LCCOMB_X1_Y25_N20; Fanout = 1; COMB Node = 'UC:uni_c\|ALUOp~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.000 ns) 3.520 ns UC:uni_c\|ALUOp~0clkctrl 4 COMB CLKCTRL_G0 2 " "Info: 4: + IC(0.570 ns) + CELL(0.000 ns) = 3.520 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'UC:uni_c\|ALUOp~0clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.150 ns) 5.240 ns UC:uni_c\|ALUSrcB\[0\] 5 REG LCCOMB_X2_Y25_N2 3 " "Info: 5: + IC(1.570 ns) + CELL(0.150 ns) = 5.240 ns; Loc. = LCCOMB_X2_Y25_N2; Fanout = 3; REG Node = 'UC:uni_c\|ALUSrcB\[0\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.075 ns ( 39.60 % ) " "Info: Total cell delay = 2.075 ns ( 39.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.165 ns ( 60.40 % ) " "Info: Total interconnect delay = 3.165 ns ( 60.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { clk UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { clk {} clk~combout {} UC:uni_c|state.RTYPE_CONT {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.547ns 0.478ns 0.570ns 1.570ns } { 0.000ns 0.989ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.877 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns UC:uni_c\|state.RTYPE 3 REG LCFF_X2_Y25_N15 3 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X2_Y25_N15; Fanout = 3; REG Node = 'UC:uni_c\|state.RTYPE'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { clk~clkctrl UC:uni_c|state.RTYPE } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk clk~clkctrl UC:uni_c|state.RTYPE } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clk {} clk~combout {} clk~clkctrl {} UC:uni_c|state.RTYPE {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { clk UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { clk {} clk~combout {} UC:uni_c|state.RTYPE_CONT {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.547ns 0.478ns 0.570ns 1.570ns } { 0.000ns 0.989ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk clk~clkctrl UC:uni_c|state.RTYPE } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clk {} clk~combout {} clk~clkctrl {} UC:uni_c|state.RTYPE {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.901 ns - Shortest register register " "Info: - Shortest register to register delay is 0.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uni_c\|state.RTYPE 1 REG LCFF_X2_Y25_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y25_N15; Fanout = 3; REG Node = 'UC:uni_c\|state.RTYPE'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|state.RTYPE } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.413 ns) 0.901 ns UC:uni_c\|ALUSrcB\[0\] 2 REG LCCOMB_X2_Y25_N2 3 " "Info: 2: + IC(0.488 ns) + CELL(0.413 ns) = 0.901 ns; Loc. = LCCOMB_X2_Y25_N2; Fanout = 3; REG Node = 'UC:uni_c\|ALUSrcB\[0\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { UC:uni_c|state.RTYPE UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 45.84 % ) " "Info: Total cell delay = 0.413 ns ( 45.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.488 ns ( 54.16 % ) " "Info: Total interconnect delay = 0.488 ns ( 54.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { UC:uni_c|state.RTYPE UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "0.901 ns" { UC:uni_c|state.RTYPE {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.488ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { clk UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { clk {} clk~combout {} UC:uni_c|state.RTYPE_CONT {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.547ns 0.478ns 0.570ns 1.570ns } { 0.000ns 0.989ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { clk clk~clkctrl UC:uni_c|state.RTYPE } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { clk {} clk~combout {} clk~clkctrl {} UC:uni_c|state.RTYPE {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { UC:uni_c|state.RTYPE UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "0.901 ns" { UC:uni_c|state.RTYPE {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.488ns } { 0.000ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk alu_result\[20\] UC:uni_c\|ALUSrcA 10.913 ns register " "Info: tco from clock \"clk\" to destination pin \"alu_result\[20\]\" through register \"UC:uni_c\|ALUSrcA\" is 10.913 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.239 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.787 ns) 2.323 ns UC:uni_c\|state.RTYPE_CONT 2 REG LCFF_X2_Y25_N29 2 " "Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.323 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 2; REG Node = 'UC:uni_c\|state.RTYPE_CONT'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { clk UC:uni_c|state.RTYPE_CONT } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.149 ns) 2.950 ns UC:uni_c\|ALUOp~0 3 COMB LCCOMB_X1_Y25_N20 1 " "Info: 3: + IC(0.478 ns) + CELL(0.149 ns) = 2.950 ns; Loc. = LCCOMB_X1_Y25_N20; Fanout = 1; COMB Node = 'UC:uni_c\|ALUOp~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.000 ns) 3.520 ns UC:uni_c\|ALUOp~0clkctrl 4 COMB CLKCTRL_G0 2 " "Info: 4: + IC(0.570 ns) + CELL(0.000 ns) = 3.520 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'UC:uni_c\|ALUOp~0clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.150 ns) 5.239 ns UC:uni_c\|ALUSrcA 5 REG LCCOMB_X2_Y25_N6 11 " "Info: 5: + IC(1.569 ns) + CELL(0.150 ns) = 5.239 ns; Loc. = LCCOMB_X2_Y25_N6; Fanout = 11; REG Node = 'UC:uni_c\|ALUSrcA'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.075 ns ( 39.61 % ) " "Info: Total cell delay = 2.075 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.164 ns ( 60.39 % ) " "Info: Total interconnect delay = 3.164 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.239 ns" { clk UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.239 ns" { clk {} clk~combout {} UC:uni_c|state.RTYPE_CONT {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 0.547ns 0.478ns 0.570ns 1.569ns } { 0.000ns 0.989ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.674 ns + Longest register pin " "Info: + Longest register to pin delay is 5.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uni_c\|ALUSrcA 1 REG LCCOMB_X2_Y25_N6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y25_N6; Fanout = 11; REG Node = 'UC:uni_c\|ALUSrcA'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|ALUSrcA } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.275 ns) 0.751 ns Ula32:ULA\|carry_temp\[8\]~0 2 COMB LCCOMB_X2_Y25_N8 4 " "Info: 2: + IC(0.476 ns) + CELL(0.275 ns) = 0.751 ns; Loc. = LCCOMB_X2_Y25_N8; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { UC:uni_c|ALUSrcA Ula32:ULA|carry_temp[8]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.149 ns) 1.363 ns Ula32:ULA\|carry_temp\[16\]~1 3 COMB LCCOMB_X2_Y25_N30 2 " "Info: 3: + IC(0.463 ns) + CELL(0.149 ns) = 1.363 ns; Loc. = LCCOMB_X2_Y25_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~1'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { Ula32:ULA|carry_temp[8]~0 Ula32:ULA|carry_temp[16]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.759 ns Ula32:ULA\|Mux14~0 4 COMB LCCOMB_X2_Y25_N26 5 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 1.759 ns; Loc. = LCCOMB_X2_Y25_N26; Fanout = 5; COMB Node = 'Ula32:ULA\|Mux14~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:ULA|carry_temp[16]~1 Ula32:ULA|Mux14~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(2.642 ns) 5.674 ns alu_result\[20\] 5 PIN PIN_W1 0 " "Info: 5: + IC(1.273 ns) + CELL(2.642 ns) = 5.674 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'alu_result\[20\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.915 ns" { Ula32:ULA|Mux14~0 alu_result[20] } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 56.68 % ) " "Info: Total cell delay = 3.216 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.458 ns ( 43.32 % ) " "Info: Total interconnect delay = 2.458 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { UC:uni_c|ALUSrcA Ula32:ULA|carry_temp[8]~0 Ula32:ULA|carry_temp[16]~1 Ula32:ULA|Mux14~0 alu_result[20] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.674 ns" { UC:uni_c|ALUSrcA {} Ula32:ULA|carry_temp[8]~0 {} Ula32:ULA|carry_temp[16]~1 {} Ula32:ULA|Mux14~0 {} alu_result[20] {} } { 0.000ns 0.476ns 0.463ns 0.246ns 1.273ns } { 0.000ns 0.275ns 0.149ns 0.150ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.239 ns" { clk UC:uni_c|state.RTYPE_CONT UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.239 ns" { clk {} clk~combout {} UC:uni_c|state.RTYPE_CONT {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 0.547ns 0.478ns 0.570ns 1.569ns } { 0.000ns 0.989ns 0.787ns 0.149ns 0.000ns 0.150ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { UC:uni_c|ALUSrcA Ula32:ULA|carry_temp[8]~0 Ula32:ULA|carry_temp[16]~1 Ula32:ULA|Mux14~0 alu_result[20] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "5.674 ns" { UC:uni_c|ALUSrcA {} Ula32:ULA|carry_temp[8]~0 {} Ula32:ULA|carry_temp[16]~1 {} Ula32:ULA|Mux14~0 {} alu_result[20] {} } { 0.000ns 0.476ns 0.463ns 0.246ns 1.273ns } { 0.000ns 0.275ns 0.149ns 0.150ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 12:28:55 2017 " "Info: Processing ended: Sun Apr 16 12:28:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
