ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_gd32f3x0.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.system_clock_84m_hxtal,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	system_clock_84m_hxtal:
  24              	.LFB118:
  25              		.file 1 "../../../support/device/gd32f3x0/src/system_gd32f3x0.c"
   1:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
   2:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \file  system_gd32f3x0.c
   3:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief CMSIS Cortex-M4 Device Peripheral Access Layer Source File for
   4:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****            GD32F3x0 Device Series
   5:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
   6:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
   7:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /* Copyright (c) 2012 ARM LIMITED
   8:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
   9:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    All rights reserved.
  10:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    Redistribution and use in source and binary forms, with or without
  11:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    modification, are permitted provided that the following conditions are met:
  12:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    - Redistributions of source code must retain the above copyright
  13:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****      notice, this list of conditions and the following disclaimer.
  14:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    - Redistributions in binary form must reproduce the above copyright
  15:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****      notice, this list of conditions and the following disclaimer in the
  16:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****      documentation and/or other materials provided with the distribution.
  17:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****      to endorse or promote products derived from this software without
  19:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****      specific prior written permission.
  20:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    *
  21:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****    ---------------------------------------------------------------------------*/
  33:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 2


  34:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /* This file refers the CMSIS standard, some adjustments are made according to GigaDevice chips */
  35:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
  36:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #include "gd32f3x0.h"
  37:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
  38:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /* system frequency define */
  39:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define __IRC8M (IRC8M_VALUE)   /* internal 8 MHz RC oscillator frequency */
  40:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define __HXTAL (HXTAL_VALUE)   /* high speed crystal oscillator frequency */
  41:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define __SYS_OSC_CLK (__IRC8M) /* main oscillator frequency */
  42:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
  43:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define VECT_TAB_OFFSET (uint32_t)0x00 /* vector table base offset */
  44:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
  45:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /* select a system clock by uncommenting the following line */
  46:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #if defined(GD32F310)
  47:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_8M_HXTAL              (__HXTAL)
  48:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_8M_IRC8M              (__IRC8M)
  49:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define __SYSTEM_CLOCK_72M_PLL_HXTAL (uint32_t)(72000000)
  50:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2    (uint32_t)(72000000)
  51:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2     (uint32_t)(72000000)
  52:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif /* GD32F310 */
  53:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
  54:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #if defined(GD32F330)
  55:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_8M_HXTAL              (__HXTAL)
  56:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_8M_IRC8M              (__IRC8M)
  57:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_72M_PLL_HXTAL         (uint32_t)(72000000)
  58:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2    (uint32_t)(72000000)
  59:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2     (uint32_t)(72000000)
  60:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define __SYSTEM_CLOCK_84M_PLL_HXTAL (uint32_t)(84000000)
  61:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2    (uint32_t)(84000000)
  62:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif /* GD32F330 */
  63:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
  64:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #if defined(GD32F350)
  65:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_8M_HXTAL              (__HXTAL)
  66:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_8M_IRC8M              (__IRC8M)
  67:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_72M_PLL_HXTAL         (uint32_t)(72000000)
  68:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2    (uint32_t)(72000000)
  69:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_84M_PLL_HXTAL         (uint32_t)(84000000)
  70:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2    (uint32_t)(84000000)
  71:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_96M_PLL_HXTAL         (uint32_t)(96000000)
  72:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2      (uint32_t)(96000000)
  73:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2     (uint32_t)(96000000)
  74:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define __SYSTEM_CLOCK_108M_PLL_HXTAL (uint32_t)(108000000)
  75:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** //#define __SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2   (uint32_t)(108000000)
  76:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif /* GD32F350 */
  77:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
  78:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define SEL_IRC8M 0x00
  79:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define SEL_HXTAL 0x01
  80:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define SEL_PLL 0x02
  81:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #define RCU_MODIFY(__delay)                 \
  82:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     do                                      \
  83:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {                                       \
  84:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         volatile uint32_t i;                \
  85:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if (0 != __delay)                   \
  86:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {                                   \
  87:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             RCU_CFG0 |= RCU_AHB_CKSYS_DIV2; \
  88:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             for (i = 0; i < __delay; i++)   \
  89:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             {                               \
  90:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             }                               \
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 3


  91:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             RCU_CFG0 |= RCU_AHB_CKSYS_DIV4; \
  92:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             for (i = 0; i < __delay; i++)   \
  93:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             {                               \
  94:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             }                               \
  95:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }                                   \
  96:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     } while (0)
  97:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
  98:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /* set the system clock frequency and declare the system clock configuration function */
  99:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
 100:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_8M_HXTAL;
 101:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_8m_hxtal(void);
 102:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 103:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_HXTAL)
 104:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_HXTAL;
 105:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_72m_hxtal(void);
 106:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 107:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2)
 108:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2;
 109:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_72m_irc8m(void);
 110:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 111:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2)
 112:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2;
 113:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_72m_irc48m(void);
 114:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 115:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_HXTAL)
 116:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_84M_PLL_HXTAL;
 117:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_84m_hxtal(void);
 118:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 119:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2)
 120:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2;
 121:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_84m_irc8m(void);
 122:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 123:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_HXTAL)
 124:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_96M_PLL_HXTAL;
 125:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_96m_hxtal(void);
 126:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 127:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2)
 128:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2;
 129:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_96m_irc8m(void);
 130:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 131:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2)
 132:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2;
 133:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_96m_irc48m(void);
 134:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 135:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_HXTAL)
 136:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_HXTAL;
 137:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_108m_hxtal(void);
 138:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 139:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2)
 140:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2;
 141:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_108m_irc8m(void);
 142:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 143:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #else
 144:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_8M_IRC8M;
 145:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_8m_irc8m(void);
 146:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif /* __SYSTEM_CLOCK_8M_HXTAL */
 147:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 4


 148:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /* configure the system clock */
 149:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_config(void);
 150:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 151:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 152:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      setup the microcontroller system, initialize the system
 153:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 154:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 155:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 156:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 157:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** void SystemInit(void)
 158:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 159:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #if (defined(GD32F350))
 160:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_APB2EN |= BIT(0);
 161:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     CMP_CS |= (CMP_CS_CMP1MSEL | CMP_CS_CMP0MSEL);
 162:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif /* GD32F350 */
 163:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     if (((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) != OB_OBSTAT_PLEVEL_HIGH) &&
 164:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         (((FMC_OBSTAT >> 13) & 0x1) == SET))
 165:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 166:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_KEY = UNLOCK_KEY0;
 167:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_KEY = UNLOCK_KEY1;
 168:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_OBKEY = UNLOCK_KEY0;
 169:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_OBKEY = UNLOCK_KEY1;
 170:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_OBER;
 171:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_START;
 172:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 173:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
 174:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL &= ~FMC_CTL_OBER;
 175:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_OBPG;
 176:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_NO)
 177:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 178:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             OB_SPC = FMC_NSPC;
 179:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 180:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         else if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_LOW)
 181:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 182:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             OB_SPC = FMC_LSPC;
 183:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 184:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_USER = OB_USER_DEFAULT & ((uint8_t)(FMC_OBSTAT >> 8));
 185:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 186:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 187:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP0 = ((uint8_t)(FMC_WP));
 188:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 189:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 190:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
 191:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL &= ~FMC_CTL_OBPG;
 192:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL &= ~FMC_CTL_OBWEN;
 193:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_LK;
 194:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 195:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* FPU settings */
 196:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 197:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 198:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif
 199:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 200:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable IRC8M */
 201:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_IRC8MEN;
 202:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB))
 203:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 204:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 5


 205:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_MODIFY(0x50);
 207:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 208:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS);
 209:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 &= ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
 210:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 211:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* reset RCU */
 212:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
 213:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
 214:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLDV);
 215:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #if (defined(GD32F350))
 216:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_USBFSPSC);
 217:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~(RCU_CFG2_CECSEL | RCU_CFG2_USBFSPSC2);
 218:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif /* GD32F350 */
 219:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 220:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV | RCU_CFG1_PLLMF5 | RCU_CFG1_PLLPRESEL);
 221:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
 222:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 223:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
 224:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 225:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
 226:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_INT = 0x00000000U;
 227:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_ADDINT = 0x00000000U;
 228:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 229:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* configure system clock */
 230:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_config();
 231:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 232:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #ifdef VECT_TAB_SRAM
 233:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     nvic_vector_table_set(NVIC_VECTTAB_RAM, VECT_TAB_OFFSET);
 234:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #else
 235:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     nvic_vector_table_set(NVIC_VECTTAB_FLASH, VECT_TAB_OFFSET);
 236:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif
 237:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 238:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 239:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 240:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock
 241:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 242:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 243:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 244:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 245:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_config(void)
 246:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 247:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
 248:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_8m_hxtal();
 249:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_HXTAL)
 250:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_72m_hxtal();
 251:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2)
 252:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_72m_irc8m();
 253:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2)
 254:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_72m_irc48m();
 255:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_HXTAL)
 256:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_84m_hxtal();
 257:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2)
 258:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_84m_irc8m();
 259:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_HXTAL)
 260:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_96m_hxtal();
 261:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 6


 262:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_96m_irc8m();
 263:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2)
 264:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_96m_irc48m();
 265:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_HXTAL)
 266:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_108m_hxtal();
 267:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2)
 268:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_108m_irc8m();
 269:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #else
 270:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     system_clock_8m_irc8m();
 271:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif /* __SYSTEM_CLOCK_8M_HXTAL */
 272:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 273:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 274:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
 275:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 276:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 8M by HXTAL
 277:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 278:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 279:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 280:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 281:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_8m_hxtal(void)
 282:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 283:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t timeout = 0U;
 284:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t stab_flag = 0U;
 285:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 286:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable HXTAL */
 287:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_HXTALEN;
 288:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 289:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 290:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     do
 291:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 292:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         timeout++;
 293:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
 294:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 295:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* if fail */
 296:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB))
 297:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 298:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         return;
 299:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 300:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 301:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* HXTAL is stable */
 302:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 303:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 304:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB */
 305:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 306:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB */
 307:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 308:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 309:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select HXTAL as system clock */
 310:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 311:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_HXTAL;
 312:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 313:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until HXTAL is selected as system clock */
 314:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_HXTAL))
 315:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 316:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 317:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 318:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 7


 319:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_HXTAL)
 320:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 321:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 72M by PLL which selects HXTAL as its clock source
 322:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 323:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 324:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 325:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 326:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_72m_hxtal(void)
 327:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 328:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t timeout = 0U;
 329:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t stab_flag = 0U;
 330:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 331:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable HXTAL */
 332:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_HXTALEN;
 333:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 334:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 335:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     do
 336:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 337:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         timeout++;
 338:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
 339:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 340:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* if fail */
 341:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB))
 342:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 343:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         return;
 344:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 345:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* HXTAL is stable */
 346:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 347:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 348:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 349:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 350:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 351:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 352:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 353:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = HXTAL * 9 = 72 MHz */
 354:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 355:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 356:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL9 & (~RCU_CFG1_PLLMF5)));
 357:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLLPRESEL_HXTAL);
 358:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL9 & RCU_CFG1_PLLMF5);
 359:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
 360:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 361:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 362:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 363:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 364:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 365:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 366:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 367:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 368:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 369:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 370:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 371:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 372:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
 373:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 374:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 375:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 8


 376:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 377:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2)
 378:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 379:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 72M by PLL which selects IRC8M/2 as its clock source
 380:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 381:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 382:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 383:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 384:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_72m_irc8m(void)
 385:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 386:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 387:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 388:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 389:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 390:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 391:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 392:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = (IRC8M/2) * 18 = 72 MHz */
 393:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 394:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 395:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | (RCU_PLL_MUL18 & (~RCU_CFG1_PLLMF5)));
 396:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL18 & RCU_CFG1_PLLMF5);
 397:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
 398:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 399:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 400:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 401:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 402:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 403:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 404:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 405:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 406:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 407:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 408:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 409:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 410:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
 411:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 412:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 413:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 414:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 415:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2)
 416:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 417:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 72M by PLL which selects IRC48M/2 as its clock source
 418:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 419:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 420:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 421:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 422:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_72m_irc48m(void)
 423:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 424:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable IRC48M */
 425:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_ADDCTL |= RCU_ADDCTL_IRC48MEN;
 426:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 427:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until IRC48M is stable*/
 428:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_ADDCTL & RCU_ADDCTL_IRC48MSTB))
 429:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 430:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 431:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 432:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 9


 433:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 434:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 435:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 436:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 437:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = (IRC48M/2) * 3 = 96 MHz */
 438:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 439:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 440:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL3 & (~RCU_CFG1_PLLMF5)));
 441:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLLPRESEL_IRC48M | RCU_PLL_PREDV2);
 442:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL3 & RCU_CFG1_PLLMF5);
 443:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
 444:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 445:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 446:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 447:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 448:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 449:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 450:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 451:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 452:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 453:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 454:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 455:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 456:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
 457:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 458:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 459:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 460:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 461:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_HXTAL)
 462:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 463:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 84M by PLL which selects HXTAL as its clock source
 464:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 465:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 466:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 467:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 468:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_84m_hxtal(void)
 469:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
  26              		.loc 1 469 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
 470:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t timeout = 0U;
  31              		.loc 1 470 5 view .LVU1
  32              	.LVL0:
 471:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t stab_flag = 0U;
  33              		.loc 1 471 5 view .LVU2
 472:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable HXTAL */
 473:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_HXTALEN;
  34              		.loc 1 473 5 view .LVU3
  35              		.loc 1 473 14 is_stmt 0 view .LVU4
  36 0000 274A     		ldr	r2, .L7
  37 0002 1368     		ldr	r3, [r2]
  38 0004 43F48033 		orr	r3, r3, #65536
  39 0008 1360     		str	r3, [r2]
 470:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t stab_flag = 0U;
  40              		.loc 1 470 14 view .LVU5
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 10


  41 000a 0023     		movs	r3, #0
  42              	.LVL1:
  43              	.L3:
 474:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 475:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 476:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     do
  44              		.loc 1 476 5 is_stmt 1 discriminator 2 view .LVU6
 477:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 478:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         timeout++;
  45              		.loc 1 478 9 discriminator 2 view .LVU7
  46              		.loc 1 478 16 is_stmt 0 discriminator 2 view .LVU8
  47 000c 0133     		adds	r3, r3, #1
  48              	.LVL2:
 479:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
  49              		.loc 1 479 9 is_stmt 1 discriminator 2 view .LVU9
  50              		.loc 1 479 22 is_stmt 0 discriminator 2 view .LVU10
  51 000e 244A     		ldr	r2, .L7
  52 0010 1268     		ldr	r2, [r2]
  53              	.LVL3:
 480:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
  54              		.loc 1 480 13 is_stmt 1 discriminator 2 view .LVU11
  55              		.loc 1 480 5 is_stmt 0 discriminator 2 view .LVU12
  56 0012 12F4003F 		tst	r2, #131072
  57 0016 02D1     		bne	.L2
  58              		.loc 1 480 32 discriminator 1 view .LVU13
  59 0018 B3F5006F 		cmp	r3, #2048
  60 001c F6D1     		bne	.L3
  61              	.L2:
 481:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* if fail */
 482:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB))
  62              		.loc 1 482 5 is_stmt 1 view .LVU14
  63              		.loc 1 482 16 is_stmt 0 view .LVU15
  64 001e 204B     		ldr	r3, .L7
  65              	.LVL4:
  66              		.loc 1 482 16 view .LVU16
  67 0020 1B68     		ldr	r3, [r3]
  68              		.loc 1 482 8 view .LVU17
  69 0022 13F4003F 		tst	r3, #131072
  70 0026 39D0     		beq	.L1
 483:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 484:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         return;
 485:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 486:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* HXTAL is stable */
 487:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 488:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
  71              		.loc 1 488 5 is_stmt 1 view .LVU18
  72              		.loc 1 488 14 is_stmt 0 view .LVU19
  73 0028 1D4B     		ldr	r3, .L7
  74 002a 5A68     		ldr	r2, [r3, #4]
  75              	.LVL5:
  76              		.loc 1 488 14 view .LVU20
  77 002c 5A60     		str	r2, [r3, #4]
 489:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 490:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
  78              		.loc 1 490 5 is_stmt 1 view .LVU21
  79              		.loc 1 490 14 is_stmt 0 view .LVU22
  80 002e 5A68     		ldr	r2, [r3, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 11


  81 0030 42F40052 		orr	r2, r2, #8192
  82 0034 5A60     		str	r2, [r3, #4]
 491:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 492:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
  83              		.loc 1 492 5 is_stmt 1 view .LVU23
  84              		.loc 1 492 14 is_stmt 0 view .LVU24
  85 0036 5A68     		ldr	r2, [r3, #4]
  86 0038 42F48062 		orr	r2, r2, #1024
  87 003c 5A60     		str	r2, [r3, #4]
 493:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 494:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = HXTAL /2 * 21 = 84 MHz */
 495:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
  88              		.loc 1 495 5 is_stmt 1 view .LVU25
  89              		.loc 1 495 14 is_stmt 0 view .LVU26
  90 003e 5A68     		ldr	r2, [r3, #4]
  91 0040 22F00362 		bic	r2, r2, #137363456
  92 0044 22F47022 		bic	r2, r2, #983040
  93 0048 5A60     		str	r2, [r3, #4]
 496:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
  94              		.loc 1 496 5 is_stmt 1 view .LVU27
  95              		.loc 1 496 14 is_stmt 0 view .LVU28
  96 004a DA6A     		ldr	r2, [r3, #44]
  97 004c 22F04042 		bic	r2, r2, #-1073741824
  98 0050 22F00F02 		bic	r2, r2, #15
  99 0054 DA62     		str	r2, [r3, #44]
 497:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL21 & (~RCU_CFG1_PLLMF5)));
 100              		.loc 1 497 5 is_stmt 1 view .LVU29
 101              		.loc 1 497 14 is_stmt 0 view .LVU30
 102 0056 5A68     		ldr	r2, [r3, #4]
 103 0058 42F00162 		orr	r2, r2, #135266304
 104 005c 42F48032 		orr	r2, r2, #65536
 105 0060 5A60     		str	r2, [r3, #4]
 498:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLLPRESEL_HXTAL | RCU_PLL_PREDV2);
 106              		.loc 1 498 5 is_stmt 1 view .LVU31
 107              		.loc 1 498 14 is_stmt 0 view .LVU32
 108 0062 DA6A     		ldr	r2, [r3, #44]
 109 0064 42F00102 		orr	r2, r2, #1
 110 0068 DA62     		str	r2, [r3, #44]
 499:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL21 & RCU_CFG1_PLLMF5);
 111              		.loc 1 499 5 is_stmt 1 view .LVU33
 112              		.loc 1 499 14 is_stmt 0 view .LVU34
 113 006a DA6A     		ldr	r2, [r3, #44]
 114 006c DA62     		str	r2, [r3, #44]
 500:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
 501:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 115              		.loc 1 501 5 is_stmt 1 view .LVU35
 116              		.loc 1 501 14 is_stmt 0 view .LVU36
 117 006e 1A68     		ldr	r2, [r3]
 118 0070 42F08072 		orr	r2, r2, #16777216
 119 0074 1A60     		str	r2, [r3]
 502:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 503:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 504:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 120              		.loc 1 504 5 is_stmt 1 view .LVU37
 121              	.L5:
 505:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 506:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 12


 122              		.loc 1 506 5 discriminator 1 view .LVU38
 504:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 123              		.loc 1 504 11 discriminator 1 view .LVU39
 504:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 124              		.loc 1 504 19 is_stmt 0 discriminator 1 view .LVU40
 125 0076 0A4B     		ldr	r3, .L7
 126 0078 1B68     		ldr	r3, [r3]
 504:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 127              		.loc 1 504 11 discriminator 1 view .LVU41
 128 007a 13F0007F 		tst	r3, #33554432
 129 007e FAD0     		beq	.L5
 507:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 508:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 509:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 130              		.loc 1 509 5 is_stmt 1 view .LVU42
 131              		.loc 1 509 14 is_stmt 0 view .LVU43
 132 0080 074B     		ldr	r3, .L7
 133 0082 5A68     		ldr	r2, [r3, #4]
 134 0084 22F00302 		bic	r2, r2, #3
 135 0088 5A60     		str	r2, [r3, #4]
 510:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 136              		.loc 1 510 5 is_stmt 1 view .LVU44
 137              		.loc 1 510 14 is_stmt 0 view .LVU45
 138 008a 5A68     		ldr	r2, [r3, #4]
 139 008c 42F00202 		orr	r2, r2, #2
 140 0090 5A60     		str	r2, [r3, #4]
 511:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 512:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 513:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
 141              		.loc 1 513 5 is_stmt 1 view .LVU46
 142              	.L6:
 514:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 515:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 143              		.loc 1 515 5 discriminator 1 view .LVU47
 513:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 144              		.loc 1 513 11 discriminator 1 view .LVU48
 513:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 145              		.loc 1 513 19 is_stmt 0 discriminator 1 view .LVU49
 146 0092 034B     		ldr	r3, .L7
 147 0094 5B68     		ldr	r3, [r3, #4]
 513:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 148              		.loc 1 513 11 discriminator 1 view .LVU50
 149 0096 13F0080F 		tst	r3, #8
 150 009a FAD0     		beq	.L6
 151              	.L1:
 516:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 152              		.loc 1 516 1 view .LVU51
 153 009c 7047     		bx	lr
 154              	.L8:
 155 009e 00BF     		.align	2
 156              	.L7:
 157 00a0 00100240 		.word	1073876992
 158              		.cfi_endproc
 159              	.LFE118:
 161              		.section	.text.system_clock_config,"ax",%progbits
 162              		.align	1
 163              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 13


 164              		.thumb
 165              		.thumb_func
 167              	system_clock_config:
 168              	.LFB117:
 246:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
 169              		.loc 1 246 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173 0000 08B5     		push	{r3, lr}
 174              	.LCFI0:
 175              		.cfi_def_cfa_offset 8
 176              		.cfi_offset 3, -8
 177              		.cfi_offset 14, -4
 256:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2)
 178              		.loc 1 256 5 view .LVU53
 179 0002 FFF7FEFF 		bl	system_clock_84m_hxtal
 180              	.LVL6:
 272:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 181              		.loc 1 272 1 is_stmt 0 view .LVU54
 182 0006 08BD     		pop	{r3, pc}
 183              		.cfi_endproc
 184              	.LFE117:
 186              		.section	.text.SystemInit,"ax",%progbits
 187              		.align	1
 188              		.global	SystemInit
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	SystemInit:
 194              	.LFB116:
 158:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #if (defined(GD32F350))
 195              		.loc 1 158 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 8
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199 0000 10B5     		push	{r4, lr}
 200              	.LCFI1:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 4, -8
 203              		.cfi_offset 14, -4
 204 0002 82B0     		sub	sp, sp, #8
 205              	.LCFI2:
 206              		.cfi_def_cfa_offset 16
 163:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         (((FMC_OBSTAT >> 13) & 0x1) == SET))
 207              		.loc 1 163 5 view .LVU56
 163:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         (((FMC_OBSTAT >> 13) & 0x1) == SET))
 208              		.loc 1 163 11 is_stmt 0 view .LVU57
 209 0004 634B     		ldr	r3, .L23
 210 0006 DB69     		ldr	r3, [r3, #28]
 163:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         (((FMC_OBSTAT >> 13) & 0x1) == SET))
 211              		.loc 1 163 22 view .LVU58
 212 0008 03F00603 		and	r3, r3, #6
 163:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         (((FMC_OBSTAT >> 13) & 0x1) == SET))
 213              		.loc 1 163 8 view .LVU59
 214 000c 062B     		cmp	r3, #6
 215 000e 50D0     		beq	.L12
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 14


 164:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 216              		.loc 1 164 12 discriminator 1 view .LVU60
 217 0010 604B     		ldr	r3, .L23
 218 0012 DB69     		ldr	r3, [r3, #28]
 163:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         (((FMC_OBSTAT >> 13) & 0x1) == SET))
 219              		.loc 1 163 73 discriminator 1 view .LVU61
 220 0014 13F4005F 		tst	r3, #8192
 221 0018 4BD0     		beq	.L12
 166:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_KEY = UNLOCK_KEY1;
 222              		.loc 1 166 9 is_stmt 1 view .LVU62
 166:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_KEY = UNLOCK_KEY1;
 223              		.loc 1 166 17 is_stmt 0 view .LVU63
 224 001a 5E4B     		ldr	r3, .L23
 225 001c 5E49     		ldr	r1, .L23+4
 226 001e 5960     		str	r1, [r3, #4]
 167:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_OBKEY = UNLOCK_KEY0;
 227              		.loc 1 167 9 is_stmt 1 view .LVU64
 167:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_OBKEY = UNLOCK_KEY0;
 228              		.loc 1 167 17 is_stmt 0 view .LVU65
 229 0020 5E4A     		ldr	r2, .L23+8
 230 0022 5A60     		str	r2, [r3, #4]
 168:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_OBKEY = UNLOCK_KEY1;
 231              		.loc 1 168 9 is_stmt 1 view .LVU66
 168:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_OBKEY = UNLOCK_KEY1;
 232              		.loc 1 168 19 is_stmt 0 view .LVU67
 233 0024 9960     		str	r1, [r3, #8]
 169:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_OBER;
 234              		.loc 1 169 9 is_stmt 1 view .LVU68
 169:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_OBER;
 235              		.loc 1 169 19 is_stmt 0 view .LVU69
 236 0026 9A60     		str	r2, [r3, #8]
 170:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_START;
 237              		.loc 1 170 9 is_stmt 1 view .LVU70
 170:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_START;
 238              		.loc 1 170 17 is_stmt 0 view .LVU71
 239 0028 1A69     		ldr	r2, [r3, #16]
 240 002a 42F02002 		orr	r2, r2, #32
 241 002e 1A61     		str	r2, [r3, #16]
 171:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 242              		.loc 1 171 9 is_stmt 1 view .LVU72
 171:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 243              		.loc 1 171 17 is_stmt 0 view .LVU73
 244 0030 1A69     		ldr	r2, [r3, #16]
 245 0032 42F04002 		orr	r2, r2, #64
 246 0036 1A61     		str	r2, [r3, #16]
 172:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
 247              		.loc 1 172 9 is_stmt 1 view .LVU74
 248              	.L13:
 173:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL &= ~FMC_CTL_OBER;
 249              		.loc 1 173 13 discriminator 1 view .LVU75
 172:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
 250              		.loc 1 172 15 discriminator 1 view .LVU76
 172:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
 251              		.loc 1 172 36 is_stmt 0 discriminator 1 view .LVU77
 252 0038 564B     		ldr	r3, .L23
 253 003a DB68     		ldr	r3, [r3, #12]
 172:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 15


 254              		.loc 1 172 15 discriminator 1 view .LVU78
 255 003c 13F0010F 		tst	r3, #1
 256 0040 FAD1     		bne	.L13
 174:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_OBPG;
 257              		.loc 1 174 9 is_stmt 1 view .LVU79
 174:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_OBPG;
 258              		.loc 1 174 17 is_stmt 0 view .LVU80
 259 0042 544B     		ldr	r3, .L23
 260 0044 1A69     		ldr	r2, [r3, #16]
 261 0046 22F02002 		bic	r2, r2, #32
 262 004a 1A61     		str	r2, [r3, #16]
 175:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_NO)
 263              		.loc 1 175 9 is_stmt 1 view .LVU81
 175:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_NO)
 264              		.loc 1 175 17 is_stmt 0 view .LVU82
 265 004c 1A69     		ldr	r2, [r3, #16]
 266 004e 42F01002 		orr	r2, r2, #16
 267 0052 1A61     		str	r2, [r3, #16]
 176:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 268              		.loc 1 176 9 is_stmt 1 view .LVU83
 176:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 269              		.loc 1 176 14 is_stmt 0 view .LVU84
 270 0054 DB69     		ldr	r3, [r3, #28]
 176:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 271              		.loc 1 176 12 view .LVU85
 272 0056 13F0060F 		tst	r3, #6
 273 005a 3CD1     		bne	.L14
 178:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 274              		.loc 1 178 13 is_stmt 1 view .LVU86
 178:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 275              		.loc 1 178 20 is_stmt 0 view .LVU87
 276 005c 504B     		ldr	r3, .L23+12
 277 005e A522     		movs	r2, #165
 278 0060 1A80     		strh	r2, [r3]	@ movhi
 279              	.L15:
 184:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 280              		.loc 1 184 9 is_stmt 1 view .LVU88
 184:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 281              		.loc 1 184 48 is_stmt 0 view .LVU89
 282 0062 4C4A     		ldr	r2, .L23
 283 0064 D169     		ldr	r1, [r2, #28]
 184:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 284              		.loc 1 184 38 view .LVU90
 285 0066 C1F30721 		ubfx	r1, r1, #8, #8
 184:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 286              		.loc 1 184 35 view .LVU91
 287 006a 01F0DF01 		and	r1, r1, #223
 184:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 288              		.loc 1 184 17 view .LVU92
 289 006e 4C4B     		ldr	r3, .L23+12
 290 0070 5980     		strh	r1, [r3, #2]	@ movhi
 185:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 291              		.loc 1 185 9 is_stmt 1 view .LVU93
 185:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 292              		.loc 1 185 31 is_stmt 0 view .LVU94
 293 0072 D169     		ldr	r1, [r2, #28]
 185:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 16


 294              		.loc 1 185 21 view .LVU95
 295 0074 C1F30741 		ubfx	r1, r1, #16, #8
 185:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 296              		.loc 1 185 18 view .LVU96
 297 0078 9980     		strh	r1, [r3, #4]	@ movhi
 186:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP0 = ((uint8_t)(FMC_WP));
 298              		.loc 1 186 9 is_stmt 1 view .LVU97
 186:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP0 = ((uint8_t)(FMC_WP));
 299              		.loc 1 186 31 is_stmt 0 view .LVU98
 300 007a D169     		ldr	r1, [r2, #28]
 186:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP0 = ((uint8_t)(FMC_WP));
 301              		.loc 1 186 21 view .LVU99
 302 007c 090E     		lsrs	r1, r1, #24
 186:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP0 = ((uint8_t)(FMC_WP));
 303              		.loc 1 186 18 view .LVU100
 304 007e D980     		strh	r1, [r3, #6]	@ movhi
 187:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 305              		.loc 1 187 9 is_stmt 1 view .LVU101
 187:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 306              		.loc 1 187 29 is_stmt 0 view .LVU102
 307 0080 116A     		ldr	r1, [r2, #32]
 187:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 308              		.loc 1 187 19 view .LVU103
 309 0082 C9B2     		uxtb	r1, r1
 187:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 310              		.loc 1 187 16 view .LVU104
 311 0084 1981     		strh	r1, [r3, #8]	@ movhi
 188:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 312              		.loc 1 188 9 is_stmt 1 view .LVU105
 188:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 313              		.loc 1 188 29 is_stmt 0 view .LVU106
 314 0086 126A     		ldr	r2, [r2, #32]
 188:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 315              		.loc 1 188 19 view .LVU107
 316 0088 C2F30722 		ubfx	r2, r2, #8, #8
 188:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 317              		.loc 1 188 16 view .LVU108
 318 008c 5A81     		strh	r2, [r3, #10]	@ movhi
 189:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
 319              		.loc 1 189 9 is_stmt 1 view .LVU109
 320              	.L16:
 190:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL &= ~FMC_CTL_OBPG;
 321              		.loc 1 190 13 discriminator 1 view .LVU110
 189:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
 322              		.loc 1 189 15 discriminator 1 view .LVU111
 189:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
 323              		.loc 1 189 36 is_stmt 0 discriminator 1 view .LVU112
 324 008e 414B     		ldr	r3, .L23
 325 0090 DB68     		ldr	r3, [r3, #12]
 189:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             ;
 326              		.loc 1 189 15 discriminator 1 view .LVU113
 327 0092 13F0010F 		tst	r3, #1
 328 0096 FAD1     		bne	.L16
 191:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL &= ~FMC_CTL_OBWEN;
 329              		.loc 1 191 9 is_stmt 1 view .LVU114
 191:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL &= ~FMC_CTL_OBWEN;
 330              		.loc 1 191 17 is_stmt 0 view .LVU115
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 17


 331 0098 3E4B     		ldr	r3, .L23
 332 009a 1A69     		ldr	r2, [r3, #16]
 333 009c 22F01002 		bic	r2, r2, #16
 334 00a0 1A61     		str	r2, [r3, #16]
 192:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_LK;
 335              		.loc 1 192 9 is_stmt 1 view .LVU116
 192:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         FMC_CTL |= FMC_CTL_LK;
 336              		.loc 1 192 17 is_stmt 0 view .LVU117
 337 00a2 1A69     		ldr	r2, [r3, #16]
 338 00a4 22F40072 		bic	r2, r2, #512
 339 00a8 1A61     		str	r2, [r3, #16]
 193:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 340              		.loc 1 193 9 is_stmt 1 view .LVU118
 193:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 341              		.loc 1 193 17 is_stmt 0 view .LVU119
 342 00aa 1A69     		ldr	r2, [r3, #16]
 343 00ac 42F08002 		orr	r2, r2, #128
 344 00b0 1A61     		str	r2, [r3, #16]
 345              	.L12:
 201:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB))
 346              		.loc 1 201 5 is_stmt 1 view .LVU120
 201:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB))
 347              		.loc 1 201 14 is_stmt 0 view .LVU121
 348 00b2 3C4A     		ldr	r2, .L23+16
 349 00b4 1368     		ldr	r3, [r2]
 350 00b6 43F00103 		orr	r3, r3, #1
 351 00ba 1360     		str	r3, [r2]
 202:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 352              		.loc 1 202 5 is_stmt 1 view .LVU122
 353              	.L17:
 204:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 354              		.loc 1 204 5 discriminator 1 view .LVU123
 202:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 355              		.loc 1 202 11 discriminator 1 view .LVU124
 202:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 356              		.loc 1 202 19 is_stmt 0 discriminator 1 view .LVU125
 357 00bc 394B     		ldr	r3, .L23+16
 358 00be 1B68     		ldr	r3, [r3]
 202:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 359              		.loc 1 202 11 discriminator 1 view .LVU126
 360 00c0 13F0020F 		tst	r3, #2
 361 00c4 FAD0     		beq	.L17
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 362              		.loc 1 206 5 is_stmt 1 discriminator 1 view .LVU127
 363              	.LBB2:
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 364              		.loc 1 206 5 discriminator 1 view .LVU128
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 365              		.loc 1 206 5 discriminator 1 view .LVU129
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 366              		.loc 1 206 5 discriminator 1 view .LVU130
 367 00c6 374A     		ldr	r2, .L23+16
 368 00c8 5368     		ldr	r3, [r2, #4]
 369 00ca 43F08003 		orr	r3, r3, #128
 370 00ce 5360     		str	r3, [r2, #4]
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 371              		.loc 1 206 5 discriminator 1 view .LVU131
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 18


 372 00d0 0023     		movs	r3, #0
 373 00d2 0193     		str	r3, [sp, #4]
 374 00d4 0CE0     		b	.L18
 375              	.L14:
 376              	.LBE2:
 180:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 377              		.loc 1 180 14 view .LVU132
 180:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 378              		.loc 1 180 19 is_stmt 0 view .LVU133
 379 00d6 2F4B     		ldr	r3, .L23
 380 00d8 DB69     		ldr	r3, [r3, #28]
 180:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 381              		.loc 1 180 30 view .LVU134
 382 00da 03F00603 		and	r3, r3, #6
 180:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 383              		.loc 1 180 17 view .LVU135
 384 00de 022B     		cmp	r3, #2
 385 00e0 BFD1     		bne	.L15
 182:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 386              		.loc 1 182 13 is_stmt 1 view .LVU136
 182:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 387              		.loc 1 182 20 is_stmt 0 view .LVU137
 388 00e2 2F4B     		ldr	r3, .L23+12
 389 00e4 BB22     		movs	r2, #187
 390 00e6 1A80     		strh	r2, [r3]	@ movhi
 391 00e8 BBE7     		b	.L15
 392              	.L19:
 393              	.LBB3:
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 394              		.loc 1 206 5 is_stmt 1 discriminator 5 view .LVU138
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 395              		.loc 1 206 5 discriminator 5 view .LVU139
 396 00ea 019B     		ldr	r3, [sp, #4]
 397 00ec 0133     		adds	r3, r3, #1
 398 00ee 0193     		str	r3, [sp, #4]
 399              	.L18:
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 400              		.loc 1 206 5 discriminator 3 view .LVU140
 401 00f0 019B     		ldr	r3, [sp, #4]
 402 00f2 4F2B     		cmp	r3, #79
 403 00f4 F9D9     		bls	.L19
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 404              		.loc 1 206 5 discriminator 6 view .LVU141
 405 00f6 2B4A     		ldr	r2, .L23+16
 406 00f8 5368     		ldr	r3, [r2, #4]
 407 00fa 43F09003 		orr	r3, r3, #144
 408 00fe 5360     		str	r3, [r2, #4]
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 409              		.loc 1 206 5 discriminator 6 view .LVU142
 410 0100 0023     		movs	r3, #0
 411 0102 0193     		str	r3, [sp, #4]
 412 0104 02E0     		b	.L20
 413              	.L21:
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 414              		.loc 1 206 5 discriminator 9 view .LVU143
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 415              		.loc 1 206 5 discriminator 9 view .LVU144
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 19


 416 0106 019B     		ldr	r3, [sp, #4]
 417 0108 0133     		adds	r3, r3, #1
 418 010a 0193     		str	r3, [sp, #4]
 419              	.L20:
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 420              		.loc 1 206 5 discriminator 7 view .LVU145
 421 010c 019B     		ldr	r3, [sp, #4]
 422 010e 4F2B     		cmp	r3, #79
 423 0110 F9D9     		bls	.L21
 424              	.LBE3:
 206:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 425              		.loc 1 206 5 discriminator 10 view .LVU146
 208:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 &= ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
 426              		.loc 1 208 5 discriminator 10 view .LVU147
 208:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 &= ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
 427              		.loc 1 208 14 is_stmt 0 discriminator 10 view .LVU148
 428 0112 244B     		ldr	r3, .L23+16
 429 0114 5A68     		ldr	r2, [r3, #4]
 430 0116 22F00302 		bic	r2, r2, #3
 431 011a 5A60     		str	r2, [r3, #4]
 209:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 432              		.loc 1 209 5 is_stmt 1 discriminator 10 view .LVU149
 209:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 433              		.loc 1 209 14 is_stmt 0 discriminator 10 view .LVU150
 434 011c 1A68     		ldr	r2, [r3]
 435 011e 22F08672 		bic	r2, r2, #17563648
 436 0122 22F48032 		bic	r2, r2, #65536
 437 0126 1A60     		str	r2, [r3]
 212:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
 438              		.loc 1 212 5 is_stmt 1 discriminator 10 view .LVU151
 212:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
 439              		.loc 1 212 14 is_stmt 0 discriminator 10 view .LVU152
 440 0128 5968     		ldr	r1, [r3, #4]
 441 012a 1F4A     		ldr	r2, .L23+20
 442 012c 0A40     		ands	r2, r2, r1
 443 012e 5A60     		str	r2, [r3, #4]
 214:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #if (defined(GD32F350))
 444              		.loc 1 214 5 is_stmt 1 discriminator 10 view .LVU153
 214:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #if (defined(GD32F350))
 445              		.loc 1 214 14 is_stmt 0 discriminator 10 view .LVU154
 446 0130 5A68     		ldr	r2, [r3, #4]
 447 0132 22F00842 		bic	r2, r2, #-2013265920
 448 0136 22F47412 		bic	r2, r2, #3997696
 449 013a 5A60     		str	r2, [r3, #4]
 220:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
 450              		.loc 1 220 5 is_stmt 1 discriminator 10 view .LVU155
 220:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
 451              		.loc 1 220 14 is_stmt 0 discriminator 10 view .LVU156
 452 013c DA6A     		ldr	r2, [r3, #44]
 453 013e 22F04042 		bic	r2, r2, #-1073741824
 454 0142 22F00F02 		bic	r2, r2, #15
 455 0146 DA62     		str	r2, [r3, #44]
 221:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 456              		.loc 1 221 5 is_stmt 1 discriminator 10 view .LVU157
 221:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 457              		.loc 1 221 14 is_stmt 0 discriminator 10 view .LVU158
 458 0148 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 20


 459 014a 22F48172 		bic	r2, r2, #258
 460 014e 22F00102 		bic	r2, r2, #1
 461 0152 1A63     		str	r2, [r3, #48]
 222:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
 462              		.loc 1 222 5 is_stmt 1 discriminator 10 view .LVU159
 222:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
 463              		.loc 1 222 14 is_stmt 0 discriminator 10 view .LVU160
 464 0154 1A6B     		ldr	r2, [r3, #48]
 465 0156 22F48032 		bic	r2, r2, #65536
 466 015a 1A63     		str	r2, [r3, #48]
 223:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 467              		.loc 1 223 5 is_stmt 1 discriminator 10 view .LVU161
 223:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 468              		.loc 1 223 14 is_stmt 0 discriminator 10 view .LVU162
 469 015c 1A6B     		ldr	r2, [r3, #48]
 470 015e 22F00042 		bic	r2, r2, #-2147483648
 471 0162 1A63     		str	r2, [r3, #48]
 224:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
 472              		.loc 1 224 5 is_stmt 1 discriminator 10 view .LVU163
 224:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
 473              		.loc 1 224 14 is_stmt 0 discriminator 10 view .LVU164
 474 0164 5A6B     		ldr	r2, [r3, #52]
 475 0166 22F00102 		bic	r2, r2, #1
 476 016a 5A63     		str	r2, [r3, #52]
 225:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_INT = 0x00000000U;
 477              		.loc 1 225 5 is_stmt 1 discriminator 10 view .LVU165
 225:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_INT = 0x00000000U;
 478              		.loc 1 225 16 is_stmt 0 discriminator 10 view .LVU166
 479 016c D3F8C020 		ldr	r2, [r3, #192]
 480 0170 22F48032 		bic	r2, r2, #65536
 481 0174 C3F8C020 		str	r2, [r3, #192]
 226:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_ADDINT = 0x00000000U;
 482              		.loc 1 226 5 is_stmt 1 discriminator 10 view .LVU167
 226:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_ADDINT = 0x00000000U;
 483              		.loc 1 226 13 is_stmt 0 discriminator 10 view .LVU168
 484 0178 0024     		movs	r4, #0
 485 017a 9C60     		str	r4, [r3, #8]
 227:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 486              		.loc 1 227 5 is_stmt 1 discriminator 10 view .LVU169
 227:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 487              		.loc 1 227 16 is_stmt 0 discriminator 10 view .LVU170
 488 017c C3F8CC40 		str	r4, [r3, #204]
 230:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 489              		.loc 1 230 5 is_stmt 1 discriminator 10 view .LVU171
 490 0180 FFF7FEFF 		bl	system_clock_config
 491              	.LVL7:
 235:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif
 492              		.loc 1 235 5 discriminator 10 view .LVU172
 493 0184 2146     		mov	r1, r4
 494 0186 4FF00060 		mov	r0, #134217728
 495 018a FFF7FEFF 		bl	nvic_vector_table_set
 496              	.LVL8:
 237:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 497              		.loc 1 237 1 is_stmt 0 discriminator 10 view .LVU173
 498 018e 02B0     		add	sp, sp, #8
 499              	.LCFI3:
 500              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 21


 501              		@ sp needed
 502 0190 10BD     		pop	{r4, pc}
 503              	.L24:
 504 0192 00BF     		.align	2
 505              	.L23:
 506 0194 00200240 		.word	1073881088
 507 0198 23016745 		.word	1164378403
 508 019c AB89EFCD 		.word	-839939669
 509 01a0 00F8FF1F 		.word	536868864
 510 01a4 00100240 		.word	1073876992
 511 01a8 0C00FF08 		.word	150929420
 512              		.cfi_endproc
 513              	.LFE116:
 515              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 516              		.align	1
 517              		.global	SystemCoreClockUpdate
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	SystemCoreClockUpdate:
 523              	.LFB119:
 517:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 518:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2)
 519:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 520:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 84M by PLL which selects IRC8M/2 as its clock source
 521:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 522:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 523:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 524:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 525:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_84m_irc8m(void)
 526:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 527:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 528:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 529:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 530:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 531:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 532:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 533:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = (IRC8M/2) * 21 = 84 MHz */
 534:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 535:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 536:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | (RCU_PLL_MUL21 & (~RCU_CFG1_PLLMF5)));
 537:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL21 & RCU_CFG1_PLLMF5);
 538:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
 539:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 540:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 541:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 542:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 543:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 544:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 545:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 546:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 547:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 548:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 549:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 550:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 551:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
 552:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 22


 553:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 554:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 555:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 556:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_HXTAL)
 557:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 558:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 96M by PLL which selects HXTAL as its clock source
 559:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 560:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 561:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 562:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 563:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_96m_hxtal(void)
 564:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 565:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t timeout = 0U;
 566:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t stab_flag = 0U;
 567:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable HXTAL */
 568:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_HXTALEN;
 569:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 570:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 571:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     do
 572:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 573:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         timeout++;
 574:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
 575:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 576:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* if fail */
 577:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB))
 578:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 579:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         return;
 580:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 581:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* HXTAL is stable */
 582:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 583:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 584:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 585:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 586:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 587:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 588:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 589:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = HXTAL /2 * 24 = 96 MHz */
 590:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 591:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 592:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL24 & (~RCU_CFG1_PLLMF5)));
 593:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLLPRESEL_HXTAL | RCU_PLL_PREDV2);
 594:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL24 & RCU_CFG1_PLLMF5);
 595:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 596:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
 597:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 598:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 599:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 600:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 601:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 602:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 603:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 604:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 605:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 606:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 607:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 608:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 609:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 23


 610:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 611:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 612:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 613:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 614:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2)
 615:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 616:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 96M by PLL which selects IRC8M/2 as its clock source
 617:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 618:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 619:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 620:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 621:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_96m_irc8m(void)
 622:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 623:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 624:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 625:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 626:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 627:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 628:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 629:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = (IRC8M/2) * 24 = 96 MHz */
 630:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 631:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 632:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | (RCU_PLL_MUL24 & (~RCU_CFG1_PLLMF5)));
 633:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL24 & RCU_CFG1_PLLMF5);
 634:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 635:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
 636:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 637:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 638:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 639:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 640:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 641:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 642:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 643:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 644:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 645:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 646:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 647:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 648:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
 649:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 650:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 651:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 652:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 653:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2)
 654:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 655:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 96M by PLL which selects IRC48M/2 as its clock source
 656:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 657:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 658:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 659:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 660:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_96m_irc48m(void)
 661:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 662:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable IRC48M */
 663:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_ADDCTL |= RCU_ADDCTL_IRC48MEN;
 664:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 665:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until IRC48M is stable*/
 666:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_ADDCTL & RCU_ADDCTL_IRC48MSTB))
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 24


 667:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 668:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 669:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 670:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 671:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 672:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 673:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 674:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 675:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = (IRC48M/2) * 4 = 96 MHz */
 676:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 677:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 678:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL4 & (~RCU_CFG1_PLLMF5)));
 679:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLLPRESEL_IRC48M | RCU_PLL_PREDV2);
 680:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL4 & RCU_CFG1_PLLMF5);
 681:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 682:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
 683:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 684:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 685:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 686:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 687:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 688:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 689:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 690:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 691:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 692:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 693:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 694:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 695:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
 696:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 697:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 698:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 699:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 700:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_HXTAL)
 701:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 702:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 84M by PLL which selects HXTAL as its clock source
 703:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 704:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 705:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 706:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 707:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_108m_hxtal(void)
 708:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 709:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t timeout = 0U;
 710:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t stab_flag = 0U;
 711:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 712:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable HXTAL */
 713:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_HXTALEN;
 714:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 715:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 716:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     do
 717:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 718:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         timeout++;
 719:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
 720:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 721:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* if fail */
 722:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB))
 723:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 25


 724:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         return;
 725:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 726:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* HXTAL is stable */
 727:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 728:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 729:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 730:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 731:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 732:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 733:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 734:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = HXTAL /2 * 27 = 108 MHz */
 735:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 736:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 737:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL27 & (~RCU_CFG1_PLLMF5)));
 738:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLLPRESEL_HXTAL | RCU_PLL_PREDV2);
 739:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL27 & RCU_CFG1_PLLMF5);
 740:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 741:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
 742:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 743:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 744:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 745:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 746:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 747:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 748:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 749:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 750:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 751:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 752:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 753:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 754:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
 755:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 756:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 757:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 758:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 759:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2)
 760:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 761:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 108M by PLL which selects IRC8M/2 as its clock source
 762:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 763:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 764:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 765:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 766:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_108m_irc8m(void)
 767:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 768:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 769:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 770:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB/2 */
 771:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 772:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB/2 */
 773:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 774:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL = (IRC8M/2) * 27 = 108 MHz */
 775:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 776:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 777:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | (RCU_PLL_MUL27 & (~RCU_CFG1_PLLMF5)));
 778:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG1 |= (RCU_PLL_MUL27 & RCU_CFG1_PLLMF5);
 779:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 780:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* enable PLL */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 26


 781:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 782:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 783:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is stable */
 784:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB))
 785:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 786:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 787:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 788:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select PLL as system clock */
 789:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 790:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 791:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 792:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until PLL is selected as system clock */
 793:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U == (RCU_CFG0 & RCU_SCSS_PLL))
 794:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 795:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 796:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 797:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 798:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #else
 799:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 800:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      configure the system clock to 8M by IRC8M
 801:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 802:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 803:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 804:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 805:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** static void system_clock_8m_irc8m(void)
 806:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 807:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* AHB = SYSCLK */
 808:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 809:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB2 = AHB */
 810:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 811:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* APB1 = AHB */
 812:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 813:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 814:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* select IRC8M as system clock */
 815:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 816:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_IRC8M;
 817:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 818:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* wait until IRC8M is selected as system clock */
 819:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     while (0U != (RCU_CFG0 & RCU_SCSS_IRC8M))
 820:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 821:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 822:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 823:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** #endif /* __SYSTEM_CLOCK_8M_HXTAL */
 824:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 825:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** /*!
 826:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \brief      update the SystemCoreClock with current core clock retrieved from cpu registers
 827:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[in]  none
 828:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \param[out] none
 829:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     \retval     none
 830:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** */
 831:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** void SystemCoreClockUpdate(void)
 832:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** {
 524              		.loc 1 832 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 16
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 27


 529 0000 84B0     		sub	sp, sp, #16
 530              	.LCFI4:
 531              		.cfi_def_cfa_offset 16
 833:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t sws = 0U;
 532              		.loc 1 833 5 view .LVU175
 533              	.LVL9:
 834:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     uint32_t pllmf = 0U, pllmf4 = 0U, pllmf5 = 0U, pllsel = 0U, pllpresel = 0U, prediv = 0U, idx = 
 534              		.loc 1 834 5 view .LVU176
 835:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* exponent of AHB clock divider */
 836:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 535              		.loc 1 836 5 view .LVU177
 536              		.loc 1 836 19 is_stmt 0 view .LVU178
 537 0002 2C4B     		ldr	r3, .L39
 538 0004 0FCB     		ldm	r3, {r0, r1, r2, r3}
 539 0006 0DF1100C 		add	ip, sp, #16
 540 000a 0CE90F00 		stmdb	ip, {r0, r1, r2, r3}
 837:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** 
 838:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 541              		.loc 1 838 5 is_stmt 1 view .LVU179
 542              		.loc 1 838 11 is_stmt 0 view .LVU180
 543 000e 2A4B     		ldr	r3, .L39+4
 544 0010 5B68     		ldr	r3, [r3, #4]
 545              		.loc 1 838 9 view .LVU181
 546 0012 C3F38103 		ubfx	r3, r3, #2, #2
 547              	.LVL10:
 839:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     switch (sws)
 548              		.loc 1 839 5 is_stmt 1 view .LVU182
 549 0016 012B     		cmp	r3, #1
 550 0018 17D0     		beq	.L26
 551 001a 022B     		cmp	r3, #2
 552 001c 19D0     		beq	.L27
 553 001e 1BB1     		cbz	r3, .L36
 840:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     {
 841:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* IRC8M is selected as CK_SYS */
 842:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     case SEL_IRC8M:
 843:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         SystemCoreClock = IRC8M_VALUE;
 844:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 845:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* HXTAL is selected as CK_SYS */
 846:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     case SEL_HXTAL:
 847:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         SystemCoreClock = HXTAL_VALUE;
 848:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 849:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL is selected as CK_SYS */
 850:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     case SEL_PLL:
 851:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         /* get the value of PLLMF[3:0] */
 852:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
 853:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 854:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 855:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         /* high 16 bits */
 856:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if ((0U == pllmf4) && (0U == pllmf5))
 857:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 858:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             pllmf += 2U;
 859:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 860:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if ((1U == pllmf4) && (0U == pllmf5))
 861:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 862:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             pllmf += 17U;
 863:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 864:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if ((0U == pllmf4) && (1U == pllmf5))
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 28


 865:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 866:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             pllmf += 33U;
 867:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 868:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if ((1U == pllmf4) && (1U == pllmf5))
 869:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 870:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             pllmf += 49U;
 871:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 872:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
 873:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllsel = GET_BITS(RCU_CFG0, 16, 16);
 874:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if (0U != pllsel)
 875:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 876:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 877:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             if (0U == pllpresel)
 878:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             {
 879:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****                 SystemCoreClock = (HXTAL_VALUE / prediv) * pllmf;
 880:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             }
 881:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             else
 882:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             {
 883:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****                 SystemCoreClock = (IRC48M_VALUE / prediv) * pllmf;
 884:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             }
 885:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 886:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         else
 887:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 888:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             SystemCoreClock = (IRC8M_VALUE >> 1) * pllmf;
 889:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 890:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 891:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* IRC8M is selected as CK_SYS */
 892:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     default:
 893:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         SystemCoreClock = IRC8M_VALUE;
 554              		.loc 1 893 9 view .LVU183
 555              		.loc 1 893 25 is_stmt 0 view .LVU184
 556 0020 264B     		ldr	r3, .L39+8
 557              	.LVL11:
 558              		.loc 1 893 25 view .LVU185
 559 0022 274A     		ldr	r2, .L39+12
 560 0024 1A60     		str	r2, [r3]
 894:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 561              		.loc 1 894 9 is_stmt 1 view .LVU186
 562 0026 02E0     		b	.L29
 563              	.LVL12:
 564              	.L36:
 843:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 565              		.loc 1 843 9 view .LVU187
 843:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 566              		.loc 1 843 25 is_stmt 0 view .LVU188
 567 0028 244B     		ldr	r3, .L39+8
 568              	.LVL13:
 843:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 569              		.loc 1 843 25 view .LVU189
 570 002a 254A     		ldr	r2, .L39+12
 571 002c 1A60     		str	r2, [r3]
 844:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* HXTAL is selected as CK_SYS */
 572              		.loc 1 844 9 is_stmt 1 view .LVU190
 573              	.LVL14:
 574              	.L29:
 895:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     }
 896:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* calculate AHB clock frequency */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 29


 897:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 575              		.loc 1 897 5 view .LVU191
 576              		.loc 1 897 11 is_stmt 0 view .LVU192
 577 002e 224B     		ldr	r3, .L39+4
 578 0030 5B68     		ldr	r3, [r3, #4]
 579              		.loc 1 897 9 view .LVU193
 580 0032 C3F30313 		ubfx	r3, r3, #4, #4
 581              	.LVL15:
 898:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     clk_exp = ahb_exp[idx];
 582              		.loc 1 898 5 is_stmt 1 view .LVU194
 583              		.loc 1 898 22 is_stmt 0 view .LVU195
 584 0036 1033     		adds	r3, r3, #16
 585              	.LVL16:
 586              		.loc 1 898 22 view .LVU196
 587 0038 6B44     		add	r3, sp, r3
 588              	.LVL17:
 589              		.loc 1 898 22 view .LVU197
 590 003a 13F8101C 		ldrb	r1, [r3, #-16]	@ zero_extendqisi2
 591              	.LVL18:
 899:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     SystemCoreClock >>= clk_exp;
 592              		.loc 1 899 5 is_stmt 1 view .LVU198
 593              		.loc 1 899 21 is_stmt 0 view .LVU199
 594 003e 1F4A     		ldr	r2, .L39+8
 595 0040 1368     		ldr	r3, [r2]
 596 0042 CB40     		lsrs	r3, r3, r1
 597 0044 1360     		str	r3, [r2]
 900:../../../support/device/gd32f3x0/src/system_gd32f3x0.c **** }
 598              		.loc 1 900 1 view .LVU200
 599 0046 04B0     		add	sp, sp, #16
 600              	.LCFI5:
 601              		.cfi_remember_state
 602              		.cfi_def_cfa_offset 0
 603              		@ sp needed
 604 0048 7047     		bx	lr
 605              	.LVL19:
 606              	.L26:
 607              	.LCFI6:
 608              		.cfi_restore_state
 847:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 609              		.loc 1 847 9 is_stmt 1 view .LVU201
 847:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 610              		.loc 1 847 25 is_stmt 0 view .LVU202
 611 004a 1C4B     		ldr	r3, .L39+8
 612              	.LVL20:
 847:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         break;
 613              		.loc 1 847 25 view .LVU203
 614 004c 1D4A     		ldr	r2, .L39+16
 615 004e 1A60     		str	r2, [r3]
 848:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****     /* PLL is selected as CK_SYS */
 616              		.loc 1 848 9 is_stmt 1 view .LVU204
 617 0050 EDE7     		b	.L29
 618              	.LVL21:
 619              	.L27:
 852:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 620              		.loc 1 852 9 view .LVU205
 852:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 621              		.loc 1 852 17 is_stmt 0 view .LVU206
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 30


 622 0052 194A     		ldr	r2, .L39+4
 623 0054 5368     		ldr	r3, [r2, #4]
 624              	.LVL22:
 852:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 625              		.loc 1 852 15 view .LVU207
 626 0056 C3F38343 		ubfx	r3, r3, #18, #4
 627              	.LVL23:
 853:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 628              		.loc 1 853 9 is_stmt 1 view .LVU208
 853:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 629              		.loc 1 853 18 is_stmt 0 view .LVU209
 630 005a 5068     		ldr	r0, [r2, #4]
 853:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 631              		.loc 1 853 16 view .LVU210
 632 005c C0F3C061 		ubfx	r1, r0, #27, #1
 633              	.LVL24:
 854:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         /* high 16 bits */
 634              		.loc 1 854 9 is_stmt 1 view .LVU211
 854:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         /* high 16 bits */
 635              		.loc 1 854 18 is_stmt 0 view .LVU212
 636 0060 D26A     		ldr	r2, [r2, #44]
 637 0062 D20F     		lsrs	r2, r2, #31
 638              	.LVL25:
 856:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 639              		.loc 1 856 9 is_stmt 1 view .LVU213
 856:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 640              		.loc 1 856 12 is_stmt 0 view .LVU214
 641 0064 10F0006F 		tst	r0, #134217728
 642 0068 01D1     		bne	.L30
 856:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 643              		.loc 1 856 28 discriminator 1 view .LVU215
 644 006a 02B9     		cbnz	r2, .L30
 858:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 645              		.loc 1 858 13 is_stmt 1 view .LVU216
 858:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 646              		.loc 1 858 19 is_stmt 0 view .LVU217
 647 006c 0233     		adds	r3, r3, #2
 648              	.LVL26:
 649              	.L30:
 860:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 650              		.loc 1 860 9 is_stmt 1 view .LVU218
 860:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 651              		.loc 1 860 12 is_stmt 0 view .LVU219
 652 006e 09B1     		cbz	r1, .L31
 860:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 653              		.loc 1 860 28 discriminator 1 view .LVU220
 654 0070 02B9     		cbnz	r2, .L31
 862:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 655              		.loc 1 862 13 is_stmt 1 view .LVU221
 862:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 656              		.loc 1 862 19 is_stmt 0 view .LVU222
 657 0072 1133     		adds	r3, r3, #17
 658              	.LVL27:
 659              	.L31:
 864:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 660              		.loc 1 864 9 is_stmt 1 view .LVU223
 864:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 31


 661              		.loc 1 864 12 is_stmt 0 view .LVU224
 662 0074 01B9     		cbnz	r1, .L32
 864:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 663              		.loc 1 864 28 discriminator 1 view .LVU225
 664 0076 9AB9     		cbnz	r2, .L37
 665              	.L32:
 868:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 666              		.loc 1 868 9 is_stmt 1 view .LVU226
 868:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 667              		.loc 1 868 12 is_stmt 0 view .LVU227
 668 0078 01B1     		cbz	r1, .L33
 868:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 669              		.loc 1 868 28 discriminator 1 view .LVU228
 670 007a 9AB9     		cbnz	r2, .L38
 671              	.L33:
 873:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if (0U != pllsel)
 672              		.loc 1 873 9 is_stmt 1 view .LVU229
 873:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if (0U != pllsel)
 673              		.loc 1 873 18 is_stmt 0 view .LVU230
 674 007c 0E4A     		ldr	r2, .L39+4
 675              	.LVL28:
 873:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         if (0U != pllsel)
 676              		.loc 1 873 18 view .LVU231
 677 007e 5268     		ldr	r2, [r2, #4]
 678              	.LVL29:
 874:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 679              		.loc 1 874 9 is_stmt 1 view .LVU232
 874:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         {
 680              		.loc 1 874 12 is_stmt 0 view .LVU233
 681 0080 12F4803F 		tst	r2, #65536
 682 0084 10D0     		beq	.L34
 876:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             if (0U == pllpresel)
 683              		.loc 1 876 13 is_stmt 1 view .LVU234
 876:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             if (0U == pllpresel)
 684              		.loc 1 876 23 is_stmt 0 view .LVU235
 685 0086 0C4A     		ldr	r2, .L39+4
 686              	.LVL30:
 876:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             if (0U == pllpresel)
 687              		.loc 1 876 23 view .LVU236
 688 0088 D26A     		ldr	r2, [r2, #44]
 689 008a 02F00F02 		and	r2, r2, #15
 876:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             if (0U == pllpresel)
 690              		.loc 1 876 20 view .LVU237
 691 008e 511C     		adds	r1, r2, #1
 692              	.LVL31:
 877:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             {
 693              		.loc 1 877 13 is_stmt 1 view .LVU238
 879:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             }
 694              		.loc 1 879 17 view .LVU239
 879:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             }
 695              		.loc 1 879 48 is_stmt 0 view .LVU240
 696 0090 0C4A     		ldr	r2, .L39+16
 697 0092 B2FBF1F2 		udiv	r2, r2, r1
 879:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             }
 698              		.loc 1 879 58 view .LVU241
 699 0096 02FB03F3 		mul	r3, r2, r3
 700              	.LVL32:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 32


 879:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****             }
 701              		.loc 1 879 33 view .LVU242
 702 009a 084A     		ldr	r2, .L39+8
 703 009c 1360     		str	r3, [r2]
 704 009e C6E7     		b	.L29
 705              	.LVL33:
 706              	.L37:
 866:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 707              		.loc 1 866 13 is_stmt 1 view .LVU243
 866:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 708              		.loc 1 866 19 is_stmt 0 view .LVU244
 709 00a0 2133     		adds	r3, r3, #33
 710              	.LVL34:
 866:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 711              		.loc 1 866 19 view .LVU245
 712 00a2 E9E7     		b	.L32
 713              	.L38:
 870:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 714              		.loc 1 870 13 is_stmt 1 view .LVU246
 870:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 715              		.loc 1 870 19 is_stmt 0 view .LVU247
 716 00a4 3133     		adds	r3, r3, #49
 717              	.LVL35:
 870:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 718              		.loc 1 870 19 view .LVU248
 719 00a6 E9E7     		b	.L33
 720              	.LVL36:
 721              	.L34:
 888:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 722              		.loc 1 888 13 is_stmt 1 view .LVU249
 888:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 723              		.loc 1 888 50 is_stmt 0 view .LVU250
 724 00a8 074A     		ldr	r2, .L39+20
 725              	.LVL37:
 888:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 726              		.loc 1 888 50 view .LVU251
 727 00aa 02FB03F3 		mul	r3, r2, r3
 728              	.LVL38:
 888:../../../support/device/gd32f3x0/src/system_gd32f3x0.c ****         }
 729              		.loc 1 888 29 view .LVU252
 730 00ae 034A     		ldr	r2, .L39+8
 731 00b0 1360     		str	r3, [r2]
 732 00b2 BCE7     		b	.L29
 733              	.L40:
 734              		.align	2
 735              	.L39:
 736 00b4 00000000 		.word	.LANCHOR0
 737 00b8 00100240 		.word	1073876992
 738 00bc 00000000 		.word	.LANCHOR1
 739 00c0 00127A00 		.word	8000000
 740 00c4 001BB700 		.word	12000000
 741 00c8 00093D00 		.word	4000000
 742              		.cfi_endproc
 743              	.LFE119:
 745              		.global	SystemCoreClock
 746              		.section	.rodata
 747              		.align	2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 33


 748              		.set	.LANCHOR0,. + 0
 749              	.LC0:
 750 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 750      00000000 
 750      01020304 
 750      06
 751 000d 070809   		.ascii	"\007\010\011"
 752              		.section	.data.SystemCoreClock,"aw"
 753              		.align	2
 754              		.set	.LANCHOR1,. + 0
 757              	SystemCoreClock:
 758 0000 00BD0105 		.word	84000000
 759              		.text
 760              	.Letext0:
 761              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 762              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 763              		.file 4 "../../../support/device/gd32f3x0/inc/gd32f3x0.h"
 764              		.file 5 "../../../support/device/gd32f3x0/peripherals/inc/gd32f3x0_dbg.h"
 765              		.file 6 "../../../support/device/gd32f3x0/peripherals/inc/gd32f3x0_rcu.h"
 766              		.file 7 "../../../support/device/gd32f3x0/inc/system_gd32f3x0.h"
 767              		.file 8 "../../../support/device/gd32f3x0/peripherals/inc/gd32f3x0_misc.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_gd32f3x0.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:18     .text.system_clock_84m_hxtal:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:23     .text.system_clock_84m_hxtal:0000000000000000 system_clock_84m_hxtal
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:157    .text.system_clock_84m_hxtal:00000000000000a0 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:162    .text.system_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:167    .text.system_clock_config:0000000000000000 system_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:187    .text.SystemInit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:193    .text.SystemInit:0000000000000000 SystemInit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:506    .text.SystemInit:0000000000000194 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:516    .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:522    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:736    .text.SystemCoreClockUpdate:00000000000000b4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:757    .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:747    .rodata:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccUfx9lN.s:753    .data.SystemCoreClock:0000000000000000 $d

UNDEFINED SYMBOLS
nvic_vector_table_set
