INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/CPU_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/PC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Peripheral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Peripheral
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sim_1/imports/code/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
