$date
	Mon Aug 18 22:54:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_vending_mealy $end
$var wire 2 ! state_present [1:0] $end
$var wire 1 " dispense $end
$var wire 1 # chg5 $end
$var reg 1 $ clk $end
$var reg 2 % coin [1:0] $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 # chg5 $end
$var wire 1 $ clk $end
$var wire 2 ' coin [1:0] $end
$var wire 1 " dispense $end
$var wire 1 & rst $end
$var wire 2 ( state_present [1:0] $end
$var wire 1 ) coin5 $end
$var wire 1 * coin10 $end
$var reg 1 + chg_reg $end
$var reg 1 , dispense_reg $end
$var reg 1 - mealy_chg $end
$var reg 1 . mealy_disp $end
$var reg 2 / state_next [1:0] $end
$var reg 2 0 state_present_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
0.
0-
x,
x+
0*
0)
bx (
b0 '
1&
b0 %
0$
x#
x"
bx !
$end
#5000
b0 /
0#
0+
0"
0,
b0 !
b0 (
b0 0
1$
#10000
0$
#15000
1$
#20000
0$
0&
#25000
1$
#30000
b10 /
0$
1*
b10 %
b10 '
#35000
b0 /
1.
b10 !
b10 (
b10 0
1$
#40000
0.
b10 /
0$
0*
b0 %
b0 '
#45000
1$
#50000
b0 /
1.
0$
1*
b10 %
b10 '
#55000
b10 /
0.
1"
1,
b0 !
b0 (
b0 0
1$
#60000
b0 /
0$
0*
b0 %
b0 '
#65000
0"
0,
1$
#70000
b1 /
0$
1)
b1 %
b1 '
#75000
b10 /
b1 !
b1 (
b1 0
1$
#80000
b1 /
0$
0)
b0 %
b0 '
#85000
1$
#90000
b10 /
0$
1)
b1 %
b1 '
#95000
b11 /
b10 !
b10 (
b10 0
1$
#100000
b10 /
0$
0)
b0 %
b0 '
#105000
1$
#110000
b0 /
1.
0$
1*
b10 %
b10 '
#115000
b10 /
0.
1"
1,
b0 !
b0 (
b0 0
1$
#120000
b0 /
0$
0*
b0 %
b0 '
#125000
0"
0,
1$
#130000
b1 /
0$
1)
b1 %
b1 '
#135000
b10 /
b1 !
b1 (
b1 0
1$
#140000
b1 /
0$
0)
b0 %
b0 '
#145000
1$
#150000
b11 /
0$
1*
b10 %
b10 '
#155000
b0 /
1-
1.
b11 !
b11 (
b11 0
1$
#160000
0-
0.
b11 /
0$
0*
b0 %
b0 '
#165000
1$
#170000
b0 /
1-
1.
0$
1*
b10 %
b10 '
#175000
b10 /
0-
0.
1#
1+
1"
1,
b0 !
b0 (
b0 0
1$
#180000
b0 /
0$
0*
b0 %
b0 '
#185000
0#
0+
0"
0,
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
#225000
1$
#230000
0$
#235000
1$
#240000
0$
