
4bit-sdio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c420  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000828  0800c5f0  0800c5f0  0000d5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce18  0800ce18  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ce18  0800ce18  0000de18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce20  0800ce20  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce20  0800ce20  0000de20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ce24  0800ce24  0000de24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800ce28  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008cb0  2000006c  0800ce94  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008d1c  0800ce94  0000ed1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001834b  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039f0  00000000  00000000  000263e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  00029dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001002  00000000  00000000  0002b2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000260ea  00000000  00000000  0002c2ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c396  00000000  00000000  000523b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5e12  00000000  00000000  0006e74a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014455c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ea8  00000000  00000000  001445a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0014a448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c5d8 	.word	0x0800c5d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800c5d8 	.word	0x0800c5d8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <HAL_SPI_TxRxHalfCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	first_half_filled = true;
 80005e4:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <HAL_SPI_TxRxHalfCpltCallback+0x2c>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	2180      	movs	r1, #128	@ 0x80
 80005ee:	4807      	ldr	r0, [pc, #28]	@ (800060c <HAL_SPI_TxRxHalfCpltCallback+0x30>)
 80005f0:	f002 f93a 	bl	8002868 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 80005f4:	2201      	movs	r2, #1
 80005f6:	2108      	movs	r1, #8
 80005f8:	4805      	ldr	r0, [pc, #20]	@ (8000610 <HAL_SPI_TxRxHalfCpltCallback+0x34>)
 80005fa:	f002 f935 	bl	8002868 <HAL_GPIO_WritePin>
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000858 	.word	0x20000858
 800060c:	40020400 	.word	0x40020400
 8000610:	40020c00 	.word	0x40020c00

08000614 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
	second_half_filled = true;
 800061c:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <HAL_SPI_TxRxCpltCallback+0x2c>)
 800061e:	2201      	movs	r2, #1
 8000620:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000622:	2201      	movs	r2, #1
 8000624:	2180      	movs	r1, #128	@ 0x80
 8000626:	4807      	ldr	r0, [pc, #28]	@ (8000644 <HAL_SPI_TxRxCpltCallback+0x30>)
 8000628:	f002 f91e 	bl	8002868 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2108      	movs	r1, #8
 8000630:	4805      	ldr	r0, [pc, #20]	@ (8000648 <HAL_SPI_TxRxCpltCallback+0x34>)
 8000632:	f002 f919 	bl	8002868 <HAL_GPIO_WritePin>
}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000859 	.word	0x20000859
 8000644:	40020400 	.word	0x40020400
 8000648:	40020c00 	.word	0x40020c00

0800064c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000652:	f001 f9a7 	bl	80019a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000656:	f000 f88f 	bl	8000778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f000 fa1d 	bl	8000a98 <MX_GPIO_Init>
  MX_DMA_Init();
 800065e:	f000 f9e3 	bl	8000a28 <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8000662:	f000 f8f5 	bl	8000850 <MX_SDIO_SD_Init>
  MX_USART3_UART_Init();
 8000666:	f000 f987 	bl	8000978 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800066a:	f000 f9af 	bl	80009cc <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 800066e:	f000 f959 	bl	8000924 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8000672:	f008 f817 	bl	80086a4 <MX_FATFS_Init>
  MX_SPI1_Init();
 8000676:	f000 f91f 	bl	80008b8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
//  SDIO_SDCard_Test();
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800067a:	2201      	movs	r2, #1
 800067c:	2110      	movs	r1, #16
 800067e:	4832      	ldr	r0, [pc, #200]	@ (8000748 <main+0xfc>)
 8000680:	f002 f8f2 	bl	8002868 <HAL_GPIO_WritePin>

  printf("started SPI Transmit\n");
 8000684:	4831      	ldr	r0, [pc, #196]	@ (800074c <main+0x100>)
 8000686:	f00b f9f3 	bl	800ba70 <puts>
  for(int i = 0; i < SPI_BUFFER_SIZE; i++){
 800068a:	2300      	movs	r3, #0
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	e00e      	b.n	80006ae <main+0x62>
	  spi_buffer[i] = i % 256;
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	425a      	negs	r2, r3
 8000694:	b2db      	uxtb	r3, r3
 8000696:	b2d2      	uxtb	r2, r2
 8000698:	bf58      	it	pl
 800069a:	4253      	negpl	r3, r2
 800069c:	b2d9      	uxtb	r1, r3
 800069e:	4a2c      	ldr	r2, [pc, #176]	@ (8000750 <main+0x104>)
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	4413      	add	r3, r2
 80006a4:	460a      	mov	r2, r1
 80006a6:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < SPI_BUFFER_SIZE; i++){
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	3301      	adds	r3, #1
 80006ac:	60fb      	str	r3, [r7, #12]
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80006b4:	dbec      	blt.n	8000690 <main+0x44>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	printf("Hello World\n\r");

	if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin)){
 80006b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006ba:	4826      	ldr	r0, [pc, #152]	@ (8000754 <main+0x108>)
 80006bc:	f002 f8bc 	bl	8002838 <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d03a      	beq.n	800073c <main+0xf0>
		HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 80006c6:	2201      	movs	r2, #1
 80006c8:	2101      	movs	r1, #1
 80006ca:	4823      	ldr	r0, [pc, #140]	@ (8000758 <main+0x10c>)
 80006cc:	f002 f8cc 	bl	8002868 <HAL_GPIO_WritePin>
		num_errors = 0;
 80006d0:	4b22      	ldr	r3, [pc, #136]	@ (800075c <main+0x110>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
		curr_received_num = 0;
 80006d6:	4b22      	ldr	r3, [pc, #136]	@ (8000760 <main+0x114>)
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
		printf("running the spi transmission");
 80006dc:	4821      	ldr	r0, [pc, #132]	@ (8000764 <main+0x118>)
 80006de:	f00b f95f 	bl	800b9a0 <iprintf>
//		SPI_SDIO_Test(SPI_BUFFER_SIZE * 256);
		SPI_SDIO_Test(SPI_BUFFER_SIZE * 256);
 80006e2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80006e6:	f000 facd 	bl	8000c84 <SPI_SDIO_Test>
		printf("there were %lu errors over %lu number of bytes:\n", num_errors, curr_received_num);
 80006ea:	4b1c      	ldr	r3, [pc, #112]	@ (800075c <main+0x110>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000760 <main+0x114>)
 80006f0:	6812      	ldr	r2, [r2, #0]
 80006f2:	4619      	mov	r1, r3
 80006f4:	481c      	ldr	r0, [pc, #112]	@ (8000768 <main+0x11c>)
 80006f6:	f00b f953 	bl	800b9a0 <iprintf>
		int iteration_num = num_errors > NUM_ERRORS ? NUM_ERRORS: num_errors;
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <main+0x110>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	2b64      	cmp	r3, #100	@ 0x64
 8000700:	bf28      	it	cs
 8000702:	2364      	movcs	r3, #100	@ 0x64
 8000704:	607b      	str	r3, [r7, #4]
		for (int i = 0; i < iteration_num; i++){
 8000706:	2300      	movs	r3, #0
 8000708:	60bb      	str	r3, [r7, #8]
 800070a:	e00e      	b.n	800072a <main+0xde>
			printf("expected num: %lu, actual value: %lu\n", expected_num[i], errors[i]);
 800070c:	4a17      	ldr	r2, [pc, #92]	@ (800076c <main+0x120>)
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000714:	4a16      	ldr	r2, [pc, #88]	@ (8000770 <main+0x124>)
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800071c:	461a      	mov	r2, r3
 800071e:	4815      	ldr	r0, [pc, #84]	@ (8000774 <main+0x128>)
 8000720:	f00b f93e 	bl	800b9a0 <iprintf>
		for (int i = 0; i < iteration_num; i++){
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	3301      	adds	r3, #1
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	68ba      	ldr	r2, [r7, #8]
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	429a      	cmp	r2, r3
 8000730:	dbec      	blt.n	800070c <main+0xc0>
		}

//		SDIO_SDCard_Test();
		HAL_Delay(1000);
 8000732:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000736:	f001 f9a7 	bl	8001a88 <HAL_Delay>
 800073a:	e7bc      	b.n	80006b6 <main+0x6a>
	}
	else {
		HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	2101      	movs	r1, #1
 8000740:	4805      	ldr	r0, [pc, #20]	@ (8000758 <main+0x10c>)
 8000742:	f002 f891 	bl	8002868 <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin)){
 8000746:	e7b6      	b.n	80006b6 <main+0x6a>
 8000748:	40020000 	.word	0x40020000
 800074c:	0800c5f0 	.word	0x0800c5f0
 8000750:	2000085c 	.word	0x2000085c
 8000754:	40020800 	.word	0x40020800
 8000758:	40020400 	.word	0x40020400
 800075c:	20008860 	.word	0x20008860
 8000760:	2000885c 	.word	0x2000885c
 8000764:	0800c608 	.word	0x0800c608
 8000768:	0800c628 	.word	0x0800c628
 800076c:	200089f4 	.word	0x200089f4
 8000770:	20008864 	.word	0x20008864
 8000774:	0800c65c 	.word	0x0800c65c

08000778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b094      	sub	sp, #80	@ 0x50
 800077c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077e:	f107 031c 	add.w	r3, r7, #28
 8000782:	2234      	movs	r2, #52	@ 0x34
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f00b f97a 	bl	800ba80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800078c:	f107 0308 	add.w	r3, r7, #8
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800079c:	2300      	movs	r3, #0
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	4b29      	ldr	r3, [pc, #164]	@ (8000848 <SystemClock_Config+0xd0>)
 80007a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a4:	4a28      	ldr	r2, [pc, #160]	@ (8000848 <SystemClock_Config+0xd0>)
 80007a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80007ac:	4b26      	ldr	r3, [pc, #152]	@ (8000848 <SystemClock_Config+0xd0>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b8:	2300      	movs	r3, #0
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	4b23      	ldr	r3, [pc, #140]	@ (800084c <SystemClock_Config+0xd4>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a22      	ldr	r2, [pc, #136]	@ (800084c <SystemClock_Config+0xd4>)
 80007c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007c6:	6013      	str	r3, [r2, #0]
 80007c8:	4b20      	ldr	r3, [pc, #128]	@ (800084c <SystemClock_Config+0xd4>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007d0:	603b      	str	r3, [r7, #0]
 80007d2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007d4:	2301      	movs	r3, #1
 80007d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007d8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007de:	2302      	movs	r3, #2
 80007e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007e8:	2304      	movs	r3, #4
 80007ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007ec:	23a8      	movs	r3, #168	@ 0xa8
 80007ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f0:	2302      	movs	r3, #2
 80007f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007f4:	2307      	movs	r3, #7
 80007f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fc:	f107 031c 	add.w	r3, r7, #28
 8000800:	4618      	mov	r0, r3
 8000802:	f002 fff9 	bl	80037f8 <HAL_RCC_OscConfig>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800080c:	f000 fc6e 	bl	80010ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000810:	230f      	movs	r3, #15
 8000812:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000814:	2302      	movs	r3, #2
 8000816:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000818:	2300      	movs	r3, #0
 800081a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800081c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000820:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000822:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000826:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000828:	f107 0308 	add.w	r3, r7, #8
 800082c:	2105      	movs	r1, #5
 800082e:	4618      	mov	r0, r3
 8000830:	f002 f96e 	bl	8002b10 <HAL_RCC_ClockConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800083a:	f000 fc57 	bl	80010ec <Error_Handler>
  }
}
 800083e:	bf00      	nop
 8000840:	3750      	adds	r7, #80	@ 0x50
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800
 800084c:	40007000 	.word	0x40007000

08000850 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000854:	4b16      	ldr	r3, [pc, #88]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 8000856:	4a17      	ldr	r2, [pc, #92]	@ (80008b4 <MX_SDIO_SD_Init+0x64>)
 8000858:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800085a:	4b15      	ldr	r3, [pc, #84]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 800085c:	2200      	movs	r2, #0
 800085e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000860:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000866:	4b12      	ldr	r3, [pc, #72]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 8000868:	2200      	movs	r2, #0
 800086a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800086c:	4b10      	ldr	r3, [pc, #64]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 800086e:	2200      	movs	r2, #0
 8000870:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 8000872:	4b0f      	ldr	r3, [pc, #60]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 8000874:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000878:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800087a:	4b0d      	ldr	r3, [pc, #52]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 800087c:	2200      	movs	r2, #0
 800087e:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  	  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000880:	4b0b      	ldr	r3, [pc, #44]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  	  if(HAL_SD_Init(&hsd) != HAL_OK){
 8000886:	480a      	ldr	r0, [pc, #40]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 8000888:	f003 fa54 	bl	8003d34 <HAL_SD_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_SDIO_SD_Init+0x46>
  		  Error_Handler();
 8000892:	f000 fc2b 	bl	80010ec <Error_Handler>
  	  }

  	  if(HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK){
 8000896:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800089a:	4805      	ldr	r0, [pc, #20]	@ (80008b0 <MX_SDIO_SD_Init+0x60>)
 800089c:	f004 f804 	bl	80048a8 <HAL_SD_ConfigWideBusOperation>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_SDIO_SD_Init+0x5a>
  		  Error_Handler();
 80008a6:	f000 fc21 	bl	80010ec <Error_Handler>
  	  }

  /* USER CODE END SDIO_Init 2 */

}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000088 	.word	0x20000088
 80008b4:	40012c00 	.word	0x40012c00

080008b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008bc:	4b17      	ldr	r3, [pc, #92]	@ (800091c <MX_SPI1_Init+0x64>)
 80008be:	4a18      	ldr	r2, [pc, #96]	@ (8000920 <MX_SPI1_Init+0x68>)
 80008c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008c2:	4b16      	ldr	r3, [pc, #88]	@ (800091c <MX_SPI1_Init+0x64>)
 80008c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008ca:	4b14      	ldr	r3, [pc, #80]	@ (800091c <MX_SPI1_Init+0x64>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008d0:	4b12      	ldr	r3, [pc, #72]	@ (800091c <MX_SPI1_Init+0x64>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008d6:	4b11      	ldr	r3, [pc, #68]	@ (800091c <MX_SPI1_Init+0x64>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	@ (800091c <MX_SPI1_Init+0x64>)
 80008de:	2200      	movs	r2, #0
 80008e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	@ (800091c <MX_SPI1_Init+0x64>)
 80008e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008ea:	4b0c      	ldr	r3, [pc, #48]	@ (800091c <MX_SPI1_Init+0x64>)
 80008ec:	2208      	movs	r2, #8
 80008ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008f0:	4b0a      	ldr	r3, [pc, #40]	@ (800091c <MX_SPI1_Init+0x64>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008f6:	4b09      	ldr	r3, [pc, #36]	@ (800091c <MX_SPI1_Init+0x64>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008fc:	4b07      	ldr	r3, [pc, #28]	@ (800091c <MX_SPI1_Init+0x64>)
 80008fe:	2200      	movs	r2, #0
 8000900:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000902:	4b06      	ldr	r3, [pc, #24]	@ (800091c <MX_SPI1_Init+0x64>)
 8000904:	220a      	movs	r2, #10
 8000906:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000908:	4804      	ldr	r0, [pc, #16]	@ (800091c <MX_SPI1_Init+0x64>)
 800090a:	f004 fd28 	bl	800535e <HAL_SPI_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000914:	f000 fbea 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	200001cc 	.word	0x200001cc
 8000920:	40013000 	.word	0x40013000

08000924 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000928:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <MX_USART2_UART_Init+0x4c>)
 800092a:	4a12      	ldr	r2, [pc, #72]	@ (8000974 <MX_USART2_UART_Init+0x50>)
 800092c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800092e:	4b10      	ldr	r3, [pc, #64]	@ (8000970 <MX_USART2_UART_Init+0x4c>)
 8000930:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000934:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000936:	4b0e      	ldr	r3, [pc, #56]	@ (8000970 <MX_USART2_UART_Init+0x4c>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800093c:	4b0c      	ldr	r3, [pc, #48]	@ (8000970 <MX_USART2_UART_Init+0x4c>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000942:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <MX_USART2_UART_Init+0x4c>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000948:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <MX_USART2_UART_Init+0x4c>)
 800094a:	220c      	movs	r2, #12
 800094c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094e:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <MX_USART2_UART_Init+0x4c>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000954:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <MX_USART2_UART_Init+0x4c>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800095a:	4805      	ldr	r0, [pc, #20]	@ (8000970 <MX_USART2_UART_Init+0x4c>)
 800095c:	f005 fe16 	bl	800658c <HAL_UART_Init>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000966:	f000 fbc1 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	200002e4 	.word	0x200002e4
 8000974:	40004400 	.word	0x40004400

08000978 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800097c:	4b11      	ldr	r3, [pc, #68]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 800097e:	4a12      	ldr	r2, [pc, #72]	@ (80009c8 <MX_USART3_UART_Init+0x50>)
 8000980:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000982:	4b10      	ldr	r3, [pc, #64]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 8000984:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000988:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800098a:	4b0e      	ldr	r3, [pc, #56]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 800098c:	2200      	movs	r2, #0
 800098e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000990:	4b0c      	ldr	r3, [pc, #48]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 8000992:	2200      	movs	r2, #0
 8000994:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000996:	4b0b      	ldr	r3, [pc, #44]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800099c:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 800099e:	220c      	movs	r2, #12
 80009a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009a2:	4b08      	ldr	r3, [pc, #32]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a8:	4b06      	ldr	r3, [pc, #24]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009ae:	4805      	ldr	r0, [pc, #20]	@ (80009c4 <MX_USART3_UART_Init+0x4c>)
 80009b0:	f005 fdec 	bl	800658c <HAL_UART_Init>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80009ba:	f000 fb97 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	2000032c 	.word	0x2000032c
 80009c8:	40004800 	.word	0x40004800

080009cc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009d0:	4b14      	ldr	r3, [pc, #80]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009d8:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009da:	2206      	movs	r2, #6
 80009dc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e0:	2202      	movs	r2, #2
 80009e2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ec:	2202      	movs	r2, #2
 80009ee:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009fc:	4b09      	ldr	r3, [pc, #36]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a02:	4b08      	ldr	r3, [pc, #32]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a08:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a0e:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a10:	f001 ff43 	bl	800289a <HAL_PCD_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000a1a:	f000 fb67 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000374 	.word	0x20000374

08000a28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	607b      	str	r3, [r7, #4]
 8000a32:	4b18      	ldr	r3, [pc, #96]	@ (8000a94 <MX_DMA_Init+0x6c>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	4a17      	ldr	r2, [pc, #92]	@ (8000a94 <MX_DMA_Init+0x6c>)
 8000a38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a3e:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <MX_DMA_Init+0x6c>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	2038      	movs	r0, #56	@ 0x38
 8000a50:	f001 f919 	bl	8001c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a54:	2038      	movs	r0, #56	@ 0x38
 8000a56:	f001 f932 	bl	8001cbe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	203b      	movs	r0, #59	@ 0x3b
 8000a60:	f001 f911 	bl	8001c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000a64:	203b      	movs	r0, #59	@ 0x3b
 8000a66:	f001 f92a 	bl	8001cbe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	2044      	movs	r0, #68	@ 0x44
 8000a70:	f001 f909 	bl	8001c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000a74:	2044      	movs	r0, #68	@ 0x44
 8000a76:	f001 f922 	bl	8001cbe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	2045      	movs	r0, #69	@ 0x45
 8000a80:	f001 f901 	bl	8001c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000a84:	2045      	movs	r0, #69	@ 0x45
 8000a86:	f001 f91a 	bl	8001cbe <HAL_NVIC_EnableIRQ>

}
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40023800 	.word	0x40023800

08000a98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08c      	sub	sp, #48	@ 0x30
 8000a9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9e:	f107 031c 	add.w	r3, r7, #28
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	605a      	str	r2, [r3, #4]
 8000aa8:	609a      	str	r2, [r3, #8]
 8000aaa:	60da      	str	r2, [r3, #12]
 8000aac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61bb      	str	r3, [r7, #24]
 8000ab2:	4b65      	ldr	r3, [pc, #404]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab6:	4a64      	ldr	r2, [pc, #400]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000ab8:	f043 0304 	orr.w	r3, r3, #4
 8000abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000abe:	4b62      	ldr	r3, [pc, #392]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	f003 0304 	and.w	r3, r3, #4
 8000ac6:	61bb      	str	r3, [r7, #24]
 8000ac8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]
 8000ace:	4b5e      	ldr	r3, [pc, #376]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad2:	4a5d      	ldr	r2, [pc, #372]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000ad4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ada:	4b5b      	ldr	r3, [pc, #364]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
 8000aea:	4b57      	ldr	r3, [pc, #348]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	4a56      	ldr	r2, [pc, #344]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af6:	4b54      	ldr	r3, [pc, #336]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	613b      	str	r3, [r7, #16]
 8000b00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	4b50      	ldr	r3, [pc, #320]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a4f      	ldr	r2, [pc, #316]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b12:	4b4d      	ldr	r3, [pc, #308]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	60bb      	str	r3, [r7, #8]
 8000b22:	4b49      	ldr	r3, [pc, #292]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	4a48      	ldr	r2, [pc, #288]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000b28:	f043 0308 	orr.w	r3, r3, #8
 8000b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2e:	4b46      	ldr	r3, [pc, #280]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	f003 0308 	and.w	r3, r3, #8
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	607b      	str	r3, [r7, #4]
 8000b3e:	4b42      	ldr	r3, [pc, #264]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	4a41      	ldr	r2, [pc, #260]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000b44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4a:	4b3f      	ldr	r3, [pc, #252]	@ (8000c48 <MX_GPIO_Init+0x1b0>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2110      	movs	r1, #16
 8000b5a:	483c      	ldr	r0, [pc, #240]	@ (8000c4c <MX_GPIO_Init+0x1b4>)
 8000b5c:	f001 fe84 	bl	8002868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b60:	2200      	movs	r2, #0
 8000b62:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000b66:	483a      	ldr	r0, [pc, #232]	@ (8000c50 <MX_GPIO_Init+0x1b8>)
 8000b68:	f001 fe7e 	bl	8002868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2140      	movs	r1, #64	@ 0x40
 8000b70:	4838      	ldr	r0, [pc, #224]	@ (8000c54 <MX_GPIO_Init+0x1bc>)
 8000b72:	f001 fe79 	bl	8002868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2118      	movs	r1, #24
 8000b7a:	4837      	ldr	r0, [pc, #220]	@ (8000c58 <MX_GPIO_Init+0x1c0>)
 8000b7c:	f001 fe74 	bl	8002868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b86:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b90:	f107 031c 	add.w	r3, r7, #28
 8000b94:	4619      	mov	r1, r3
 8000b96:	4831      	ldr	r0, [pc, #196]	@ (8000c5c <MX_GPIO_Init+0x1c4>)
 8000b98:	f001 fcba 	bl	8002510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b9c:	2308      	movs	r3, #8
 8000b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba8:	f107 031c 	add.w	r3, r7, #28
 8000bac:	4619      	mov	r1, r3
 8000bae:	4827      	ldr	r0, [pc, #156]	@ (8000c4c <MX_GPIO_Init+0x1b4>)
 8000bb0:	f001 fcae 	bl	8002510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000bb4:	2310      	movs	r3, #16
 8000bb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc4:	f107 031c 	add.w	r3, r7, #28
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4820      	ldr	r0, [pc, #128]	@ (8000c4c <MX_GPIO_Init+0x1b4>)
 8000bcc:	f001 fca0 	bl	8002510 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000bd0:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000bd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bde:	2300      	movs	r3, #0
 8000be0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be2:	f107 031c 	add.w	r3, r7, #28
 8000be6:	4619      	mov	r1, r3
 8000be8:	4819      	ldr	r0, [pc, #100]	@ (8000c50 <MX_GPIO_Init+0x1b8>)
 8000bea:	f001 fc91 	bl	8002510 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000bee:	2340      	movs	r3, #64	@ 0x40
 8000bf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000bfe:	f107 031c 	add.w	r3, r7, #28
 8000c02:	4619      	mov	r1, r3
 8000c04:	4813      	ldr	r0, [pc, #76]	@ (8000c54 <MX_GPIO_Init+0x1bc>)
 8000c06:	f001 fc83 	bl	8002510 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c0a:	2380      	movs	r3, #128	@ 0x80
 8000c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c16:	f107 031c 	add.w	r3, r7, #28
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	480d      	ldr	r0, [pc, #52]	@ (8000c54 <MX_GPIO_Init+0x1bc>)
 8000c1e:	f001 fc77 	bl	8002510 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000c22:	2318      	movs	r3, #24
 8000c24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c26:	2301      	movs	r3, #1
 8000c28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c32:	f107 031c 	add.w	r3, r7, #28
 8000c36:	4619      	mov	r1, r3
 8000c38:	4807      	ldr	r0, [pc, #28]	@ (8000c58 <MX_GPIO_Init+0x1c0>)
 8000c3a:	f001 fc69 	bl	8002510 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c3e:	bf00      	nop
 8000c40:	3730      	adds	r7, #48	@ 0x30
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	40020000 	.word	0x40020000
 8000c50:	40020400 	.word	0x40020400
 8000c54:	40021800 	.word	0x40021800
 8000c58:	40020c00 	.word	0x40020c00
 8000c5c:	40020800 	.word	0x40020800

08000c60 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  *   None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]

  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000c68:	1d39      	adds	r1, r7, #4
 8000c6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c6e:	2201      	movs	r2, #1
 8000c70:	4803      	ldr	r0, [pc, #12]	@ (8000c80 <__io_putchar+0x20>)
 8000c72:	f005 fcdb 	bl	800662c <HAL_UART_Transmit>

  return ch;
 8000c76:	687b      	ldr	r3, [r7, #4]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	200002e4 	.word	0x200002e4

08000c84 <SPI_SDIO_Test>:

static void SPI_SDIO_Test(uint32_t num_bytes){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	f5ad 5d02 	sub.w	sp, sp, #8320	@ 0x2080
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000c92:	f843 0c8c 	str.w	r0, [r3, #-140]
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
	UINT WWC;
	FATFS FatFs;
	FIL Fil;
	FRESULT FR_Status;
	FR_Status = f_mount(&FatFs, SDPath, 1);
 8000c96:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8000c9a:	f103 0310 	add.w	r3, r3, #16
 8000c9e:	3b14      	subs	r3, #20
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	4996      	ldr	r1, [pc, #600]	@ (8000efc <SPI_SDIO_Test+0x278>)
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f00a f8fb 	bl	800aea0 <f_mount>
 8000caa:	4603      	mov	r3, r0
 8000cac:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000cb0:	f102 0203 	add.w	r2, r2, #3
 8000cb4:	7013      	strb	r3, [r2, #0]
	FR_Status = f_open(&Fil, "test.bin", FA_WRITE | FA_READ | FA_CREATE_ALWAYS);
 8000cb6:	f107 0310 	add.w	r3, r7, #16
 8000cba:	3b04      	subs	r3, #4
 8000cbc:	220b      	movs	r2, #11
 8000cbe:	4990      	ldr	r1, [pc, #576]	@ (8000f00 <SPI_SDIO_Test+0x27c>)
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f00a f933 	bl	800af2c <f_open>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000ccc:	f102 0203 	add.w	r2, r2, #3
 8000cd0:	7013      	strb	r3, [r2, #0]
	if(FR_Status != FR_OK)
 8000cd2:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000cd6:	f103 0303 	add.w	r3, r3, #3
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d014      	beq.n	8000d0a <SPI_SDIO_Test+0x86>
	{
		printf("Error! While Creating/Opening A New Text File, Error Code: (%i)\r\n", FR_Status);
 8000ce0:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000ce4:	f103 0303 	add.w	r3, r3, #3
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	4619      	mov	r1, r3
 8000cec:	4885      	ldr	r0, [pc, #532]	@ (8000f04 <SPI_SDIO_Test+0x280>)
 8000cee:	f00a fe57 	bl	800b9a0 <iprintf>
		FR_Status = f_mount(NULL, "", 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	4984      	ldr	r1, [pc, #528]	@ (8000f08 <SPI_SDIO_Test+0x284>)
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f00a f8d2 	bl	800aea0 <f_mount>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000d02:	f102 0203 	add.w	r2, r2, #3
 8000d06:	7013      	strb	r3, [r2, #0]
 8000d08:	e1d4      	b.n	80010b4 <SPI_SDIO_Test+0x430>
		return;
	}

	uint8_t ackByte = 0;
 8000d0a:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f803 2c85 	strb.w	r2, [r3, #-133]
	while (ackByte != 67){
 8000d14:	e027      	b.n	8000d66 <SPI_SDIO_Test+0xe2>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2110      	movs	r1, #16
 8000d1a:	487c      	ldr	r0, [pc, #496]	@ (8000f0c <SPI_SDIO_Test+0x288>)
 8000d1c:	f001 fda4 	bl	8002868 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&start_code, 1, 100);
 8000d20:	2364      	movs	r3, #100	@ 0x64
 8000d22:	2201      	movs	r2, #1
 8000d24:	497a      	ldr	r1, [pc, #488]	@ (8000f10 <SPI_SDIO_Test+0x28c>)
 8000d26:	487b      	ldr	r0, [pc, #492]	@ (8000f14 <SPI_SDIO_Test+0x290>)
 8000d28:	f004 fba2 	bl	8005470 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	2110      	movs	r1, #16
 8000d30:	4876      	ldr	r0, [pc, #472]	@ (8000f0c <SPI_SDIO_Test+0x288>)
 8000d32:	f001 fd99 	bl	8002868 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8000d36:	200a      	movs	r0, #10
 8000d38:	f000 fea6 	bl	8001a88 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2110      	movs	r1, #16
 8000d40:	4872      	ldr	r0, [pc, #456]	@ (8000f0c <SPI_SDIO_Test+0x288>)
 8000d42:	f001 fd91 	bl	8002868 <HAL_GPIO_WritePin>
		HAL_SPI_Receive(&hspi1, (uint8_t *)&ackByte, 1, 100);
 8000d46:	f107 0110 	add.w	r1, r7, #16
 8000d4a:	3905      	subs	r1, #5
 8000d4c:	2364      	movs	r3, #100	@ 0x64
 8000d4e:	2201      	movs	r2, #1
 8000d50:	4870      	ldr	r0, [pc, #448]	@ (8000f14 <SPI_SDIO_Test+0x290>)
 8000d52:	f004 fcd1 	bl	80056f8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000d56:	2201      	movs	r2, #1
 8000d58:	2110      	movs	r1, #16
 8000d5a:	486c      	ldr	r0, [pc, #432]	@ (8000f0c <SPI_SDIO_Test+0x288>)
 8000d5c:	f001 fd84 	bl	8002868 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8000d60:	200a      	movs	r0, #10
 8000d62:	f000 fe91 	bl	8001a88 <HAL_Delay>
	while (ackByte != 67){
 8000d66:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000d6a:	f813 3c85 	ldrb.w	r3, [r3, #-133]
 8000d6e:	2b43      	cmp	r3, #67	@ 0x43
 8000d70:	d1d1      	bne.n	8000d16 <SPI_SDIO_Test+0x92>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2110      	movs	r1, #16
 8000d76:	4865      	ldr	r0, [pc, #404]	@ (8000f0c <SPI_SDIO_Test+0x288>)
 8000d78:	f001 fd76 	bl	8002868 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&num_bytes, 4, 100);
 8000d7c:	f107 0110 	add.w	r1, r7, #16
 8000d80:	390c      	subs	r1, #12
 8000d82:	2364      	movs	r3, #100	@ 0x64
 8000d84:	2204      	movs	r2, #4
 8000d86:	4863      	ldr	r0, [pc, #396]	@ (8000f14 <SPI_SDIO_Test+0x290>)
 8000d88:	f004 fb72 	bl	8005470 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	2110      	movs	r1, #16
 8000d90:	485e      	ldr	r0, [pc, #376]	@ (8000f0c <SPI_SDIO_Test+0x288>)
 8000d92:	f001 fd69 	bl	8002868 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000d96:	2005      	movs	r0, #5
 8000d98:	f000 fe76 	bl	8001a88 <HAL_Delay>

//	else{
//	  f_write(&Fil, buffer, num_bytes, &WWC);
//	  f_close(&Fil);
//	}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2108      	movs	r1, #8
 8000da0:	485d      	ldr	r0, [pc, #372]	@ (8000f18 <SPI_SDIO_Test+0x294>)
 8000da2:	f001 fd61 	bl	8002868 <HAL_GPIO_WritePin>
//	for(int i = 0; i < 256; i++){
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
//		f_write(&Fil, spi_buffer, SPI_BUFFER_SIZE , &WWC);
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
//	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2110      	movs	r1, #16
 8000daa:	4858      	ldr	r0, [pc, #352]	@ (8000f0c <SPI_SDIO_Test+0x288>)
 8000dac:	f001 fd5c 	bl	8002868 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t *)spi_buffer,(uint8_t *)spi_buffer, SPI_BUFFER_SIZE);
 8000db0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000db4:	4a59      	ldr	r2, [pc, #356]	@ (8000f1c <SPI_SDIO_Test+0x298>)
 8000db6:	4959      	ldr	r1, [pc, #356]	@ (8000f1c <SPI_SDIO_Test+0x298>)
 8000db8:	4856      	ldr	r0, [pc, #344]	@ (8000f14 <SPI_SDIO_Test+0x290>)
 8000dba:	f004 ff5f 	bl	8005c7c <HAL_SPI_TransmitReceive_DMA>
	uint32_t written_bytes = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000dc4:	f102 020c 	add.w	r2, r2, #12
 8000dc8:	6013      	str	r3, [r2, #0]
	uint32_t start_time = HAL_GetTick();
 8000dca:	f000 fe51 	bl	8001a70 <HAL_GetTick>
 8000dce:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8000dd2:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 8000dd6:	6018      	str	r0, [r3, #0]
	while ((HAL_GetTick() - start_time) < 15000 && (written_bytes < num_bytes - 1)){
 8000dd8:	e125      	b.n	8001026 <SPI_SDIO_Test+0x3a2>
		if(first_half_filled){
 8000dda:	4b51      	ldr	r3, [pc, #324]	@ (8000f20 <SPI_SDIO_Test+0x29c>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d07d      	beq.n	8000ee0 <SPI_SDIO_Test+0x25c>
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET)
			for (int i = 0; i < HALF_SPI_BUFFER_SIZE; i += 4){
 8000de4:	2300      	movs	r3, #0
 8000de6:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000dea:	f102 0208 	add.w	r2, r2, #8
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	e05f      	b.n	8000eb2 <SPI_SDIO_Test+0x22e>
				uint32_t curr_num = spi_buffer[i] | spi_buffer[i+1] << 8 | spi_buffer[i+2] << 16 | spi_buffer[i+3] << 24;
 8000df2:	4a4a      	ldr	r2, [pc, #296]	@ (8000f1c <SPI_SDIO_Test+0x298>)
 8000df4:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000df8:	f103 0308 	add.w	r3, r3, #8
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	4619      	mov	r1, r3
 8000e04:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000e08:	f103 0308 	add.w	r3, r3, #8
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	4a42      	ldr	r2, [pc, #264]	@ (8000f1c <SPI_SDIO_Test+0x298>)
 8000e12:	5cd3      	ldrb	r3, [r2, r3]
 8000e14:	021b      	lsls	r3, r3, #8
 8000e16:	ea41 0203 	orr.w	r2, r1, r3
 8000e1a:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000e1e:	f103 0308 	add.w	r3, r3, #8
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	3302      	adds	r3, #2
 8000e26:	493d      	ldr	r1, [pc, #244]	@ (8000f1c <SPI_SDIO_Test+0x298>)
 8000e28:	5ccb      	ldrb	r3, [r1, r3]
 8000e2a:	041b      	lsls	r3, r3, #16
 8000e2c:	431a      	orrs	r2, r3
 8000e2e:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000e32:	f103 0308 	add.w	r3, r3, #8
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	3303      	adds	r3, #3
 8000e3a:	4938      	ldr	r1, [pc, #224]	@ (8000f1c <SPI_SDIO_Test+0x298>)
 8000e3c:	5ccb      	ldrb	r3, [r1, r3]
 8000e3e:	061b      	lsls	r3, r3, #24
 8000e40:	4313      	orrs	r3, r2
 8000e42:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000e46:	f102 0238 	add.w	r2, r2, #56	@ 0x38
 8000e4a:	6013      	str	r3, [r2, #0]
				if ( curr_num != curr_received_num){
 8000e4c:	4b35      	ldr	r3, [pc, #212]	@ (8000f24 <SPI_SDIO_Test+0x2a0>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000e54:	f102 0238 	add.w	r2, r2, #56	@ 0x38
 8000e58:	6812      	ldr	r2, [r2, #0]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d019      	beq.n	8000e92 <SPI_SDIO_Test+0x20e>
					if(num_errors < NUM_ERRORS){
 8000e5e:	4b32      	ldr	r3, [pc, #200]	@ (8000f28 <SPI_SDIO_Test+0x2a4>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2b63      	cmp	r3, #99	@ 0x63
 8000e64:	d810      	bhi.n	8000e88 <SPI_SDIO_Test+0x204>
						errors[num_errors] = curr_num;
 8000e66:	4b30      	ldr	r3, [pc, #192]	@ (8000f28 <SPI_SDIO_Test+0x2a4>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4930      	ldr	r1, [pc, #192]	@ (8000f2c <SPI_SDIO_Test+0x2a8>)
 8000e6c:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000e70:	f102 0238 	add.w	r2, r2, #56	@ 0x38
 8000e74:	6812      	ldr	r2, [r2, #0]
 8000e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						expected_num[num_errors] = curr_received_num;
 8000e7a:	4b2b      	ldr	r3, [pc, #172]	@ (8000f28 <SPI_SDIO_Test+0x2a4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a29      	ldr	r2, [pc, #164]	@ (8000f24 <SPI_SDIO_Test+0x2a0>)
 8000e80:	6812      	ldr	r2, [r2, #0]
 8000e82:	492b      	ldr	r1, [pc, #172]	@ (8000f30 <SPI_SDIO_Test+0x2ac>)
 8000e84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
//						curr_received_num = curr_num;
					}
					num_errors++;
 8000e88:	4b27      	ldr	r3, [pc, #156]	@ (8000f28 <SPI_SDIO_Test+0x2a4>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	4a26      	ldr	r2, [pc, #152]	@ (8000f28 <SPI_SDIO_Test+0x2a4>)
 8000e90:	6013      	str	r3, [r2, #0]
				}
				curr_received_num++;
 8000e92:	4b24      	ldr	r3, [pc, #144]	@ (8000f24 <SPI_SDIO_Test+0x2a0>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	3301      	adds	r3, #1
 8000e98:	4a22      	ldr	r2, [pc, #136]	@ (8000f24 <SPI_SDIO_Test+0x2a0>)
 8000e9a:	6013      	str	r3, [r2, #0]
			for (int i = 0; i < HALF_SPI_BUFFER_SIZE; i += 4){
 8000e9c:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000ea0:	f103 0308 	add.w	r3, r3, #8
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	3304      	adds	r3, #4
 8000ea8:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000eac:	f102 0208 	add.w	r2, r2, #8
 8000eb0:	6013      	str	r3, [r2, #0]
 8000eb2:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000eb6:	f103 0308 	add.w	r3, r3, #8
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000ec0:	db97      	blt.n	8000df2 <SPI_SDIO_Test+0x16e>
			}
//			f_write(&Fil, &spi_buffer, HALF_SPI_BUFFER_SIZE , &WWC);
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
			written_bytes += HALF_SPI_BUFFER_SIZE;
 8000ec2:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000ec6:	f103 030c 	add.w	r3, r3, #12
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000ed0:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000ed4:	f102 020c 	add.w	r2, r2, #12
 8000ed8:	6013      	str	r3, [r2, #0]
			first_half_filled = false;
 8000eda:	4b11      	ldr	r3, [pc, #68]	@ (8000f20 <SPI_SDIO_Test+0x29c>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	701a      	strb	r2, [r3, #0]
		}
		if(second_half_filled){
 8000ee0:	4b14      	ldr	r3, [pc, #80]	@ (8000f34 <SPI_SDIO_Test+0x2b0>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f000 809d 	beq.w	8001026 <SPI_SDIO_Test+0x3a2>
			for (int i = HALF_SPI_BUFFER_SIZE; i < SPI_BUFFER_SIZE; i += 4){
 8000eec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ef0:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000ef4:	f102 0204 	add.w	r2, r2, #4
 8000ef8:	6013      	str	r3, [r2, #0]
 8000efa:	e07d      	b.n	8000ff8 <SPI_SDIO_Test+0x374>
 8000efc:	20008b90 	.word	0x20008b90
 8000f00:	0800c684 	.word	0x0800c684
 8000f04:	0800c690 	.word	0x0800c690
 8000f08:	0800c6d4 	.word	0x0800c6d4
 8000f0c:	40020000 	.word	0x40020000
 8000f10:	20000000 	.word	0x20000000
 8000f14:	200001cc 	.word	0x200001cc
 8000f18:	40020c00 	.word	0x40020c00
 8000f1c:	2000085c 	.word	0x2000085c
 8000f20:	20000858 	.word	0x20000858
 8000f24:	2000885c 	.word	0x2000885c
 8000f28:	20008860 	.word	0x20008860
 8000f2c:	20008864 	.word	0x20008864
 8000f30:	200089f4 	.word	0x200089f4
 8000f34:	20000859 	.word	0x20000859
				uint32_t curr_num = spi_buffer[i] | spi_buffer[i+1] << 8 | spi_buffer[i+2] << 16 | spi_buffer[i+3] << 24;
 8000f38:	4a61      	ldr	r2, [pc, #388]	@ (80010c0 <SPI_SDIO_Test+0x43c>)
 8000f3a:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000f3e:	f103 0304 	add.w	r3, r3, #4
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4413      	add	r3, r2
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000f4e:	f103 0304 	add.w	r3, r3, #4
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	3301      	adds	r3, #1
 8000f56:	4a5a      	ldr	r2, [pc, #360]	@ (80010c0 <SPI_SDIO_Test+0x43c>)
 8000f58:	5cd3      	ldrb	r3, [r2, r3]
 8000f5a:	021b      	lsls	r3, r3, #8
 8000f5c:	ea41 0203 	orr.w	r2, r1, r3
 8000f60:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000f64:	f103 0304 	add.w	r3, r3, #4
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	3302      	adds	r3, #2
 8000f6c:	4954      	ldr	r1, [pc, #336]	@ (80010c0 <SPI_SDIO_Test+0x43c>)
 8000f6e:	5ccb      	ldrb	r3, [r1, r3]
 8000f70:	041b      	lsls	r3, r3, #16
 8000f72:	431a      	orrs	r2, r3
 8000f74:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000f78:	f103 0304 	add.w	r3, r3, #4
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	3303      	adds	r3, #3
 8000f80:	494f      	ldr	r1, [pc, #316]	@ (80010c0 <SPI_SDIO_Test+0x43c>)
 8000f82:	5ccb      	ldrb	r3, [r1, r3]
 8000f84:	061b      	lsls	r3, r3, #24
 8000f86:	4313      	orrs	r3, r2
 8000f88:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000f8c:	f102 0234 	add.w	r2, r2, #52	@ 0x34
 8000f90:	6013      	str	r3, [r2, #0]
				if ( curr_num != curr_received_num){
 8000f92:	4b4c      	ldr	r3, [pc, #304]	@ (80010c4 <SPI_SDIO_Test+0x440>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000f9a:	f102 0234 	add.w	r2, r2, #52	@ 0x34
 8000f9e:	6812      	ldr	r2, [r2, #0]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d019      	beq.n	8000fd8 <SPI_SDIO_Test+0x354>
					if(num_errors < NUM_ERRORS){
 8000fa4:	4b48      	ldr	r3, [pc, #288]	@ (80010c8 <SPI_SDIO_Test+0x444>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b63      	cmp	r3, #99	@ 0x63
 8000faa:	d810      	bhi.n	8000fce <SPI_SDIO_Test+0x34a>
						errors[num_errors] = curr_num;
 8000fac:	4b46      	ldr	r3, [pc, #280]	@ (80010c8 <SPI_SDIO_Test+0x444>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4946      	ldr	r1, [pc, #280]	@ (80010cc <SPI_SDIO_Test+0x448>)
 8000fb2:	f507 5201 	add.w	r2, r7, #8256	@ 0x2040
 8000fb6:	f102 0234 	add.w	r2, r2, #52	@ 0x34
 8000fba:	6812      	ldr	r2, [r2, #0]
 8000fbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						expected_num[num_errors] = curr_received_num;
 8000fc0:	4b41      	ldr	r3, [pc, #260]	@ (80010c8 <SPI_SDIO_Test+0x444>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a3f      	ldr	r2, [pc, #252]	@ (80010c4 <SPI_SDIO_Test+0x440>)
 8000fc6:	6812      	ldr	r2, [r2, #0]
 8000fc8:	4941      	ldr	r1, [pc, #260]	@ (80010d0 <SPI_SDIO_Test+0x44c>)
 8000fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
//						curr_received_num = curr_num;
					}

					num_errors++;
 8000fce:	4b3e      	ldr	r3, [pc, #248]	@ (80010c8 <SPI_SDIO_Test+0x444>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	4a3c      	ldr	r2, [pc, #240]	@ (80010c8 <SPI_SDIO_Test+0x444>)
 8000fd6:	6013      	str	r3, [r2, #0]

				}
				curr_received_num++;
 8000fd8:	4b3a      	ldr	r3, [pc, #232]	@ (80010c4 <SPI_SDIO_Test+0x440>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	4a39      	ldr	r2, [pc, #228]	@ (80010c4 <SPI_SDIO_Test+0x440>)
 8000fe0:	6013      	str	r3, [r2, #0]
			for (int i = HALF_SPI_BUFFER_SIZE; i < SPI_BUFFER_SIZE; i += 4){
 8000fe2:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000fe6:	f103 0304 	add.w	r3, r3, #4
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	3304      	adds	r3, #4
 8000fee:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8000ff2:	f102 0204 	add.w	r2, r2, #4
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8000ffc:	f103 0304 	add.w	r3, r3, #4
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001006:	db97      	blt.n	8000f38 <SPI_SDIO_Test+0x2b4>
			}
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);
//			f_write(&Fil, &spi_buffer[HALF_SPI_BUFFER_SIZE], HALF_SPI_BUFFER_SIZE , &WWC);
//			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
			written_bytes += HALF_SPI_BUFFER_SIZE;
 8001008:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 800100c:	f103 030c 	add.w	r3, r3, #12
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001016:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 800101a:	f102 020c 	add.w	r2, r2, #12
 800101e:	6013      	str	r3, [r2, #0]
			second_half_filled = false;
 8001020:	4b2c      	ldr	r3, [pc, #176]	@ (80010d4 <SPI_SDIO_Test+0x450>)
 8001022:	2200      	movs	r2, #0
 8001024:	701a      	strb	r2, [r3, #0]
	while ((HAL_GetTick() - start_time) < 15000 && (written_bytes < num_bytes - 1)){
 8001026:	f000 fd23 	bl	8001a70 <HAL_GetTick>
 800102a:	4602      	mov	r2, r0
 800102c:	f507 5301 	add.w	r3, r7, #8256	@ 0x2040
 8001030:	f103 033c 	add.w	r3, r3, #60	@ 0x3c
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	f643 2297 	movw	r2, #14999	@ 0x3a97
 800103c:	4293      	cmp	r3, r2
 800103e:	d80c      	bhi.n	800105a <SPI_SDIO_Test+0x3d6>
 8001040:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001044:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8001048:	3b01      	subs	r3, #1
 800104a:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 800104e:	f102 020c 	add.w	r2, r2, #12
 8001052:	6812      	ldr	r2, [r2, #0]
 8001054:	429a      	cmp	r2, r3
 8001056:	f4ff aec0 	bcc.w	8000dda <SPI_SDIO_Test+0x156>
		}
	}
	HAL_SPI_DMAStop(&hspi1); // Stop the clock once we have enough data
 800105a:	481f      	ldr	r0, [pc, #124]	@ (80010d8 <SPI_SDIO_Test+0x454>)
 800105c:	f004 ff0a 	bl	8005e74 <HAL_SPI_DMAStop>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	2110      	movs	r1, #16
 8001064:	481d      	ldr	r0, [pc, #116]	@ (80010dc <SPI_SDIO_Test+0x458>)
 8001066:	f001 fbff 	bl	8002868 <HAL_GPIO_WritePin>
	f_close(&Fil);
 800106a:	f107 0310 	add.w	r3, r7, #16
 800106e:	3b04      	subs	r3, #4
 8001070:	4618      	mov	r0, r3
 8001072:	f00a f9b1 	bl	800b3d8 <f_close>

	FR_Status = f_mount(NULL, "", 0);
 8001076:	2200      	movs	r2, #0
 8001078:	4919      	ldr	r1, [pc, #100]	@ (80010e0 <SPI_SDIO_Test+0x45c>)
 800107a:	2000      	movs	r0, #0
 800107c:	f009 ff10 	bl	800aea0 <f_mount>
 8001080:	4603      	mov	r3, r0
 8001082:	f507 5202 	add.w	r2, r7, #8320	@ 0x2080
 8001086:	f102 0203 	add.w	r2, r2, #3
 800108a:	7013      	strb	r3, [r2, #0]
	if (FR_Status != FR_OK)
 800108c:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 8001090:	f103 0303 	add.w	r3, r3, #3
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d009      	beq.n	80010ae <SPI_SDIO_Test+0x42a>
	{
		printf("\r\nError! While Un-mounting SD Card, Error Code: (%i)\r\n", FR_Status);
 800109a:	f507 5302 	add.w	r3, r7, #8320	@ 0x2080
 800109e:	f103 0303 	add.w	r3, r3, #3
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	480f      	ldr	r0, [pc, #60]	@ (80010e4 <SPI_SDIO_Test+0x460>)
 80010a8:	f00a fc7a 	bl	800b9a0 <iprintf>
 80010ac:	e002      	b.n	80010b4 <SPI_SDIO_Test+0x430>
	}
	else{
		printf("\r\nSD Card Un-mounted Successfully! \r\n");
 80010ae:	480e      	ldr	r0, [pc, #56]	@ (80010e8 <SPI_SDIO_Test+0x464>)
 80010b0:	f00a fcde 	bl	800ba70 <puts>
	}

}
 80010b4:	f507 5702 	add.w	r7, r7, #8320	@ 0x2080
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	2000085c 	.word	0x2000085c
 80010c4:	2000885c 	.word	0x2000885c
 80010c8:	20008860 	.word	0x20008860
 80010cc:	20008864 	.word	0x20008864
 80010d0:	200089f4 	.word	0x200089f4
 80010d4:	20000859 	.word	0x20000859
 80010d8:	200001cc 	.word	0x200001cc
 80010dc:	40020000 	.word	0x40020000
 80010e0:	0800c6d4 	.word	0x0800c6d4
 80010e4:	0800c6d8 	.word	0x0800c6d8
 80010e8:	0800c710 	.word	0x0800c710

080010ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f0:	b672      	cpsid	i
}
 80010f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <Error_Handler+0x8>

080010f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <HAL_MspInit+0x4c>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001106:	4a0f      	ldr	r2, [pc, #60]	@ (8001144 <HAL_MspInit+0x4c>)
 8001108:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800110c:	6453      	str	r3, [r2, #68]	@ 0x44
 800110e:	4b0d      	ldr	r3, [pc, #52]	@ (8001144 <HAL_MspInit+0x4c>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	603b      	str	r3, [r7, #0]
 800111e:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <HAL_MspInit+0x4c>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001122:	4a08      	ldr	r2, [pc, #32]	@ (8001144 <HAL_MspInit+0x4c>)
 8001124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001128:	6413      	str	r3, [r2, #64]	@ 0x40
 800112a:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_MspInit+0x4c>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40023800 	.word	0x40023800

08001148 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b0a2      	sub	sp, #136	@ 0x88
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001150:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001160:	f107 0318 	add.w	r3, r7, #24
 8001164:	225c      	movs	r2, #92	@ 0x5c
 8001166:	2100      	movs	r1, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f00a fc89 	bl	800ba80 <memset>
  if(hsd->Instance==SDIO)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a83      	ldr	r2, [pc, #524]	@ (8001380 <HAL_SD_MspInit+0x238>)
 8001174:	4293      	cmp	r3, r2
 8001176:	f040 80fe 	bne.w	8001376 <HAL_SD_MspInit+0x22e>

    /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800117a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800117e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001180:	2300      	movs	r3, #0
 8001182:	66fb      	str	r3, [r7, #108]	@ 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8001184:	2300      	movs	r3, #0
 8001186:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001188:	f107 0318 	add.w	r3, r7, #24
 800118c:	4618      	mov	r0, r3
 800118e:	f001 fdd9 	bl	8002d44 <HAL_RCCEx_PeriphCLKConfig>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8001198:	f7ff ffa8 	bl	80010ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800119c:	2300      	movs	r3, #0
 800119e:	617b      	str	r3, [r7, #20]
 80011a0:	4b78      	ldr	r3, [pc, #480]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a4:	4a77      	ldr	r2, [pc, #476]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80011aa:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ac:	4b75      	ldr	r3, [pc, #468]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80011b4:	617b      	str	r3, [r7, #20]
 80011b6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b8:	2300      	movs	r3, #0
 80011ba:	613b      	str	r3, [r7, #16]
 80011bc:	4b71      	ldr	r3, [pc, #452]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c0:	4a70      	ldr	r2, [pc, #448]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011c2:	f043 0302 	orr.w	r3, r3, #2
 80011c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c8:	4b6e      	ldr	r3, [pc, #440]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011cc:	f003 0302 	and.w	r3, r3, #2
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	4b6a      	ldr	r3, [pc, #424]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011dc:	4a69      	ldr	r2, [pc, #420]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011de:	f043 0304 	orr.w	r3, r3, #4
 80011e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e4:	4b67      	ldr	r3, [pc, #412]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e8:	f003 0304 	and.w	r3, r3, #4
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011f0:	2300      	movs	r3, #0
 80011f2:	60bb      	str	r3, [r7, #8]
 80011f4:	4b63      	ldr	r3, [pc, #396]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f8:	4a62      	ldr	r2, [pc, #392]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 80011fa:	f043 0308 	orr.w	r3, r3, #8
 80011fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001200:	4b60      	ldr	r3, [pc, #384]	@ (8001384 <HAL_SD_MspInit+0x23c>)
 8001202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001204:	f003 0308 	and.w	r3, r3, #8
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PC11     ------> SDIO_D3
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800120c:	2306      	movs	r3, #6
 800120e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001210:	2302      	movs	r3, #2
 8001212:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001218:	2303      	movs	r3, #3
 800121a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800121e:	230c      	movs	r3, #12
 8001220:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001224:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001228:	4619      	mov	r1, r3
 800122a:	4857      	ldr	r0, [pc, #348]	@ (8001388 <HAL_SD_MspInit+0x240>)
 800122c:	f001 f970 	bl	8002510 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8001230:	f44f 6330 	mov.w	r3, #2816	@ 0xb00
 8001234:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001236:	2302      	movs	r3, #2
 8001238:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800123e:	2303      	movs	r3, #3
 8001240:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001244:	230c      	movs	r3, #12
 8001246:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800124a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800124e:	4619      	mov	r1, r3
 8001250:	484e      	ldr	r0, [pc, #312]	@ (800138c <HAL_SD_MspInit+0x244>)
 8001252:	f001 f95d 	bl	8002510 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001256:	2304      	movs	r3, #4
 8001258:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001268:	230c      	movs	r3, #12
 800126a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800126e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001272:	4619      	mov	r1, r3
 8001274:	4846      	ldr	r0, [pc, #280]	@ (8001390 <HAL_SD_MspInit+0x248>)
 8001276:	f001 f94b 	bl	8002510 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 800127a:	4b46      	ldr	r3, [pc, #280]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 800127c:	4a46      	ldr	r2, [pc, #280]	@ (8001398 <HAL_SD_MspInit+0x250>)
 800127e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001280:	4b44      	ldr	r3, [pc, #272]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 8001282:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001286:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001288:	4b42      	ldr	r3, [pc, #264]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 800128a:	2240      	movs	r2, #64	@ 0x40
 800128c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800128e:	4b41      	ldr	r3, [pc, #260]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 8001290:	2200      	movs	r2, #0
 8001292:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001294:	4b3f      	ldr	r3, [pc, #252]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 8001296:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800129a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800129c:	4b3d      	ldr	r3, [pc, #244]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 800129e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012a2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012a4:	4b3b      	ldr	r3, [pc, #236]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012aa:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80012ac:	4b39      	ldr	r3, [pc, #228]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012ae:	2220      	movs	r2, #32
 80012b0:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012b2:	4b38      	ldr	r3, [pc, #224]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80012b8:	4b36      	ldr	r3, [pc, #216]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012ba:	2204      	movs	r2, #4
 80012bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80012be:	4b35      	ldr	r3, [pc, #212]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012c0:	2203      	movs	r2, #3
 80012c2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80012c4:	4b33      	ldr	r3, [pc, #204]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012c6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80012ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80012cc:	4b31      	ldr	r3, [pc, #196]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012ce:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80012d2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80012d4:	482f      	ldr	r0, [pc, #188]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012d6:	f000 fd0d 	bl	8001cf4 <HAL_DMA_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 80012e0:	f7ff ff04 	bl	80010ec <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012ea:	4a2a      	ldr	r2, [pc, #168]	@ (8001394 <HAL_SD_MspInit+0x24c>)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 80012f0:	4b2a      	ldr	r3, [pc, #168]	@ (800139c <HAL_SD_MspInit+0x254>)
 80012f2:	4a2b      	ldr	r2, [pc, #172]	@ (80013a0 <HAL_SD_MspInit+0x258>)
 80012f4:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80012f6:	4b29      	ldr	r3, [pc, #164]	@ (800139c <HAL_SD_MspInit+0x254>)
 80012f8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80012fc:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012fe:	4b27      	ldr	r3, [pc, #156]	@ (800139c <HAL_SD_MspInit+0x254>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001304:	4b25      	ldr	r3, [pc, #148]	@ (800139c <HAL_SD_MspInit+0x254>)
 8001306:	2200      	movs	r2, #0
 8001308:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800130a:	4b24      	ldr	r3, [pc, #144]	@ (800139c <HAL_SD_MspInit+0x254>)
 800130c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001310:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001312:	4b22      	ldr	r3, [pc, #136]	@ (800139c <HAL_SD_MspInit+0x254>)
 8001314:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001318:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800131a:	4b20      	ldr	r3, [pc, #128]	@ (800139c <HAL_SD_MspInit+0x254>)
 800131c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001320:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001322:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <HAL_SD_MspInit+0x254>)
 8001324:	2220      	movs	r2, #32
 8001326:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001328:	4b1c      	ldr	r3, [pc, #112]	@ (800139c <HAL_SD_MspInit+0x254>)
 800132a:	2200      	movs	r2, #0
 800132c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800132e:	4b1b      	ldr	r3, [pc, #108]	@ (800139c <HAL_SD_MspInit+0x254>)
 8001330:	2204      	movs	r2, #4
 8001332:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001334:	4b19      	ldr	r3, [pc, #100]	@ (800139c <HAL_SD_MspInit+0x254>)
 8001336:	2203      	movs	r2, #3
 8001338:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <HAL_SD_MspInit+0x254>)
 800133c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001340:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001342:	4b16      	ldr	r3, [pc, #88]	@ (800139c <HAL_SD_MspInit+0x254>)
 8001344:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001348:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800134a:	4814      	ldr	r0, [pc, #80]	@ (800139c <HAL_SD_MspInit+0x254>)
 800134c:	f000 fcd2 	bl	8001cf4 <HAL_DMA_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <HAL_SD_MspInit+0x212>
    {
      Error_Handler();
 8001356:	f7ff fec9 	bl	80010ec <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a0f      	ldr	r2, [pc, #60]	@ (800139c <HAL_SD_MspInit+0x254>)
 800135e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001360:	4a0e      	ldr	r2, [pc, #56]	@ (800139c <HAL_SD_MspInit+0x254>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001366:	2200      	movs	r2, #0
 8001368:	2100      	movs	r1, #0
 800136a:	2031      	movs	r0, #49	@ 0x31
 800136c:	f000 fc8b 	bl	8001c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001370:	2031      	movs	r0, #49	@ 0x31
 8001372:	f000 fca4 	bl	8001cbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001376:	bf00      	nop
 8001378:	3788      	adds	r7, #136	@ 0x88
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40012c00 	.word	0x40012c00
 8001384:	40023800 	.word	0x40023800
 8001388:	40020400 	.word	0x40020400
 800138c:	40020800 	.word	0x40020800
 8001390:	40020c00 	.word	0x40020c00
 8001394:	2000010c 	.word	0x2000010c
 8001398:	40026458 	.word	0x40026458
 800139c:	2000016c 	.word	0x2000016c
 80013a0:	400264a0 	.word	0x400264a0

080013a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	@ 0x28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a4c      	ldr	r2, [pc, #304]	@ (80014f4 <HAL_SPI_MspInit+0x150>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	f040 8092 	bne.w	80014ec <HAL_SPI_MspInit+0x148>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013c8:	2300      	movs	r3, #0
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	4b4a      	ldr	r3, [pc, #296]	@ (80014f8 <HAL_SPI_MspInit+0x154>)
 80013ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d0:	4a49      	ldr	r2, [pc, #292]	@ (80014f8 <HAL_SPI_MspInit+0x154>)
 80013d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80013d8:	4b47      	ldr	r3, [pc, #284]	@ (80014f8 <HAL_SPI_MspInit+0x154>)
 80013da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013e0:	613b      	str	r3, [r7, #16]
 80013e2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	4b43      	ldr	r3, [pc, #268]	@ (80014f8 <HAL_SPI_MspInit+0x154>)
 80013ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ec:	4a42      	ldr	r2, [pc, #264]	@ (80014f8 <HAL_SPI_MspInit+0x154>)
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f4:	4b40      	ldr	r3, [pc, #256]	@ (80014f8 <HAL_SPI_MspInit+0x154>)
 80013f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001400:	23e0      	movs	r3, #224	@ 0xe0
 8001402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001404:	2302      	movs	r3, #2
 8001406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140c:	2303      	movs	r3, #3
 800140e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001410:	2305      	movs	r3, #5
 8001412:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4619      	mov	r1, r3
 800141a:	4838      	ldr	r0, [pc, #224]	@ (80014fc <HAL_SPI_MspInit+0x158>)
 800141c:	f001 f878 	bl	8002510 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001420:	4b37      	ldr	r3, [pc, #220]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 8001422:	4a38      	ldr	r2, [pc, #224]	@ (8001504 <HAL_SPI_MspInit+0x160>)
 8001424:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001426:	4b36      	ldr	r3, [pc, #216]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 8001428:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800142c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800142e:	4b34      	ldr	r3, [pc, #208]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001434:	4b32      	ldr	r3, [pc, #200]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 8001436:	2200      	movs	r2, #0
 8001438:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800143a:	4b31      	ldr	r3, [pc, #196]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 800143c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001440:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001442:	4b2f      	ldr	r3, [pc, #188]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 8001444:	2200      	movs	r2, #0
 8001446:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001448:	4b2d      	ldr	r3, [pc, #180]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 800144a:	2200      	movs	r2, #0
 800144c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 800144e:	4b2c      	ldr	r3, [pc, #176]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 8001450:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001454:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001456:	4b2a      	ldr	r3, [pc, #168]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 8001458:	2200      	movs	r2, #0
 800145a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800145c:	4b28      	ldr	r3, [pc, #160]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 800145e:	2200      	movs	r2, #0
 8001460:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001462:	4827      	ldr	r0, [pc, #156]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 8001464:	f000 fc46 	bl	8001cf4 <HAL_DMA_Init>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800146e:	f7ff fe3d 	bl	80010ec <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a22      	ldr	r2, [pc, #136]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 8001476:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001478:	4a21      	ldr	r2, [pc, #132]	@ (8001500 <HAL_SPI_MspInit+0x15c>)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 800147e:	4b22      	ldr	r3, [pc, #136]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 8001480:	4a22      	ldr	r2, [pc, #136]	@ (800150c <HAL_SPI_MspInit+0x168>)
 8001482:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001484:	4b20      	ldr	r3, [pc, #128]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 8001486:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800148a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800148c:	4b1e      	ldr	r3, [pc, #120]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 800148e:	2240      	movs	r2, #64	@ 0x40
 8001490:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001492:	4b1d      	ldr	r3, [pc, #116]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 8001494:	2200      	movs	r2, #0
 8001496:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001498:	4b1b      	ldr	r3, [pc, #108]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 800149a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800149e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014a0:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014a6:	4b18      	ldr	r3, [pc, #96]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80014ac:	4b16      	ldr	r3, [pc, #88]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 80014ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014b2:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014b4:	4b14      	ldr	r3, [pc, #80]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014ba:	4b13      	ldr	r3, [pc, #76]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 80014bc:	2200      	movs	r2, #0
 80014be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80014c0:	4811      	ldr	r0, [pc, #68]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 80014c2:	f000 fc17 	bl	8001cf4 <HAL_DMA_Init>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 80014cc:	f7ff fe0e 	bl	80010ec <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	4a0d      	ldr	r2, [pc, #52]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 80014d4:	649a      	str	r2, [r3, #72]	@ 0x48
 80014d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001508 <HAL_SPI_MspInit+0x164>)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80014dc:	2200      	movs	r2, #0
 80014de:	2100      	movs	r1, #0
 80014e0:	2023      	movs	r0, #35	@ 0x23
 80014e2:	f000 fbd0 	bl	8001c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80014e6:	2023      	movs	r0, #35	@ 0x23
 80014e8:	f000 fbe9 	bl	8001cbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80014ec:	bf00      	nop
 80014ee:	3728      	adds	r7, #40	@ 0x28
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40013000 	.word	0x40013000
 80014f8:	40023800 	.word	0x40023800
 80014fc:	40020000 	.word	0x40020000
 8001500:	20000224 	.word	0x20000224
 8001504:	40026410 	.word	0x40026410
 8001508:	20000284 	.word	0x20000284
 800150c:	40026488 	.word	0x40026488

08001510 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08c      	sub	sp, #48	@ 0x30
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001518:	f107 031c 	add.w	r3, r7, #28
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a36      	ldr	r2, [pc, #216]	@ (8001608 <HAL_UART_MspInit+0xf8>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d134      	bne.n	800159c <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	61bb      	str	r3, [r7, #24]
 8001536:	4b35      	ldr	r3, [pc, #212]	@ (800160c <HAL_UART_MspInit+0xfc>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153a:	4a34      	ldr	r2, [pc, #208]	@ (800160c <HAL_UART_MspInit+0xfc>)
 800153c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001540:	6413      	str	r3, [r2, #64]	@ 0x40
 8001542:	4b32      	ldr	r3, [pc, #200]	@ (800160c <HAL_UART_MspInit+0xfc>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800154a:	61bb      	str	r3, [r7, #24]
 800154c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
 8001552:	4b2e      	ldr	r3, [pc, #184]	@ (800160c <HAL_UART_MspInit+0xfc>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	4a2d      	ldr	r2, [pc, #180]	@ (800160c <HAL_UART_MspInit+0xfc>)
 8001558:	f043 0308 	orr.w	r3, r3, #8
 800155c:	6313      	str	r3, [r2, #48]	@ 0x30
 800155e:	4b2b      	ldr	r3, [pc, #172]	@ (800160c <HAL_UART_MspInit+0xfc>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	f003 0308 	and.w	r3, r3, #8
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800156a:	2360      	movs	r3, #96	@ 0x60
 800156c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156e:	2302      	movs	r3, #2
 8001570:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001576:	2303      	movs	r3, #3
 8001578:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800157a:	2307      	movs	r3, #7
 800157c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800157e:	f107 031c 	add.w	r3, r7, #28
 8001582:	4619      	mov	r1, r3
 8001584:	4822      	ldr	r0, [pc, #136]	@ (8001610 <HAL_UART_MspInit+0x100>)
 8001586:	f000 ffc3 	bl	8002510 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2100      	movs	r1, #0
 800158e:	2026      	movs	r0, #38	@ 0x26
 8001590:	f000 fb79 	bl	8001c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001594:	2026      	movs	r0, #38	@ 0x26
 8001596:	f000 fb92 	bl	8001cbe <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800159a:	e031      	b.n	8001600 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001614 <HAL_UART_MspInit+0x104>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d12c      	bne.n	8001600 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
 80015aa:	4b18      	ldr	r3, [pc, #96]	@ (800160c <HAL_UART_MspInit+0xfc>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ae:	4a17      	ldr	r2, [pc, #92]	@ (800160c <HAL_UART_MspInit+0xfc>)
 80015b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b6:	4b15      	ldr	r3, [pc, #84]	@ (800160c <HAL_UART_MspInit+0xfc>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	4b11      	ldr	r3, [pc, #68]	@ (800160c <HAL_UART_MspInit+0xfc>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	4a10      	ldr	r2, [pc, #64]	@ (800160c <HAL_UART_MspInit+0xfc>)
 80015cc:	f043 0308 	orr.w	r3, r3, #8
 80015d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d2:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <HAL_UART_MspInit+0xfc>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	f003 0308 	and.w	r3, r3, #8
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80015de:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e4:	2302      	movs	r3, #2
 80015e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ec:	2303      	movs	r3, #3
 80015ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015f0:	2307      	movs	r3, #7
 80015f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015f4:	f107 031c 	add.w	r3, r7, #28
 80015f8:	4619      	mov	r1, r3
 80015fa:	4805      	ldr	r0, [pc, #20]	@ (8001610 <HAL_UART_MspInit+0x100>)
 80015fc:	f000 ff88 	bl	8002510 <HAL_GPIO_Init>
}
 8001600:	bf00      	nop
 8001602:	3730      	adds	r7, #48	@ 0x30
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40004400 	.word	0x40004400
 800160c:	40023800 	.word	0x40023800
 8001610:	40020c00 	.word	0x40020c00
 8001614:	40004800 	.word	0x40004800

08001618 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b0a0      	sub	sp, #128	@ 0x80
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001630:	f107 0310 	add.w	r3, r7, #16
 8001634:	225c      	movs	r2, #92	@ 0x5c
 8001636:	2100      	movs	r1, #0
 8001638:	4618      	mov	r0, r3
 800163a:	f00a fa21 	bl	800ba80 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001646:	d14e      	bne.n	80016e6 <HAL_PCD_MspInit+0xce>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001648:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800164c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800164e:	2300      	movs	r3, #0
 8001650:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001652:	f107 0310 	add.w	r3, r7, #16
 8001656:	4618      	mov	r0, r3
 8001658:	f001 fb74 	bl	8002d44 <HAL_RCCEx_PeriphCLKConfig>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8001662:	f7ff fd43 	bl	80010ec <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	4b21      	ldr	r3, [pc, #132]	@ (80016f0 <HAL_PCD_MspInit+0xd8>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	4a20      	ldr	r2, [pc, #128]	@ (80016f0 <HAL_PCD_MspInit+0xd8>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6313      	str	r3, [r2, #48]	@ 0x30
 8001676:	4b1e      	ldr	r3, [pc, #120]	@ (80016f0 <HAL_PCD_MspInit+0xd8>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001682:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001686:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001690:	2303      	movs	r3, #3
 8001692:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001694:	230a      	movs	r3, #10
 8001696:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800169c:	4619      	mov	r1, r3
 800169e:	4815      	ldr	r0, [pc, #84]	@ (80016f4 <HAL_PCD_MspInit+0xdc>)
 80016a0:	f000 ff36 	bl	8002510 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80016a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016aa:	2300      	movs	r3, #0
 80016ac:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80016b2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80016b6:	4619      	mov	r1, r3
 80016b8:	480e      	ldr	r0, [pc, #56]	@ (80016f4 <HAL_PCD_MspInit+0xdc>)
 80016ba:	f000 ff29 	bl	8002510 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80016be:	4b0c      	ldr	r3, [pc, #48]	@ (80016f0 <HAL_PCD_MspInit+0xd8>)
 80016c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016c2:	4a0b      	ldr	r2, [pc, #44]	@ (80016f0 <HAL_PCD_MspInit+0xd8>)
 80016c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016c8:	6353      	str	r3, [r2, #52]	@ 0x34
 80016ca:	2300      	movs	r3, #0
 80016cc:	60bb      	str	r3, [r7, #8]
 80016ce:	4b08      	ldr	r3, [pc, #32]	@ (80016f0 <HAL_PCD_MspInit+0xd8>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d2:	4a07      	ldr	r2, [pc, #28]	@ (80016f0 <HAL_PCD_MspInit+0xd8>)
 80016d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016da:	4b05      	ldr	r3, [pc, #20]	@ (80016f0 <HAL_PCD_MspInit+0xd8>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80016e6:	bf00      	nop
 80016e8:	3780      	adds	r7, #128	@ 0x80
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40023800 	.word	0x40023800
 80016f4:	40020000 	.word	0x40020000

080016f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <NMI_Handler+0x4>

08001700 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <HardFault_Handler+0x4>

08001708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <MemManage_Handler+0x4>

08001710 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <BusFault_Handler+0x4>

08001718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <UsageFault_Handler+0x4>

08001720 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800172e:	b480      	push	{r7}
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800174e:	f000 f97b 	bl	8001a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
	...

08001758 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800175c:	4802      	ldr	r0, [pc, #8]	@ (8001768 <SPI1_IRQHandler+0x10>)
 800175e:	f004 fbc9 	bl	8005ef4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	200001cc 	.word	0x200001cc

0800176c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001770:	4802      	ldr	r0, [pc, #8]	@ (800177c <USART2_IRQHandler+0x10>)
 8001772:	f004 ffe7 	bl	8006744 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200002e4 	.word	0x200002e4

08001780 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001784:	4802      	ldr	r0, [pc, #8]	@ (8001790 <SDIO_IRQHandler+0x10>)
 8001786:	f002 fd3f 	bl	8004208 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000088 	.word	0x20000088

08001794 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001798:	4802      	ldr	r0, [pc, #8]	@ (80017a4 <DMA2_Stream0_IRQHandler+0x10>)
 800179a:	f000 fc43 	bl	8002024 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000224 	.word	0x20000224

080017a8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80017ac:	4802      	ldr	r0, [pc, #8]	@ (80017b8 <DMA2_Stream3_IRQHandler+0x10>)
 80017ae:	f000 fc39 	bl	8002024 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	2000010c 	.word	0x2000010c

080017bc <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80017c0:	4802      	ldr	r0, [pc, #8]	@ (80017cc <DMA2_Stream5_IRQHandler+0x10>)
 80017c2:	f000 fc2f 	bl	8002024 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000284 	.word	0x20000284

080017d0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80017d4:	4802      	ldr	r0, [pc, #8]	@ (80017e0 <DMA2_Stream6_IRQHandler+0x10>)
 80017d6:	f000 fc25 	bl	8002024 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	2000016c 	.word	0x2000016c

080017e4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]
 80017f4:	e00a      	b.n	800180c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017f6:	f3af 8000 	nop.w
 80017fa:	4601      	mov	r1, r0
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	60ba      	str	r2, [r7, #8]
 8001802:	b2ca      	uxtb	r2, r1
 8001804:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	3301      	adds	r3, #1
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	697a      	ldr	r2, [r7, #20]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	429a      	cmp	r2, r3
 8001812:	dbf0      	blt.n	80017f6 <_read+0x12>
  }

  return len;
 8001814:	687b      	ldr	r3, [r7, #4]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	e009      	b.n	8001844 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	1c5a      	adds	r2, r3, #1
 8001834:	60ba      	str	r2, [r7, #8]
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff fa11 	bl	8000c60 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	3301      	adds	r3, #1
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	429a      	cmp	r2, r3
 800184a:	dbf1      	blt.n	8001830 <_write+0x12>
  }
  return len;
 800184c:	687b      	ldr	r3, [r7, #4]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <_close>:

int _close(int file)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001862:	4618      	mov	r0, r3
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800187e:	605a      	str	r2, [r3, #4]
  return 0;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr

0800188e <_isatty>:

int _isatty(int file)
{
 800188e:	b480      	push	{r7}
 8001890:	b083      	sub	sp, #12
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c8:	4a14      	ldr	r2, [pc, #80]	@ (800191c <_sbrk+0x5c>)
 80018ca:	4b15      	ldr	r3, [pc, #84]	@ (8001920 <_sbrk+0x60>)
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d4:	4b13      	ldr	r3, [pc, #76]	@ (8001924 <_sbrk+0x64>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d102      	bne.n	80018e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018dc:	4b11      	ldr	r3, [pc, #68]	@ (8001924 <_sbrk+0x64>)
 80018de:	4a12      	ldr	r2, [pc, #72]	@ (8001928 <_sbrk+0x68>)
 80018e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018e2:	4b10      	ldr	r3, [pc, #64]	@ (8001924 <_sbrk+0x64>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d207      	bcs.n	8001900 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018f0:	f00a f8de 	bl	800bab0 <__errno>
 80018f4:	4603      	mov	r3, r0
 80018f6:	220c      	movs	r2, #12
 80018f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018fe:	e009      	b.n	8001914 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001900:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <_sbrk+0x64>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001906:	4b07      	ldr	r3, [pc, #28]	@ (8001924 <_sbrk+0x64>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	4a05      	ldr	r2, [pc, #20]	@ (8001924 <_sbrk+0x64>)
 8001910:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001912:	68fb      	ldr	r3, [r7, #12]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20020000 	.word	0x20020000
 8001920:	00000400 	.word	0x00000400
 8001924:	20008b84 	.word	0x20008b84
 8001928:	20008d20 	.word	0x20008d20

0800192c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001930:	4b06      	ldr	r3, [pc, #24]	@ (800194c <SystemInit+0x20>)
 8001932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001936:	4a05      	ldr	r2, [pc, #20]	@ (800194c <SystemInit+0x20>)
 8001938:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800193c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001950:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001988 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001954:	f7ff ffea 	bl	800192c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001958:	480c      	ldr	r0, [pc, #48]	@ (800198c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800195a:	490d      	ldr	r1, [pc, #52]	@ (8001990 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800195c:	4a0d      	ldr	r2, [pc, #52]	@ (8001994 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001960:	e002      	b.n	8001968 <LoopCopyDataInit>

08001962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001966:	3304      	adds	r3, #4

08001968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800196c:	d3f9      	bcc.n	8001962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196e:	4a0a      	ldr	r2, [pc, #40]	@ (8001998 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001970:	4c0a      	ldr	r4, [pc, #40]	@ (800199c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001974:	e001      	b.n	800197a <LoopFillZerobss>

08001976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001978:	3204      	adds	r2, #4

0800197a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800197c:	d3fb      	bcc.n	8001976 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800197e:	f00a f89d 	bl	800babc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001982:	f7fe fe63 	bl	800064c <main>
  bx  lr    
 8001986:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001988:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800198c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001990:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001994:	0800ce28 	.word	0x0800ce28
  ldr r2, =_sbss
 8001998:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800199c:	20008d1c 	.word	0x20008d1c

080019a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019a0:	e7fe      	b.n	80019a0 <ADC_IRQHandler>
	...

080019a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019a8:	4b0e      	ldr	r3, [pc, #56]	@ (80019e4 <HAL_Init+0x40>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a0d      	ldr	r2, [pc, #52]	@ (80019e4 <HAL_Init+0x40>)
 80019ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019b4:	4b0b      	ldr	r3, [pc, #44]	@ (80019e4 <HAL_Init+0x40>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a0a      	ldr	r2, [pc, #40]	@ (80019e4 <HAL_Init+0x40>)
 80019ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019c0:	4b08      	ldr	r3, [pc, #32]	@ (80019e4 <HAL_Init+0x40>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a07      	ldr	r2, [pc, #28]	@ (80019e4 <HAL_Init+0x40>)
 80019c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019cc:	2003      	movs	r0, #3
 80019ce:	f000 f94f 	bl	8001c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019d2:	2000      	movs	r0, #0
 80019d4:	f000 f808 	bl	80019e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019d8:	f7ff fb8e 	bl	80010f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40023c00 	.word	0x40023c00

080019e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019f0:	4b12      	ldr	r3, [pc, #72]	@ (8001a3c <HAL_InitTick+0x54>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b12      	ldr	r3, [pc, #72]	@ (8001a40 <HAL_InitTick+0x58>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	4619      	mov	r1, r3
 80019fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 f967 	bl	8001cda <HAL_SYSTICK_Config>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e00e      	b.n	8001a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2b0f      	cmp	r3, #15
 8001a1a:	d80a      	bhi.n	8001a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a24:	f000 f92f 	bl	8001c86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a28:	4a06      	ldr	r2, [pc, #24]	@ (8001a44 <HAL_InitTick+0x5c>)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e000      	b.n	8001a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000004 	.word	0x20000004
 8001a40:	2000000c 	.word	0x2000000c
 8001a44:	20000008 	.word	0x20000008

08001a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <HAL_IncTick+0x20>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	461a      	mov	r2, r3
 8001a52:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <HAL_IncTick+0x24>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4413      	add	r3, r2
 8001a58:	4a04      	ldr	r2, [pc, #16]	@ (8001a6c <HAL_IncTick+0x24>)
 8001a5a:	6013      	str	r3, [r2, #0]
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	2000000c 	.word	0x2000000c
 8001a6c:	20008b88 	.word	0x20008b88

08001a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  return uwTick;
 8001a74:	4b03      	ldr	r3, [pc, #12]	@ (8001a84 <HAL_GetTick+0x14>)
 8001a76:	681b      	ldr	r3, [r3, #0]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	20008b88 	.word	0x20008b88

08001a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a90:	f7ff ffee 	bl	8001a70 <HAL_GetTick>
 8001a94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001aa0:	d005      	beq.n	8001aae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <HAL_Delay+0x44>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	4413      	add	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001aae:	bf00      	nop
 8001ab0:	f7ff ffde 	bl	8001a70 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d8f7      	bhi.n	8001ab0 <HAL_Delay+0x28>
  {
  }
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	2000000c 	.word	0x2000000c

08001ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001aec:	4013      	ands	r3, r2
 8001aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001af8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001afc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b02:	4a04      	ldr	r2, [pc, #16]	@ (8001b14 <__NVIC_SetPriorityGrouping+0x44>)
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	60d3      	str	r3, [r2, #12]
}
 8001b08:	bf00      	nop
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b1c:	4b04      	ldr	r3, [pc, #16]	@ (8001b30 <__NVIC_GetPriorityGrouping+0x18>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	0a1b      	lsrs	r3, r3, #8
 8001b22:	f003 0307 	and.w	r3, r3, #7
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	db0b      	blt.n	8001b5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	f003 021f 	and.w	r2, r3, #31
 8001b4c:	4907      	ldr	r1, [pc, #28]	@ (8001b6c <__NVIC_EnableIRQ+0x38>)
 8001b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b52:	095b      	lsrs	r3, r3, #5
 8001b54:	2001      	movs	r0, #1
 8001b56:	fa00 f202 	lsl.w	r2, r0, r2
 8001b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b5e:	bf00      	nop
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	e000e100 	.word	0xe000e100

08001b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	6039      	str	r1, [r7, #0]
 8001b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	db0a      	blt.n	8001b9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	b2da      	uxtb	r2, r3
 8001b88:	490c      	ldr	r1, [pc, #48]	@ (8001bbc <__NVIC_SetPriority+0x4c>)
 8001b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8e:	0112      	lsls	r2, r2, #4
 8001b90:	b2d2      	uxtb	r2, r2
 8001b92:	440b      	add	r3, r1
 8001b94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b98:	e00a      	b.n	8001bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	4908      	ldr	r1, [pc, #32]	@ (8001bc0 <__NVIC_SetPriority+0x50>)
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	f003 030f 	and.w	r3, r3, #15
 8001ba6:	3b04      	subs	r3, #4
 8001ba8:	0112      	lsls	r2, r2, #4
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	440b      	add	r3, r1
 8001bae:	761a      	strb	r2, [r3, #24]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	e000e100 	.word	0xe000e100
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b089      	sub	sp, #36	@ 0x24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f003 0307 	and.w	r3, r3, #7
 8001bd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	f1c3 0307 	rsb	r3, r3, #7
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	bf28      	it	cs
 8001be2:	2304      	movcs	r3, #4
 8001be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	3304      	adds	r3, #4
 8001bea:	2b06      	cmp	r3, #6
 8001bec:	d902      	bls.n	8001bf4 <NVIC_EncodePriority+0x30>
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	3b03      	subs	r3, #3
 8001bf2:	e000      	b.n	8001bf6 <NVIC_EncodePriority+0x32>
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43da      	mvns	r2, r3
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	401a      	ands	r2, r3
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	fa01 f303 	lsl.w	r3, r1, r3
 8001c16:	43d9      	mvns	r1, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c1c:	4313      	orrs	r3, r2
         );
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3724      	adds	r7, #36	@ 0x24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
	...

08001c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c3c:	d301      	bcc.n	8001c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e00f      	b.n	8001c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c42:	4a0a      	ldr	r2, [pc, #40]	@ (8001c6c <SysTick_Config+0x40>)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	3b01      	subs	r3, #1
 8001c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c4a:	210f      	movs	r1, #15
 8001c4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c50:	f7ff ff8e 	bl	8001b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c54:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <SysTick_Config+0x40>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c5a:	4b04      	ldr	r3, [pc, #16]	@ (8001c6c <SysTick_Config+0x40>)
 8001c5c:	2207      	movs	r2, #7
 8001c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	e000e010 	.word	0xe000e010

08001c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7ff ff29 	bl	8001ad0 <__NVIC_SetPriorityGrouping>
}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b086      	sub	sp, #24
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	607a      	str	r2, [r7, #4]
 8001c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c98:	f7ff ff3e 	bl	8001b18 <__NVIC_GetPriorityGrouping>
 8001c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	68b9      	ldr	r1, [r7, #8]
 8001ca2:	6978      	ldr	r0, [r7, #20]
 8001ca4:	f7ff ff8e 	bl	8001bc4 <NVIC_EncodePriority>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cae:	4611      	mov	r1, r2
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff ff5d 	bl	8001b70 <__NVIC_SetPriority>
}
 8001cb6:	bf00      	nop
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b082      	sub	sp, #8
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff31 	bl	8001b34 <__NVIC_EnableIRQ>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff ffa2 	bl	8001c2c <SysTick_Config>
 8001ce8:	4603      	mov	r3, r0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d00:	f7ff feb6 	bl	8001a70 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e099      	b.n	8001e44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2202      	movs	r2, #2
 8001d14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f022 0201 	bic.w	r2, r2, #1
 8001d2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d30:	e00f      	b.n	8001d52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d32:	f7ff fe9d 	bl	8001a70 <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b05      	cmp	r3, #5
 8001d3e:	d908      	bls.n	8001d52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2220      	movs	r2, #32
 8001d44:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2203      	movs	r2, #3
 8001d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e078      	b.n	8001e44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d1e8      	bne.n	8001d32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	4b38      	ldr	r3, [pc, #224]	@ (8001e4c <HAL_DMA_Init+0x158>)
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685a      	ldr	r2, [r3, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d9e:	697a      	ldr	r2, [r7, #20]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	d107      	bne.n	8001dbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db4:	4313      	orrs	r3, r2
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	697a      	ldr	r2, [r7, #20]
 8001dc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	f023 0307 	bic.w	r3, r3, #7
 8001dd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd8:	697a      	ldr	r2, [r7, #20]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de2:	2b04      	cmp	r3, #4
 8001de4:	d117      	bne.n	8001e16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d00e      	beq.n	8001e16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 fb0d 	bl	8002418 <DMA_CheckFifoParam>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d008      	beq.n	8001e16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2240      	movs	r2, #64	@ 0x40
 8001e08:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001e12:	2301      	movs	r3, #1
 8001e14:	e016      	b.n	8001e44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f000 fac4 	bl	80023ac <DMA_CalcBaseAndBitshift>
 8001e24:	4603      	mov	r3, r0
 8001e26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e2c:	223f      	movs	r2, #63	@ 0x3f
 8001e2e:	409a      	lsls	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	f010803f 	.word	0xf010803f

08001e50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	607a      	str	r2, [r7, #4]
 8001e5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d101      	bne.n	8001e76 <HAL_DMA_Start_IT+0x26>
 8001e72:	2302      	movs	r3, #2
 8001e74:	e040      	b.n	8001ef8 <HAL_DMA_Start_IT+0xa8>
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d12f      	bne.n	8001eea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2202      	movs	r2, #2
 8001e8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2200      	movs	r2, #0
 8001e96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	68b9      	ldr	r1, [r7, #8]
 8001e9e:	68f8      	ldr	r0, [r7, #12]
 8001ea0:	f000 fa56 	bl	8002350 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea8:	223f      	movs	r2, #63	@ 0x3f
 8001eaa:	409a      	lsls	r2, r3
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 0216 	orr.w	r2, r2, #22
 8001ebe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d007      	beq.n	8001ed8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f042 0208 	orr.w	r2, r2, #8
 8001ed6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f042 0201 	orr.w	r2, r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	e005      	b.n	8001ef6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3718      	adds	r7, #24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f0e:	f7ff fdaf 	bl	8001a70 <HAL_GetTick>
 8001f12:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d008      	beq.n	8001f32 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2280      	movs	r2, #128	@ 0x80
 8001f24:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e052      	b.n	8001fd8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f022 0216 	bic.w	r2, r2, #22
 8001f40:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	695a      	ldr	r2, [r3, #20]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f50:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d103      	bne.n	8001f62 <HAL_DMA_Abort+0x62>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d007      	beq.n	8001f72 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 0208 	bic.w	r2, r2, #8
 8001f70:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 0201 	bic.w	r2, r2, #1
 8001f80:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f82:	e013      	b.n	8001fac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f84:	f7ff fd74 	bl	8001a70 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b05      	cmp	r3, #5
 8001f90:	d90c      	bls.n	8001fac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2220      	movs	r2, #32
 8001f96:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2203      	movs	r2, #3
 8001f9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e015      	b.n	8001fd8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1e4      	bne.n	8001f84 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fbe:	223f      	movs	r2, #63	@ 0x3f
 8001fc0:	409a      	lsls	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d004      	beq.n	8001ffe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2280      	movs	r2, #128	@ 0x80
 8001ff8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e00c      	b.n	8002018 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2205      	movs	r2, #5
 8002002:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0201 	bic.w	r2, r2, #1
 8002014:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800202c:	2300      	movs	r3, #0
 800202e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002030:	4b8e      	ldr	r3, [pc, #568]	@ (800226c <HAL_DMA_IRQHandler+0x248>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a8e      	ldr	r2, [pc, #568]	@ (8002270 <HAL_DMA_IRQHandler+0x24c>)
 8002036:	fba2 2303 	umull	r2, r3, r2, r3
 800203a:	0a9b      	lsrs	r3, r3, #10
 800203c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002042:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800204e:	2208      	movs	r2, #8
 8002050:	409a      	lsls	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	4013      	ands	r3, r2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d01a      	beq.n	8002090 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d013      	beq.n	8002090 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0204 	bic.w	r2, r2, #4
 8002076:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800207c:	2208      	movs	r2, #8
 800207e:	409a      	lsls	r2, r3
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002088:	f043 0201 	orr.w	r2, r3, #1
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002094:	2201      	movs	r2, #1
 8002096:	409a      	lsls	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	4013      	ands	r3, r2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d012      	beq.n	80020c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00b      	beq.n	80020c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b2:	2201      	movs	r2, #1
 80020b4:	409a      	lsls	r2, r3
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020be:	f043 0202 	orr.w	r2, r3, #2
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ca:	2204      	movs	r2, #4
 80020cc:	409a      	lsls	r2, r3
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	4013      	ands	r3, r2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d012      	beq.n	80020fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00b      	beq.n	80020fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020e8:	2204      	movs	r2, #4
 80020ea:	409a      	lsls	r2, r3
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f4:	f043 0204 	orr.w	r2, r3, #4
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002100:	2210      	movs	r2, #16
 8002102:	409a      	lsls	r2, r3
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	4013      	ands	r3, r2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d043      	beq.n	8002194 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0308 	and.w	r3, r3, #8
 8002116:	2b00      	cmp	r3, #0
 8002118:	d03c      	beq.n	8002194 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800211e:	2210      	movs	r2, #16
 8002120:	409a      	lsls	r2, r3
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d018      	beq.n	8002166 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d108      	bne.n	8002154 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	2b00      	cmp	r3, #0
 8002148:	d024      	beq.n	8002194 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	4798      	blx	r3
 8002152:	e01f      	b.n	8002194 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002158:	2b00      	cmp	r3, #0
 800215a:	d01b      	beq.n	8002194 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	4798      	blx	r3
 8002164:	e016      	b.n	8002194 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002170:	2b00      	cmp	r3, #0
 8002172:	d107      	bne.n	8002184 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 0208 	bic.w	r2, r2, #8
 8002182:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002198:	2220      	movs	r2, #32
 800219a:	409a      	lsls	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	4013      	ands	r3, r2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 808f 	beq.w	80022c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0310 	and.w	r3, r3, #16
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f000 8087 	beq.w	80022c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ba:	2220      	movs	r2, #32
 80021bc:	409a      	lsls	r2, r3
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b05      	cmp	r3, #5
 80021cc:	d136      	bne.n	800223c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f022 0216 	bic.w	r2, r2, #22
 80021dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	695a      	ldr	r2, [r3, #20]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80021ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d103      	bne.n	80021fe <HAL_DMA_IRQHandler+0x1da>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d007      	beq.n	800220e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 0208 	bic.w	r2, r2, #8
 800220c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002212:	223f      	movs	r2, #63	@ 0x3f
 8002214:	409a      	lsls	r2, r3
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800222e:	2b00      	cmp	r3, #0
 8002230:	d07e      	beq.n	8002330 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	4798      	blx	r3
        }
        return;
 800223a:	e079      	b.n	8002330 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d01d      	beq.n	8002286 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d10d      	bne.n	8002274 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225c:	2b00      	cmp	r3, #0
 800225e:	d031      	beq.n	80022c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	4798      	blx	r3
 8002268:	e02c      	b.n	80022c4 <HAL_DMA_IRQHandler+0x2a0>
 800226a:	bf00      	nop
 800226c:	20000004 	.word	0x20000004
 8002270:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002278:	2b00      	cmp	r3, #0
 800227a:	d023      	beq.n	80022c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	4798      	blx	r3
 8002284:	e01e      	b.n	80022c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002290:	2b00      	cmp	r3, #0
 8002292:	d10f      	bne.n	80022b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0210 	bic.w	r2, r2, #16
 80022a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d032      	beq.n	8002332 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022d0:	f003 0301 	and.w	r3, r3, #1
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d022      	beq.n	800231e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2205      	movs	r2, #5
 80022dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f022 0201 	bic.w	r2, r2, #1
 80022ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	3301      	adds	r3, #1
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d307      	bcc.n	800230c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f2      	bne.n	80022f0 <HAL_DMA_IRQHandler+0x2cc>
 800230a:	e000      	b.n	800230e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800230c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002322:	2b00      	cmp	r3, #0
 8002324:	d005      	beq.n	8002332 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	4798      	blx	r3
 800232e:	e000      	b.n	8002332 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002330:	bf00      	nop
    }
  }
}
 8002332:	3718      	adds	r7, #24
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002344:	4618      	mov	r0, r3
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
 800235c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800236c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	2b40      	cmp	r3, #64	@ 0x40
 800237c:	d108      	bne.n	8002390 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68ba      	ldr	r2, [r7, #8]
 800238c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800238e:	e007      	b.n	80023a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	60da      	str	r2, [r3, #12]
}
 80023a0:	bf00      	nop
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	3b10      	subs	r3, #16
 80023bc:	4a14      	ldr	r2, [pc, #80]	@ (8002410 <DMA_CalcBaseAndBitshift+0x64>)
 80023be:	fba2 2303 	umull	r2, r3, r2, r3
 80023c2:	091b      	lsrs	r3, r3, #4
 80023c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80023c6:	4a13      	ldr	r2, [pc, #76]	@ (8002414 <DMA_CalcBaseAndBitshift+0x68>)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	4413      	add	r3, r2
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	d909      	bls.n	80023ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80023e2:	f023 0303 	bic.w	r3, r3, #3
 80023e6:	1d1a      	adds	r2, r3, #4
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80023ec:	e007      	b.n	80023fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80023f6:	f023 0303 	bic.w	r3, r3, #3
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002402:	4618      	mov	r0, r3
 8002404:	3714      	adds	r7, #20
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	aaaaaaab 	.word	0xaaaaaaab
 8002414:	0800c988 	.word	0x0800c988

08002418 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002420:	2300      	movs	r3, #0
 8002422:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002428:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d11f      	bne.n	8002472 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	2b03      	cmp	r3, #3
 8002436:	d856      	bhi.n	80024e6 <DMA_CheckFifoParam+0xce>
 8002438:	a201      	add	r2, pc, #4	@ (adr r2, 8002440 <DMA_CheckFifoParam+0x28>)
 800243a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800243e:	bf00      	nop
 8002440:	08002451 	.word	0x08002451
 8002444:	08002463 	.word	0x08002463
 8002448:	08002451 	.word	0x08002451
 800244c:	080024e7 	.word	0x080024e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002454:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d046      	beq.n	80024ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002460:	e043      	b.n	80024ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002466:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800246a:	d140      	bne.n	80024ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002470:	e03d      	b.n	80024ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800247a:	d121      	bne.n	80024c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	2b03      	cmp	r3, #3
 8002480:	d837      	bhi.n	80024f2 <DMA_CheckFifoParam+0xda>
 8002482:	a201      	add	r2, pc, #4	@ (adr r2, 8002488 <DMA_CheckFifoParam+0x70>)
 8002484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002488:	08002499 	.word	0x08002499
 800248c:	0800249f 	.word	0x0800249f
 8002490:	08002499 	.word	0x08002499
 8002494:	080024b1 	.word	0x080024b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	73fb      	strb	r3, [r7, #15]
      break;
 800249c:	e030      	b.n	8002500 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d025      	beq.n	80024f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024ae:	e022      	b.n	80024f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80024b8:	d11f      	bne.n	80024fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80024be:	e01c      	b.n	80024fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d903      	bls.n	80024ce <DMA_CheckFifoParam+0xb6>
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	d003      	beq.n	80024d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80024cc:	e018      	b.n	8002500 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	73fb      	strb	r3, [r7, #15]
      break;
 80024d2:	e015      	b.n	8002500 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00e      	beq.n	80024fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	73fb      	strb	r3, [r7, #15]
      break;
 80024e4:	e00b      	b.n	80024fe <DMA_CheckFifoParam+0xe6>
      break;
 80024e6:	bf00      	nop
 80024e8:	e00a      	b.n	8002500 <DMA_CheckFifoParam+0xe8>
      break;
 80024ea:	bf00      	nop
 80024ec:	e008      	b.n	8002500 <DMA_CheckFifoParam+0xe8>
      break;
 80024ee:	bf00      	nop
 80024f0:	e006      	b.n	8002500 <DMA_CheckFifoParam+0xe8>
      break;
 80024f2:	bf00      	nop
 80024f4:	e004      	b.n	8002500 <DMA_CheckFifoParam+0xe8>
      break;
 80024f6:	bf00      	nop
 80024f8:	e002      	b.n	8002500 <DMA_CheckFifoParam+0xe8>
      break;   
 80024fa:	bf00      	nop
 80024fc:	e000      	b.n	8002500 <DMA_CheckFifoParam+0xe8>
      break;
 80024fe:	bf00      	nop
    }
  } 
  
  return status; 
 8002500:	7bfb      	ldrb	r3, [r7, #15]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop

08002510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002510:	b480      	push	{r7}
 8002512:	b089      	sub	sp, #36	@ 0x24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800251a:	2300      	movs	r3, #0
 800251c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800251e:	2300      	movs	r3, #0
 8002520:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002522:	2300      	movs	r3, #0
 8002524:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002526:	2300      	movs	r3, #0
 8002528:	61fb      	str	r3, [r7, #28]
 800252a:	e165      	b.n	80027f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800252c:	2201      	movs	r2, #1
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	4013      	ands	r3, r2
 800253e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	429a      	cmp	r2, r3
 8002546:	f040 8154 	bne.w	80027f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 0303 	and.w	r3, r3, #3
 8002552:	2b01      	cmp	r3, #1
 8002554:	d005      	beq.n	8002562 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800255e:	2b02      	cmp	r3, #2
 8002560:	d130      	bne.n	80025c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	2203      	movs	r2, #3
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	43db      	mvns	r3, r3
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	4013      	ands	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	68da      	ldr	r2, [r3, #12]
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4313      	orrs	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002598:	2201      	movs	r2, #1
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43db      	mvns	r3, r3
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	4013      	ands	r3, r2
 80025a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	091b      	lsrs	r3, r3, #4
 80025ae:	f003 0201 	and.w	r2, r3, #1
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f003 0303 	and.w	r3, r3, #3
 80025cc:	2b03      	cmp	r3, #3
 80025ce:	d017      	beq.n	8002600 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	2203      	movs	r2, #3
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43db      	mvns	r3, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f003 0303 	and.w	r3, r3, #3
 8002608:	2b02      	cmp	r3, #2
 800260a:	d123      	bne.n	8002654 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	08da      	lsrs	r2, r3, #3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	3208      	adds	r2, #8
 8002614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002618:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	f003 0307 	and.w	r3, r3, #7
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	220f      	movs	r2, #15
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43db      	mvns	r3, r3
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	4013      	ands	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	691a      	ldr	r2, [r3, #16]
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4313      	orrs	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	08da      	lsrs	r2, r3, #3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	3208      	adds	r2, #8
 800264e:	69b9      	ldr	r1, [r7, #24]
 8002650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	2203      	movs	r2, #3
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	43db      	mvns	r3, r3
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	4013      	ands	r3, r2
 800266a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f003 0203 	and.w	r2, r3, #3
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	4313      	orrs	r3, r2
 8002680:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002690:	2b00      	cmp	r3, #0
 8002692:	f000 80ae 	beq.w	80027f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	4b5d      	ldr	r3, [pc, #372]	@ (8002810 <HAL_GPIO_Init+0x300>)
 800269c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269e:	4a5c      	ldr	r2, [pc, #368]	@ (8002810 <HAL_GPIO_Init+0x300>)
 80026a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026a6:	4b5a      	ldr	r3, [pc, #360]	@ (8002810 <HAL_GPIO_Init+0x300>)
 80026a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026b2:	4a58      	ldr	r2, [pc, #352]	@ (8002814 <HAL_GPIO_Init+0x304>)
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	089b      	lsrs	r3, r3, #2
 80026b8:	3302      	adds	r3, #2
 80026ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	220f      	movs	r2, #15
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	43db      	mvns	r3, r3
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	4013      	ands	r3, r2
 80026d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002818 <HAL_GPIO_Init+0x308>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d025      	beq.n	800272a <HAL_GPIO_Init+0x21a>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a4e      	ldr	r2, [pc, #312]	@ (800281c <HAL_GPIO_Init+0x30c>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d01f      	beq.n	8002726 <HAL_GPIO_Init+0x216>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002820 <HAL_GPIO_Init+0x310>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d019      	beq.n	8002722 <HAL_GPIO_Init+0x212>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002824 <HAL_GPIO_Init+0x314>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d013      	beq.n	800271e <HAL_GPIO_Init+0x20e>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002828 <HAL_GPIO_Init+0x318>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d00d      	beq.n	800271a <HAL_GPIO_Init+0x20a>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a4a      	ldr	r2, [pc, #296]	@ (800282c <HAL_GPIO_Init+0x31c>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d007      	beq.n	8002716 <HAL_GPIO_Init+0x206>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a49      	ldr	r2, [pc, #292]	@ (8002830 <HAL_GPIO_Init+0x320>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d101      	bne.n	8002712 <HAL_GPIO_Init+0x202>
 800270e:	2306      	movs	r3, #6
 8002710:	e00c      	b.n	800272c <HAL_GPIO_Init+0x21c>
 8002712:	2307      	movs	r3, #7
 8002714:	e00a      	b.n	800272c <HAL_GPIO_Init+0x21c>
 8002716:	2305      	movs	r3, #5
 8002718:	e008      	b.n	800272c <HAL_GPIO_Init+0x21c>
 800271a:	2304      	movs	r3, #4
 800271c:	e006      	b.n	800272c <HAL_GPIO_Init+0x21c>
 800271e:	2303      	movs	r3, #3
 8002720:	e004      	b.n	800272c <HAL_GPIO_Init+0x21c>
 8002722:	2302      	movs	r3, #2
 8002724:	e002      	b.n	800272c <HAL_GPIO_Init+0x21c>
 8002726:	2301      	movs	r3, #1
 8002728:	e000      	b.n	800272c <HAL_GPIO_Init+0x21c>
 800272a:	2300      	movs	r3, #0
 800272c:	69fa      	ldr	r2, [r7, #28]
 800272e:	f002 0203 	and.w	r2, r2, #3
 8002732:	0092      	lsls	r2, r2, #2
 8002734:	4093      	lsls	r3, r2
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4313      	orrs	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800273c:	4935      	ldr	r1, [pc, #212]	@ (8002814 <HAL_GPIO_Init+0x304>)
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	089b      	lsrs	r3, r3, #2
 8002742:	3302      	adds	r3, #2
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800274a:	4b3a      	ldr	r3, [pc, #232]	@ (8002834 <HAL_GPIO_Init+0x324>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800276e:	4a31      	ldr	r2, [pc, #196]	@ (8002834 <HAL_GPIO_Init+0x324>)
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002774:	4b2f      	ldr	r3, [pc, #188]	@ (8002834 <HAL_GPIO_Init+0x324>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	43db      	mvns	r3, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4013      	ands	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	4313      	orrs	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002798:	4a26      	ldr	r2, [pc, #152]	@ (8002834 <HAL_GPIO_Init+0x324>)
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800279e:	4b25      	ldr	r3, [pc, #148]	@ (8002834 <HAL_GPIO_Init+0x324>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	43db      	mvns	r3, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4013      	ands	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002834 <HAL_GPIO_Init+0x324>)
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002834 <HAL_GPIO_Init+0x324>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	43db      	mvns	r3, r3
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4013      	ands	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027ec:	4a11      	ldr	r2, [pc, #68]	@ (8002834 <HAL_GPIO_Init+0x324>)
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	3301      	adds	r3, #1
 80027f6:	61fb      	str	r3, [r7, #28]
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	2b0f      	cmp	r3, #15
 80027fc:	f67f ae96 	bls.w	800252c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002800:	bf00      	nop
 8002802:	bf00      	nop
 8002804:	3724      	adds	r7, #36	@ 0x24
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	40013800 	.word	0x40013800
 8002818:	40020000 	.word	0x40020000
 800281c:	40020400 	.word	0x40020400
 8002820:	40020800 	.word	0x40020800
 8002824:	40020c00 	.word	0x40020c00
 8002828:	40021000 	.word	0x40021000
 800282c:	40021400 	.word	0x40021400
 8002830:	40021800 	.word	0x40021800
 8002834:	40013c00 	.word	0x40013c00

08002838 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	460b      	mov	r3, r1
 8002842:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	691a      	ldr	r2, [r3, #16]
 8002848:	887b      	ldrh	r3, [r7, #2]
 800284a:	4013      	ands	r3, r2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d002      	beq.n	8002856 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002850:	2301      	movs	r3, #1
 8002852:	73fb      	strb	r3, [r7, #15]
 8002854:	e001      	b.n	800285a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002856:	2300      	movs	r3, #0
 8002858:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800285a:	7bfb      	ldrb	r3, [r7, #15]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	460b      	mov	r3, r1
 8002872:	807b      	strh	r3, [r7, #2]
 8002874:	4613      	mov	r3, r2
 8002876:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002878:	787b      	ldrb	r3, [r7, #1]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800287e:	887a      	ldrh	r2, [r7, #2]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002884:	e003      	b.n	800288e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002886:	887b      	ldrh	r3, [r7, #2]
 8002888:	041a      	lsls	r2, r3, #16
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	619a      	str	r2, [r3, #24]
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b086      	sub	sp, #24
 800289e:	af02      	add	r7, sp, #8
 80028a0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d101      	bne.n	80028ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e108      	b.n	8002abe <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d106      	bne.n	80028cc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7fe fea6 	bl	8001618 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2203      	movs	r2, #3
 80028d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028da:	d102      	bne.n	80028e2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f005 fc40 	bl	800816c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6818      	ldr	r0, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	7c1a      	ldrb	r2, [r3, #16]
 80028f4:	f88d 2000 	strb.w	r2, [sp]
 80028f8:	3304      	adds	r3, #4
 80028fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028fc:	f005 fbd2 	bl	80080a4 <USB_CoreInit>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d005      	beq.n	8002912 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2202      	movs	r2, #2
 800290a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e0d5      	b.n	8002abe <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2100      	movs	r1, #0
 8002918:	4618      	mov	r0, r3
 800291a:	f005 fc38 	bl	800818e <USB_SetCurrentMode>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d005      	beq.n	8002930 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2202      	movs	r2, #2
 8002928:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0c6      	b.n	8002abe <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002930:	2300      	movs	r3, #0
 8002932:	73fb      	strb	r3, [r7, #15]
 8002934:	e04a      	b.n	80029cc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002936:	7bfa      	ldrb	r2, [r7, #15]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	4413      	add	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	3315      	adds	r3, #21
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800294a:	7bfa      	ldrb	r2, [r7, #15]
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	3314      	adds	r3, #20
 800295a:	7bfa      	ldrb	r2, [r7, #15]
 800295c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800295e:	7bfa      	ldrb	r2, [r7, #15]
 8002960:	7bfb      	ldrb	r3, [r7, #15]
 8002962:	b298      	uxth	r0, r3
 8002964:	6879      	ldr	r1, [r7, #4]
 8002966:	4613      	mov	r3, r2
 8002968:	00db      	lsls	r3, r3, #3
 800296a:	4413      	add	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	440b      	add	r3, r1
 8002970:	332e      	adds	r3, #46	@ 0x2e
 8002972:	4602      	mov	r2, r0
 8002974:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002976:	7bfa      	ldrb	r2, [r7, #15]
 8002978:	6879      	ldr	r1, [r7, #4]
 800297a:	4613      	mov	r3, r2
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	4413      	add	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	440b      	add	r3, r1
 8002984:	3318      	adds	r3, #24
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800298a:	7bfa      	ldrb	r2, [r7, #15]
 800298c:	6879      	ldr	r1, [r7, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	00db      	lsls	r3, r3, #3
 8002992:	4413      	add	r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	440b      	add	r3, r1
 8002998:	331c      	adds	r3, #28
 800299a:	2200      	movs	r2, #0
 800299c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800299e:	7bfa      	ldrb	r2, [r7, #15]
 80029a0:	6879      	ldr	r1, [r7, #4]
 80029a2:	4613      	mov	r3, r2
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	4413      	add	r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	440b      	add	r3, r1
 80029ac:	3320      	adds	r3, #32
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80029b2:	7bfa      	ldrb	r2, [r7, #15]
 80029b4:	6879      	ldr	r1, [r7, #4]
 80029b6:	4613      	mov	r3, r2
 80029b8:	00db      	lsls	r3, r3, #3
 80029ba:	4413      	add	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	440b      	add	r3, r1
 80029c0:	3324      	adds	r3, #36	@ 0x24
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
 80029c8:	3301      	adds	r3, #1
 80029ca:	73fb      	strb	r3, [r7, #15]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	791b      	ldrb	r3, [r3, #4]
 80029d0:	7bfa      	ldrb	r2, [r7, #15]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d3af      	bcc.n	8002936 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029d6:	2300      	movs	r3, #0
 80029d8:	73fb      	strb	r3, [r7, #15]
 80029da:	e044      	b.n	8002a66 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80029dc:	7bfa      	ldrb	r2, [r7, #15]
 80029de:	6879      	ldr	r1, [r7, #4]
 80029e0:	4613      	mov	r3, r2
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	4413      	add	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80029ee:	2200      	movs	r2, #0
 80029f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80029f2:	7bfa      	ldrb	r2, [r7, #15]
 80029f4:	6879      	ldr	r1, [r7, #4]
 80029f6:	4613      	mov	r3, r2
 80029f8:	00db      	lsls	r3, r3, #3
 80029fa:	4413      	add	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	440b      	add	r3, r1
 8002a00:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002a04:	7bfa      	ldrb	r2, [r7, #15]
 8002a06:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002a08:	7bfa      	ldrb	r2, [r7, #15]
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	4413      	add	r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002a1e:	7bfa      	ldrb	r2, [r7, #15]
 8002a20:	6879      	ldr	r1, [r7, #4]
 8002a22:	4613      	mov	r3, r2
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	4413      	add	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	440b      	add	r3, r1
 8002a2c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002a34:	7bfa      	ldrb	r2, [r7, #15]
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	00db      	lsls	r3, r3, #3
 8002a3c:	4413      	add	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	440b      	add	r3, r1
 8002a42:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002a4a:	7bfa      	ldrb	r2, [r7, #15]
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	00db      	lsls	r3, r3, #3
 8002a52:	4413      	add	r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	440b      	add	r3, r1
 8002a58:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	3301      	adds	r3, #1
 8002a64:	73fb      	strb	r3, [r7, #15]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	791b      	ldrb	r3, [r3, #4]
 8002a6a:	7bfa      	ldrb	r2, [r7, #15]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d3b5      	bcc.n	80029dc <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6818      	ldr	r0, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	7c1a      	ldrb	r2, [r3, #16]
 8002a78:	f88d 2000 	strb.w	r2, [sp]
 8002a7c:	3304      	adds	r3, #4
 8002a7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a80:	f005 fbd2 	bl	8008228 <USB_DevInit>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d005      	beq.n	8002a96 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2202      	movs	r2, #2
 8002a8e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e013      	b.n	8002abe <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	7b1b      	ldrb	r3, [r3, #12]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d102      	bne.n	8002ab2 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f000 f80a 	bl	8002ac6 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f005 fd8d 	bl	80085d6 <USB_DevDisconnect>

  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b085      	sub	sp, #20
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002af8:	f043 0303 	orr.w	r3, r3, #3
 8002afc:	68fa      	ldr	r2, [r7, #12]
 8002afe:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
	...

08002b10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e0cc      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b24:	4b68      	ldr	r3, [pc, #416]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 030f 	and.w	r3, r3, #15
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d90c      	bls.n	8002b4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b32:	4b65      	ldr	r3, [pc, #404]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3a:	4b63      	ldr	r3, [pc, #396]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 030f 	and.w	r3, r3, #15
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d001      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e0b8      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0302 	and.w	r3, r3, #2
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d020      	beq.n	8002b9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d005      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b64:	4b59      	ldr	r3, [pc, #356]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	4a58      	ldr	r2, [pc, #352]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002b6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0308 	and.w	r3, r3, #8
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b7c:	4b53      	ldr	r3, [pc, #332]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	4a52      	ldr	r2, [pc, #328]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002b82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b88:	4b50      	ldr	r3, [pc, #320]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	494d      	ldr	r1, [pc, #308]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d044      	beq.n	8002c30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d107      	bne.n	8002bbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bae:	4b47      	ldr	r3, [pc, #284]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d119      	bne.n	8002bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e07f      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d003      	beq.n	8002bce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bca:	2b03      	cmp	r3, #3
 8002bcc:	d107      	bne.n	8002bde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bce:	4b3f      	ldr	r3, [pc, #252]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d109      	bne.n	8002bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e06f      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bde:	4b3b      	ldr	r3, [pc, #236]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e067      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bee:	4b37      	ldr	r3, [pc, #220]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	f023 0203 	bic.w	r2, r3, #3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	4934      	ldr	r1, [pc, #208]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c00:	f7fe ff36 	bl	8001a70 <HAL_GetTick>
 8002c04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c06:	e00a      	b.n	8002c1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c08:	f7fe ff32 	bl	8001a70 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e04f      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1e:	4b2b      	ldr	r3, [pc, #172]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f003 020c 	and.w	r2, r3, #12
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d1eb      	bne.n	8002c08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c30:	4b25      	ldr	r3, [pc, #148]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 030f 	and.w	r3, r3, #15
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d20c      	bcs.n	8002c58 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3e:	4b22      	ldr	r3, [pc, #136]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c46:	4b20      	ldr	r3, [pc, #128]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d001      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e032      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d008      	beq.n	8002c76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c64:	4b19      	ldr	r3, [pc, #100]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	4916      	ldr	r1, [pc, #88]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0308 	and.w	r3, r3, #8
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d009      	beq.n	8002c96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c82:	4b12      	ldr	r3, [pc, #72]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	490e      	ldr	r1, [pc, #56]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002c92:	4313      	orrs	r3, r2
 8002c94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c96:	f000 fb7f 	bl	8003398 <HAL_RCC_GetSysClockFreq>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ccc <HAL_RCC_ClockConfig+0x1bc>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	091b      	lsrs	r3, r3, #4
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	490a      	ldr	r1, [pc, #40]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca8:	5ccb      	ldrb	r3, [r1, r3]
 8002caa:	fa22 f303 	lsr.w	r3, r2, r3
 8002cae:	4a09      	ldr	r2, [pc, #36]	@ (8002cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002cb2:	4b09      	ldr	r3, [pc, #36]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1c8>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fe fe96 	bl	80019e8 <HAL_InitTick>

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	40023c00 	.word	0x40023c00
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	0800c970 	.word	0x0800c970
 8002cd4:	20000004 	.word	0x20000004
 8002cd8:	20000008 	.word	0x20000008

08002cdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce0:	4b03      	ldr	r3, [pc, #12]	@ (8002cf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000004 	.word	0x20000004

08002cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cf8:	f7ff fff0 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	4b05      	ldr	r3, [pc, #20]	@ (8002d14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	0a9b      	lsrs	r3, r3, #10
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	4903      	ldr	r1, [pc, #12]	@ (8002d18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d0a:	5ccb      	ldrb	r3, [r1, r3]
 8002d0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40023800 	.word	0x40023800
 8002d18:	0800c980 	.word	0x0800c980

08002d1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d20:	f7ff ffdc 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002d24:	4602      	mov	r2, r0
 8002d26:	4b05      	ldr	r3, [pc, #20]	@ (8002d3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	0b5b      	lsrs	r3, r3, #13
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	4903      	ldr	r1, [pc, #12]	@ (8002d40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d32:	5ccb      	ldrb	r3, [r1, r3]
 8002d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	0800c980 	.word	0x0800c980

08002d44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b08c      	sub	sp, #48	@ 0x30
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d010      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002d7c:	4b6f      	ldr	r3, [pc, #444]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002d7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d82:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d8a:	496c      	ldr	r1, [pc, #432]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d010      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002daa:	4b64      	ldr	r3, [pc, #400]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002dac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002db0:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002db8:	4960      	ldr	r1, [pc, #384]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d017      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002dd8:	4b58      	ldr	r3, [pc, #352]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002dda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002dde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de6:	4955      	ldr	r1, [pc, #340]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002df6:	d101      	bne.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002e04:	2301      	movs	r3, #1
 8002e06:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0308 	and.w	r3, r3, #8
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d017      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e14:	4b49      	ldr	r3, [pc, #292]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002e16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e1a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e22:	4946      	ldr	r1, [pc, #280]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e32:	d101      	bne.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002e34:	2301      	movs	r3, #1
 8002e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002e40:	2301      	movs	r3, #1
 8002e42:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0320 	and.w	r3, r3, #32
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f000 808a 	beq.w	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e52:	2300      	movs	r3, #0
 8002e54:	60bb      	str	r3, [r7, #8]
 8002e56:	4b39      	ldr	r3, [pc, #228]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	4a38      	ldr	r2, [pc, #224]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e62:	4b36      	ldr	r3, [pc, #216]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e6a:	60bb      	str	r3, [r7, #8]
 8002e6c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002e6e:	4b34      	ldr	r3, [pc, #208]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a33      	ldr	r2, [pc, #204]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002e74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e78:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002e7a:	f7fe fdf9 	bl	8001a70 <HAL_GetTick>
 8002e7e:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002e80:	e008      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e82:	f7fe fdf5 	bl	8001a70 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d901      	bls.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e278      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002e94:	4b2a      	ldr	r3, [pc, #168]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d0f0      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ea0:	4b26      	ldr	r3, [pc, #152]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ea4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ea8:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d02f      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eb8:	6a3a      	ldr	r2, [r7, #32]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d028      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ec2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ec6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ec8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002eca:	2201      	movs	r2, #1
 8002ecc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ece:	4b1d      	ldr	r3, [pc, #116]	@ (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002ed4:	4a19      	ldr	r2, [pc, #100]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002eda:	4b18      	ldr	r3, [pc, #96]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d114      	bne.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002ee6:	f7fe fdc3 	bl	8001a70 <HAL_GetTick>
 8002eea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eec:	e00a      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eee:	f7fe fdbf 	bl	8001a70 <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e240      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f04:	4b0d      	ldr	r3, [pc, #52]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d0ee      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f1c:	d114      	bne.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8002f1e:	4b07      	ldr	r3, [pc, #28]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002f2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f32:	4902      	ldr	r1, [pc, #8]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	608b      	str	r3, [r1, #8]
 8002f38:	e00c      	b.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002f3a:	bf00      	nop
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	40007000 	.word	0x40007000
 8002f44:	42470e40 	.word	0x42470e40
 8002f48:	4b4a      	ldr	r3, [pc, #296]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	4a49      	ldr	r2, [pc, #292]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002f4e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002f52:	6093      	str	r3, [r2, #8]
 8002f54:	4b47      	ldr	r3, [pc, #284]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002f56:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f60:	4944      	ldr	r1, [pc, #272]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0310 	and.w	r3, r3, #16
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d004      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8002f78:	4b3f      	ldr	r3, [pc, #252]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002f7a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00a      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002f88:	4b3a      	ldr	r3, [pc, #232]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f8e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f96:	4937      	ldr	r1, [pc, #220]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00a      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002faa:	4b32      	ldr	r3, [pc, #200]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fb0:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fb8:	492e      	ldr	r1, [pc, #184]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d011      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002fcc:	4b29      	ldr	r3, [pc, #164]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fd2:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fda:	4926      	ldr	r1, [pc, #152]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fea:	d101      	bne.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002fec:	2301      	movs	r3, #1
 8002fee:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ffe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003002:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300a:	491a      	ldr	r1, [pc, #104]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800301a:	2b00      	cmp	r3, #0
 800301c:	d011      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800301e:	4b15      	ldr	r3, [pc, #84]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003020:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003024:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800302c:	4911      	ldr	r1, [pc, #68]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003038:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800303c:	d101      	bne.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800303e:	2301      	movs	r3, #1
 8003040:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003044:	2b01      	cmp	r3, #1
 8003046:	d005      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003050:	f040 80ff 	bne.w	8003252 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003054:	4b09      	ldr	r3, [pc, #36]	@ (800307c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003056:	2200      	movs	r2, #0
 8003058:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800305a:	f7fe fd09 	bl	8001a70 <HAL_GetTick>
 800305e:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003060:	e00e      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003062:	f7fe fd05 	bl	8001a70 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d907      	bls.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e188      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003074:	40023800 	.word	0x40023800
 8003078:	424711e0 	.word	0x424711e0
 800307c:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003080:	4b7e      	ldr	r3, [pc, #504]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1ea      	bne.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	2b00      	cmp	r3, #0
 8003096:	d003      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800309c:	2b00      	cmp	r3, #0
 800309e:	d009      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d028      	beq.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d124      	bne.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80030b4:	4b71      	ldr	r3, [pc, #452]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80030b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030ba:	0c1b      	lsrs	r3, r3, #16
 80030bc:	f003 0303 	and.w	r3, r3, #3
 80030c0:	3301      	adds	r3, #1
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80030c6:	4b6d      	ldr	r3, [pc, #436]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80030c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030cc:	0e1b      	lsrs	r3, r3, #24
 80030ce:	f003 030f 	and.w	r3, r3, #15
 80030d2:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685a      	ldr	r2, [r3, #4]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	019b      	lsls	r3, r3, #6
 80030de:	431a      	orrs	r2, r3
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	085b      	lsrs	r3, r3, #1
 80030e4:	3b01      	subs	r3, #1
 80030e6:	041b      	lsls	r3, r3, #16
 80030e8:	431a      	orrs	r2, r3
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	061b      	lsls	r3, r3, #24
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	695b      	ldr	r3, [r3, #20]
 80030f4:	071b      	lsls	r3, r3, #28
 80030f6:	4961      	ldr	r1, [pc, #388]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0304 	and.w	r3, r3, #4
 8003106:	2b00      	cmp	r3, #0
 8003108:	d004      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003112:	d00a      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800311c:	2b00      	cmp	r3, #0
 800311e:	d035      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003124:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003128:	d130      	bne.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800312a:	4b54      	ldr	r3, [pc, #336]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800312c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003130:	0c1b      	lsrs	r3, r3, #16
 8003132:	f003 0303 	and.w	r3, r3, #3
 8003136:	3301      	adds	r3, #1
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800313c:	4b4f      	ldr	r3, [pc, #316]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800313e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003142:	0f1b      	lsrs	r3, r3, #28
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	019b      	lsls	r3, r3, #6
 8003154:	431a      	orrs	r2, r3
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	085b      	lsrs	r3, r3, #1
 800315a:	3b01      	subs	r3, #1
 800315c:	041b      	lsls	r3, r3, #16
 800315e:	431a      	orrs	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	061b      	lsls	r3, r3, #24
 8003166:	431a      	orrs	r2, r3
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	071b      	lsls	r3, r3, #28
 800316c:	4943      	ldr	r1, [pc, #268]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800316e:	4313      	orrs	r3, r2
 8003170:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003174:	4b41      	ldr	r3, [pc, #260]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003176:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800317a:	f023 021f 	bic.w	r2, r3, #31
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003182:	3b01      	subs	r3, #1
 8003184:	493d      	ldr	r1, [pc, #244]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003194:	2b00      	cmp	r3, #0
 8003196:	d029      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800319c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031a0:	d124      	bne.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80031a2:	4b36      	ldr	r3, [pc, #216]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80031a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031a8:	0c1b      	lsrs	r3, r3, #16
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	3301      	adds	r3, #1
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80031b4:	4b31      	ldr	r3, [pc, #196]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80031b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031ba:	0f1b      	lsrs	r3, r3, #28
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	019b      	lsls	r3, r3, #6
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	085b      	lsrs	r3, r3, #1
 80031d4:	3b01      	subs	r3, #1
 80031d6:	041b      	lsls	r3, r3, #16
 80031d8:	431a      	orrs	r2, r3
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	061b      	lsls	r3, r3, #24
 80031de:	431a      	orrs	r2, r3
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	071b      	lsls	r3, r3, #28
 80031e4:	4925      	ldr	r1, [pc, #148]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d016      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	019b      	lsls	r3, r3, #6
 8003202:	431a      	orrs	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	085b      	lsrs	r3, r3, #1
 800320a:	3b01      	subs	r3, #1
 800320c:	041b      	lsls	r3, r3, #16
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	061b      	lsls	r3, r3, #24
 8003216:	431a      	orrs	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	071b      	lsls	r3, r3, #28
 800321e:	4917      	ldr	r1, [pc, #92]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003220:	4313      	orrs	r3, r2
 8003222:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003226:	4b16      	ldr	r3, [pc, #88]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003228:	2201      	movs	r2, #1
 800322a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800322c:	f7fe fc20 	bl	8001a70 <HAL_GetTick>
 8003230:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003232:	e008      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003234:	f7fe fc1c 	bl	8001a70 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d901      	bls.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e09f      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003246:	4b0d      	ldr	r3, [pc, #52]	@ (800327c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d0f0      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8003252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003254:	2b01      	cmp	r3, #1
 8003256:	f040 8095 	bne.w	8003384 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800325a:	4b0a      	ldr	r3, [pc, #40]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003260:	f7fe fc06 	bl	8001a70 <HAL_GetTick>
 8003264:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003266:	e00f      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003268:	f7fe fc02 	bl	8001a70 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d908      	bls.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e085      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800327a:	bf00      	nop
 800327c:	40023800 	.word	0x40023800
 8003280:	42470068 	.word	0x42470068
 8003284:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003288:	4b41      	ldr	r3, [pc, #260]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003290:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003294:	d0e8      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0304 	and.w	r3, r3, #4
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d009      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d02b      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d127      	bne.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80032be:	4b34      	ldr	r3, [pc, #208]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80032c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c4:	0c1b      	lsrs	r3, r3, #16
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	3301      	adds	r3, #1
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	699a      	ldr	r2, [r3, #24]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	019b      	lsls	r3, r3, #6
 80032da:	431a      	orrs	r2, r3
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	085b      	lsrs	r3, r3, #1
 80032e0:	3b01      	subs	r3, #1
 80032e2:	041b      	lsls	r3, r3, #16
 80032e4:	431a      	orrs	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ea:	061b      	lsls	r3, r3, #24
 80032ec:	4928      	ldr	r1, [pc, #160]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80032f4:	4b26      	ldr	r3, [pc, #152]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80032f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032fa:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003302:	3b01      	subs	r3, #1
 8003304:	021b      	lsls	r3, r3, #8
 8003306:	4922      	ldr	r1, [pc, #136]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003316:	2b00      	cmp	r3, #0
 8003318:	d01d      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003322:	d118      	bne.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003324:	4b1a      	ldr	r3, [pc, #104]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332a:	0e1b      	lsrs	r3, r3, #24
 800332c:	f003 030f 	and.w	r3, r3, #15
 8003330:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	699a      	ldr	r2, [r3, #24]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	019b      	lsls	r3, r3, #6
 800333c:	431a      	orrs	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	085b      	lsrs	r3, r3, #1
 8003344:	3b01      	subs	r3, #1
 8003346:	041b      	lsls	r3, r3, #16
 8003348:	431a      	orrs	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	061b      	lsls	r3, r3, #24
 800334e:	4910      	ldr	r1, [pc, #64]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003350:	4313      	orrs	r3, r2
 8003352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003356:	4b0f      	ldr	r3, [pc, #60]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003358:	2201      	movs	r2, #1
 800335a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800335c:	f7fe fb88 	bl	8001a70 <HAL_GetTick>
 8003360:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003362:	e008      	b.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003364:	f7fe fb84 	bl	8001a70 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d901      	bls.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e007      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003376:	4b06      	ldr	r3, [pc, #24]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800337e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003382:	d1ef      	bne.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3730      	adds	r7, #48	@ 0x30
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40023800 	.word	0x40023800
 8003394:	42470070 	.word	0x42470070

08003398 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003398:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800339c:	b0ae      	sub	sp, #184	@ 0xb8
 800339e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80033a0:	2300      	movs	r3, #0
 80033a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80033a6:	2300      	movs	r3, #0
 80033a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80033ac:	2300      	movs	r3, #0
 80033ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80033b2:	2300      	movs	r3, #0
 80033b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033be:	4bcb      	ldr	r3, [pc, #812]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x354>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	2b0c      	cmp	r3, #12
 80033c8:	f200 8206 	bhi.w	80037d8 <HAL_RCC_GetSysClockFreq+0x440>
 80033cc:	a201      	add	r2, pc, #4	@ (adr r2, 80033d4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80033ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d2:	bf00      	nop
 80033d4:	08003409 	.word	0x08003409
 80033d8:	080037d9 	.word	0x080037d9
 80033dc:	080037d9 	.word	0x080037d9
 80033e0:	080037d9 	.word	0x080037d9
 80033e4:	08003411 	.word	0x08003411
 80033e8:	080037d9 	.word	0x080037d9
 80033ec:	080037d9 	.word	0x080037d9
 80033f0:	080037d9 	.word	0x080037d9
 80033f4:	08003419 	.word	0x08003419
 80033f8:	080037d9 	.word	0x080037d9
 80033fc:	080037d9 	.word	0x080037d9
 8003400:	080037d9 	.word	0x080037d9
 8003404:	08003609 	.word	0x08003609
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003408:	4bb9      	ldr	r3, [pc, #740]	@ (80036f0 <HAL_RCC_GetSysClockFreq+0x358>)
 800340a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800340e:	e1e7      	b.n	80037e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003410:	4bb8      	ldr	r3, [pc, #736]	@ (80036f4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003412:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003416:	e1e3      	b.n	80037e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003418:	4bb4      	ldr	r3, [pc, #720]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x354>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003420:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003424:	4bb1      	ldr	r3, [pc, #708]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d071      	beq.n	8003514 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003430:	4bae      	ldr	r3, [pc, #696]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	099b      	lsrs	r3, r3, #6
 8003436:	2200      	movs	r2, #0
 8003438:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800343c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003440:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003444:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003448:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800344c:	2300      	movs	r3, #0
 800344e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003452:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003456:	4622      	mov	r2, r4
 8003458:	462b      	mov	r3, r5
 800345a:	f04f 0000 	mov.w	r0, #0
 800345e:	f04f 0100 	mov.w	r1, #0
 8003462:	0159      	lsls	r1, r3, #5
 8003464:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003468:	0150      	lsls	r0, r2, #5
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	4621      	mov	r1, r4
 8003470:	1a51      	subs	r1, r2, r1
 8003472:	6439      	str	r1, [r7, #64]	@ 0x40
 8003474:	4629      	mov	r1, r5
 8003476:	eb63 0301 	sbc.w	r3, r3, r1
 800347a:	647b      	str	r3, [r7, #68]	@ 0x44
 800347c:	f04f 0200 	mov.w	r2, #0
 8003480:	f04f 0300 	mov.w	r3, #0
 8003484:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003488:	4649      	mov	r1, r9
 800348a:	018b      	lsls	r3, r1, #6
 800348c:	4641      	mov	r1, r8
 800348e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003492:	4641      	mov	r1, r8
 8003494:	018a      	lsls	r2, r1, #6
 8003496:	4641      	mov	r1, r8
 8003498:	1a51      	subs	r1, r2, r1
 800349a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800349c:	4649      	mov	r1, r9
 800349e:	eb63 0301 	sbc.w	r3, r3, r1
 80034a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	f04f 0300 	mov.w	r3, #0
 80034ac:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80034b0:	4649      	mov	r1, r9
 80034b2:	00cb      	lsls	r3, r1, #3
 80034b4:	4641      	mov	r1, r8
 80034b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034ba:	4641      	mov	r1, r8
 80034bc:	00ca      	lsls	r2, r1, #3
 80034be:	4610      	mov	r0, r2
 80034c0:	4619      	mov	r1, r3
 80034c2:	4603      	mov	r3, r0
 80034c4:	4622      	mov	r2, r4
 80034c6:	189b      	adds	r3, r3, r2
 80034c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80034ca:	462b      	mov	r3, r5
 80034cc:	460a      	mov	r2, r1
 80034ce:	eb42 0303 	adc.w	r3, r2, r3
 80034d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80034d4:	f04f 0200 	mov.w	r2, #0
 80034d8:	f04f 0300 	mov.w	r3, #0
 80034dc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80034e0:	4629      	mov	r1, r5
 80034e2:	024b      	lsls	r3, r1, #9
 80034e4:	4621      	mov	r1, r4
 80034e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80034ea:	4621      	mov	r1, r4
 80034ec:	024a      	lsls	r2, r1, #9
 80034ee:	4610      	mov	r0, r2
 80034f0:	4619      	mov	r1, r3
 80034f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034f6:	2200      	movs	r2, #0
 80034f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003500:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003504:	f7fc fed4 	bl	80002b0 <__aeabi_uldivmod>
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	4613      	mov	r3, r2
 800350e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003512:	e067      	b.n	80035e4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003514:	4b75      	ldr	r3, [pc, #468]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	099b      	lsrs	r3, r3, #6
 800351a:	2200      	movs	r2, #0
 800351c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003520:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003524:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003528:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800352c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800352e:	2300      	movs	r3, #0
 8003530:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003532:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003536:	4622      	mov	r2, r4
 8003538:	462b      	mov	r3, r5
 800353a:	f04f 0000 	mov.w	r0, #0
 800353e:	f04f 0100 	mov.w	r1, #0
 8003542:	0159      	lsls	r1, r3, #5
 8003544:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003548:	0150      	lsls	r0, r2, #5
 800354a:	4602      	mov	r2, r0
 800354c:	460b      	mov	r3, r1
 800354e:	4621      	mov	r1, r4
 8003550:	1a51      	subs	r1, r2, r1
 8003552:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003554:	4629      	mov	r1, r5
 8003556:	eb63 0301 	sbc.w	r3, r3, r1
 800355a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003568:	4649      	mov	r1, r9
 800356a:	018b      	lsls	r3, r1, #6
 800356c:	4641      	mov	r1, r8
 800356e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003572:	4641      	mov	r1, r8
 8003574:	018a      	lsls	r2, r1, #6
 8003576:	4641      	mov	r1, r8
 8003578:	ebb2 0a01 	subs.w	sl, r2, r1
 800357c:	4649      	mov	r1, r9
 800357e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	f04f 0300 	mov.w	r3, #0
 800358a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800358e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003592:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003596:	4692      	mov	sl, r2
 8003598:	469b      	mov	fp, r3
 800359a:	4623      	mov	r3, r4
 800359c:	eb1a 0303 	adds.w	r3, sl, r3
 80035a0:	623b      	str	r3, [r7, #32]
 80035a2:	462b      	mov	r3, r5
 80035a4:	eb4b 0303 	adc.w	r3, fp, r3
 80035a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	f04f 0300 	mov.w	r3, #0
 80035b2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80035b6:	4629      	mov	r1, r5
 80035b8:	028b      	lsls	r3, r1, #10
 80035ba:	4621      	mov	r1, r4
 80035bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035c0:	4621      	mov	r1, r4
 80035c2:	028a      	lsls	r2, r1, #10
 80035c4:	4610      	mov	r0, r2
 80035c6:	4619      	mov	r1, r3
 80035c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035cc:	2200      	movs	r2, #0
 80035ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80035d0:	677a      	str	r2, [r7, #116]	@ 0x74
 80035d2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80035d6:	f7fc fe6b 	bl	80002b0 <__aeabi_uldivmod>
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	4613      	mov	r3, r2
 80035e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80035e4:	4b41      	ldr	r3, [pc, #260]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x354>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	0c1b      	lsrs	r3, r3, #16
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	3301      	adds	r3, #1
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80035f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80035fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80035fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003602:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003606:	e0eb      	b.n	80037e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003608:	4b38      	ldr	r3, [pc, #224]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x354>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003610:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003614:	4b35      	ldr	r3, [pc, #212]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d06b      	beq.n	80036f8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003620:	4b32      	ldr	r3, [pc, #200]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	099b      	lsrs	r3, r3, #6
 8003626:	2200      	movs	r2, #0
 8003628:	66bb      	str	r3, [r7, #104]	@ 0x68
 800362a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800362c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800362e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003632:	663b      	str	r3, [r7, #96]	@ 0x60
 8003634:	2300      	movs	r3, #0
 8003636:	667b      	str	r3, [r7, #100]	@ 0x64
 8003638:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800363c:	4622      	mov	r2, r4
 800363e:	462b      	mov	r3, r5
 8003640:	f04f 0000 	mov.w	r0, #0
 8003644:	f04f 0100 	mov.w	r1, #0
 8003648:	0159      	lsls	r1, r3, #5
 800364a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800364e:	0150      	lsls	r0, r2, #5
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	4621      	mov	r1, r4
 8003656:	1a51      	subs	r1, r2, r1
 8003658:	61b9      	str	r1, [r7, #24]
 800365a:	4629      	mov	r1, r5
 800365c:	eb63 0301 	sbc.w	r3, r3, r1
 8003660:	61fb      	str	r3, [r7, #28]
 8003662:	f04f 0200 	mov.w	r2, #0
 8003666:	f04f 0300 	mov.w	r3, #0
 800366a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800366e:	4659      	mov	r1, fp
 8003670:	018b      	lsls	r3, r1, #6
 8003672:	4651      	mov	r1, sl
 8003674:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003678:	4651      	mov	r1, sl
 800367a:	018a      	lsls	r2, r1, #6
 800367c:	4651      	mov	r1, sl
 800367e:	ebb2 0801 	subs.w	r8, r2, r1
 8003682:	4659      	mov	r1, fp
 8003684:	eb63 0901 	sbc.w	r9, r3, r1
 8003688:	f04f 0200 	mov.w	r2, #0
 800368c:	f04f 0300 	mov.w	r3, #0
 8003690:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003694:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003698:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800369c:	4690      	mov	r8, r2
 800369e:	4699      	mov	r9, r3
 80036a0:	4623      	mov	r3, r4
 80036a2:	eb18 0303 	adds.w	r3, r8, r3
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	462b      	mov	r3, r5
 80036aa:	eb49 0303 	adc.w	r3, r9, r3
 80036ae:	617b      	str	r3, [r7, #20]
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80036bc:	4629      	mov	r1, r5
 80036be:	024b      	lsls	r3, r1, #9
 80036c0:	4621      	mov	r1, r4
 80036c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80036c6:	4621      	mov	r1, r4
 80036c8:	024a      	lsls	r2, r1, #9
 80036ca:	4610      	mov	r0, r2
 80036cc:	4619      	mov	r1, r3
 80036ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80036d2:	2200      	movs	r2, #0
 80036d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80036d6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80036d8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80036dc:	f7fc fde8 	bl	80002b0 <__aeabi_uldivmod>
 80036e0:	4602      	mov	r2, r0
 80036e2:	460b      	mov	r3, r1
 80036e4:	4613      	mov	r3, r2
 80036e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80036ea:	e065      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0x420>
 80036ec:	40023800 	.word	0x40023800
 80036f0:	00f42400 	.word	0x00f42400
 80036f4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036f8:	4b3d      	ldr	r3, [pc, #244]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	099b      	lsrs	r3, r3, #6
 80036fe:	2200      	movs	r2, #0
 8003700:	4618      	mov	r0, r3
 8003702:	4611      	mov	r1, r2
 8003704:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003708:	653b      	str	r3, [r7, #80]	@ 0x50
 800370a:	2300      	movs	r3, #0
 800370c:	657b      	str	r3, [r7, #84]	@ 0x54
 800370e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003712:	4642      	mov	r2, r8
 8003714:	464b      	mov	r3, r9
 8003716:	f04f 0000 	mov.w	r0, #0
 800371a:	f04f 0100 	mov.w	r1, #0
 800371e:	0159      	lsls	r1, r3, #5
 8003720:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003724:	0150      	lsls	r0, r2, #5
 8003726:	4602      	mov	r2, r0
 8003728:	460b      	mov	r3, r1
 800372a:	4641      	mov	r1, r8
 800372c:	1a51      	subs	r1, r2, r1
 800372e:	60b9      	str	r1, [r7, #8]
 8003730:	4649      	mov	r1, r9
 8003732:	eb63 0301 	sbc.w	r3, r3, r1
 8003736:	60fb      	str	r3, [r7, #12]
 8003738:	f04f 0200 	mov.w	r2, #0
 800373c:	f04f 0300 	mov.w	r3, #0
 8003740:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003744:	4659      	mov	r1, fp
 8003746:	018b      	lsls	r3, r1, #6
 8003748:	4651      	mov	r1, sl
 800374a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800374e:	4651      	mov	r1, sl
 8003750:	018a      	lsls	r2, r1, #6
 8003752:	4651      	mov	r1, sl
 8003754:	1a54      	subs	r4, r2, r1
 8003756:	4659      	mov	r1, fp
 8003758:	eb63 0501 	sbc.w	r5, r3, r1
 800375c:	f04f 0200 	mov.w	r2, #0
 8003760:	f04f 0300 	mov.w	r3, #0
 8003764:	00eb      	lsls	r3, r5, #3
 8003766:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800376a:	00e2      	lsls	r2, r4, #3
 800376c:	4614      	mov	r4, r2
 800376e:	461d      	mov	r5, r3
 8003770:	4643      	mov	r3, r8
 8003772:	18e3      	adds	r3, r4, r3
 8003774:	603b      	str	r3, [r7, #0]
 8003776:	464b      	mov	r3, r9
 8003778:	eb45 0303 	adc.w	r3, r5, r3
 800377c:	607b      	str	r3, [r7, #4]
 800377e:	f04f 0200 	mov.w	r2, #0
 8003782:	f04f 0300 	mov.w	r3, #0
 8003786:	e9d7 4500 	ldrd	r4, r5, [r7]
 800378a:	4629      	mov	r1, r5
 800378c:	028b      	lsls	r3, r1, #10
 800378e:	4621      	mov	r1, r4
 8003790:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003794:	4621      	mov	r1, r4
 8003796:	028a      	lsls	r2, r1, #10
 8003798:	4610      	mov	r0, r2
 800379a:	4619      	mov	r1, r3
 800379c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80037a0:	2200      	movs	r2, #0
 80037a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037a4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80037a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80037aa:	f7fc fd81 	bl	80002b0 <__aeabi_uldivmod>
 80037ae:	4602      	mov	r2, r0
 80037b0:	460b      	mov	r3, r1
 80037b2:	4613      	mov	r3, r2
 80037b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80037b8:	4b0d      	ldr	r3, [pc, #52]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	0f1b      	lsrs	r3, r3, #28
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80037c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80037ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80037ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80037d6:	e003      	b.n	80037e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037d8:	4b06      	ldr	r3, [pc, #24]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80037da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80037de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	37b8      	adds	r7, #184	@ 0xb8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037ee:	bf00      	nop
 80037f0:	40023800 	.word	0x40023800
 80037f4:	00f42400 	.word	0x00f42400

080037f8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e28d      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 8083 	beq.w	800391e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003818:	4b94      	ldr	r3, [pc, #592]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f003 030c 	and.w	r3, r3, #12
 8003820:	2b04      	cmp	r3, #4
 8003822:	d019      	beq.n	8003858 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003824:	4b91      	ldr	r3, [pc, #580]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f003 030c 	and.w	r3, r3, #12
        || \
 800382c:	2b08      	cmp	r3, #8
 800382e:	d106      	bne.n	800383e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003830:	4b8e      	ldr	r3, [pc, #568]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003838:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800383c:	d00c      	beq.n	8003858 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800383e:	4b8b      	ldr	r3, [pc, #556]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003846:	2b0c      	cmp	r3, #12
 8003848:	d112      	bne.n	8003870 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800384a:	4b88      	ldr	r3, [pc, #544]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003852:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003856:	d10b      	bne.n	8003870 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003858:	4b84      	ldr	r3, [pc, #528]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d05b      	beq.n	800391c <HAL_RCC_OscConfig+0x124>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d157      	bne.n	800391c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e25a      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003878:	d106      	bne.n	8003888 <HAL_RCC_OscConfig+0x90>
 800387a:	4b7c      	ldr	r3, [pc, #496]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a7b      	ldr	r2, [pc, #492]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	e01d      	b.n	80038c4 <HAL_RCC_OscConfig+0xcc>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003890:	d10c      	bne.n	80038ac <HAL_RCC_OscConfig+0xb4>
 8003892:	4b76      	ldr	r3, [pc, #472]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a75      	ldr	r2, [pc, #468]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	4b73      	ldr	r3, [pc, #460]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a72      	ldr	r2, [pc, #456]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80038a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038a8:	6013      	str	r3, [r2, #0]
 80038aa:	e00b      	b.n	80038c4 <HAL_RCC_OscConfig+0xcc>
 80038ac:	4b6f      	ldr	r3, [pc, #444]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a6e      	ldr	r2, [pc, #440]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80038b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038b6:	6013      	str	r3, [r2, #0]
 80038b8:	4b6c      	ldr	r3, [pc, #432]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a6b      	ldr	r2, [pc, #428]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80038be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d013      	beq.n	80038f4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038cc:	f7fe f8d0 	bl	8001a70 <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d4:	f7fe f8cc 	bl	8001a70 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b64      	cmp	r3, #100	@ 0x64
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e21f      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	4b61      	ldr	r3, [pc, #388]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0f0      	beq.n	80038d4 <HAL_RCC_OscConfig+0xdc>
 80038f2:	e014      	b.n	800391e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f4:	f7fe f8bc 	bl	8001a70 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038fc:	f7fe f8b8 	bl	8001a70 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b64      	cmp	r3, #100	@ 0x64
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e20b      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800390e:	4b57      	ldr	r3, [pc, #348]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1f0      	bne.n	80038fc <HAL_RCC_OscConfig+0x104>
 800391a:	e000      	b.n	800391e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800391c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d06f      	beq.n	8003a0a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800392a:	4b50      	ldr	r3, [pc, #320]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 030c 	and.w	r3, r3, #12
 8003932:	2b00      	cmp	r3, #0
 8003934:	d017      	beq.n	8003966 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003936:	4b4d      	ldr	r3, [pc, #308]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f003 030c 	and.w	r3, r3, #12
        || \
 800393e:	2b08      	cmp	r3, #8
 8003940:	d105      	bne.n	800394e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003942:	4b4a      	ldr	r3, [pc, #296]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00b      	beq.n	8003966 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800394e:	4b47      	ldr	r3, [pc, #284]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003956:	2b0c      	cmp	r3, #12
 8003958:	d11c      	bne.n	8003994 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800395a:	4b44      	ldr	r3, [pc, #272]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d116      	bne.n	8003994 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003966:	4b41      	ldr	r3, [pc, #260]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d005      	beq.n	800397e <HAL_RCC_OscConfig+0x186>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d001      	beq.n	800397e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e1d3      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397e:	4b3b      	ldr	r3, [pc, #236]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	4937      	ldr	r1, [pc, #220]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 800398e:	4313      	orrs	r3, r2
 8003990:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003992:	e03a      	b.n	8003a0a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d020      	beq.n	80039de <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800399c:	4b34      	ldr	r3, [pc, #208]	@ (8003a70 <HAL_RCC_OscConfig+0x278>)
 800399e:	2201      	movs	r2, #1
 80039a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a2:	f7fe f865 	bl	8001a70 <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039aa:	f7fe f861 	bl	8001a70 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e1b4      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039bc:	4b2b      	ldr	r3, [pc, #172]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c8:	4b28      	ldr	r3, [pc, #160]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	4925      	ldr	r1, [pc, #148]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	600b      	str	r3, [r1, #0]
 80039dc:	e015      	b.n	8003a0a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039de:	4b24      	ldr	r3, [pc, #144]	@ (8003a70 <HAL_RCC_OscConfig+0x278>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e4:	f7fe f844 	bl	8001a70 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ec:	f7fe f840 	bl	8001a70 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e193      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039fe:	4b1b      	ldr	r3, [pc, #108]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d036      	beq.n	8003a84 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d016      	beq.n	8003a4c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a1e:	4b15      	ldr	r3, [pc, #84]	@ (8003a74 <HAL_RCC_OscConfig+0x27c>)
 8003a20:	2201      	movs	r2, #1
 8003a22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a24:	f7fe f824 	bl	8001a70 <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a2c:	f7fe f820 	bl	8001a70 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e173      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a6c <HAL_RCC_OscConfig+0x274>)
 8003a40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0f0      	beq.n	8003a2c <HAL_RCC_OscConfig+0x234>
 8003a4a:	e01b      	b.n	8003a84 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a4c:	4b09      	ldr	r3, [pc, #36]	@ (8003a74 <HAL_RCC_OscConfig+0x27c>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a52:	f7fe f80d 	bl	8001a70 <HAL_GetTick>
 8003a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a58:	e00e      	b.n	8003a78 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a5a:	f7fe f809 	bl	8001a70 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d907      	bls.n	8003a78 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e15c      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
 8003a6c:	40023800 	.word	0x40023800
 8003a70:	42470000 	.word	0x42470000
 8003a74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a78:	4b8a      	ldr	r3, [pc, #552]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003a7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1ea      	bne.n	8003a5a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 8097 	beq.w	8003bc0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a92:	2300      	movs	r3, #0
 8003a94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a96:	4b83      	ldr	r3, [pc, #524]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d10f      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60bb      	str	r3, [r7, #8]
 8003aa6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aaa:	4a7e      	ldr	r2, [pc, #504]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003aac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ab2:	4b7c      	ldr	r3, [pc, #496]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aba:	60bb      	str	r3, [r7, #8]
 8003abc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac2:	4b79      	ldr	r3, [pc, #484]	@ (8003ca8 <HAL_RCC_OscConfig+0x4b0>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d118      	bne.n	8003b00 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ace:	4b76      	ldr	r3, [pc, #472]	@ (8003ca8 <HAL_RCC_OscConfig+0x4b0>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a75      	ldr	r2, [pc, #468]	@ (8003ca8 <HAL_RCC_OscConfig+0x4b0>)
 8003ad4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ad8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ada:	f7fd ffc9 	bl	8001a70 <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae0:	e008      	b.n	8003af4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae2:	f7fd ffc5 	bl	8001a70 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e118      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af4:	4b6c      	ldr	r3, [pc, #432]	@ (8003ca8 <HAL_RCC_OscConfig+0x4b0>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d0f0      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d106      	bne.n	8003b16 <HAL_RCC_OscConfig+0x31e>
 8003b08:	4b66      	ldr	r3, [pc, #408]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0c:	4a65      	ldr	r2, [pc, #404]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b14:	e01c      	b.n	8003b50 <HAL_RCC_OscConfig+0x358>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	2b05      	cmp	r3, #5
 8003b1c:	d10c      	bne.n	8003b38 <HAL_RCC_OscConfig+0x340>
 8003b1e:	4b61      	ldr	r3, [pc, #388]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b22:	4a60      	ldr	r2, [pc, #384]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b24:	f043 0304 	orr.w	r3, r3, #4
 8003b28:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b2a:	4b5e      	ldr	r3, [pc, #376]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b2e:	4a5d      	ldr	r2, [pc, #372]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b30:	f043 0301 	orr.w	r3, r3, #1
 8003b34:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b36:	e00b      	b.n	8003b50 <HAL_RCC_OscConfig+0x358>
 8003b38:	4b5a      	ldr	r3, [pc, #360]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b3c:	4a59      	ldr	r2, [pc, #356]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b3e:	f023 0301 	bic.w	r3, r3, #1
 8003b42:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b44:	4b57      	ldr	r3, [pc, #348]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b48:	4a56      	ldr	r2, [pc, #344]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b4a:	f023 0304 	bic.w	r3, r3, #4
 8003b4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d015      	beq.n	8003b84 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b58:	f7fd ff8a 	bl	8001a70 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5e:	e00a      	b.n	8003b76 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b60:	f7fd ff86 	bl	8001a70 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e0d7      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b76:	4b4b      	ldr	r3, [pc, #300]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d0ee      	beq.n	8003b60 <HAL_RCC_OscConfig+0x368>
 8003b82:	e014      	b.n	8003bae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b84:	f7fd ff74 	bl	8001a70 <HAL_GetTick>
 8003b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b8a:	e00a      	b.n	8003ba2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b8c:	f7fd ff70 	bl	8001a70 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e0c1      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ba2:	4b40      	ldr	r3, [pc, #256]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d1ee      	bne.n	8003b8c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003bae:	7dfb      	ldrb	r3, [r7, #23]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d105      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bb4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb8:	4a3a      	ldr	r2, [pc, #232]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003bba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bbe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f000 80ad 	beq.w	8003d24 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bca:	4b36      	ldr	r3, [pc, #216]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 030c 	and.w	r3, r3, #12
 8003bd2:	2b08      	cmp	r3, #8
 8003bd4:	d060      	beq.n	8003c98 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d145      	bne.n	8003c6a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bde:	4b33      	ldr	r3, [pc, #204]	@ (8003cac <HAL_RCC_OscConfig+0x4b4>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be4:	f7fd ff44 	bl	8001a70 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bec:	f7fd ff40 	bl	8001a70 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e093      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bfe:	4b29      	ldr	r3, [pc, #164]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f0      	bne.n	8003bec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	69da      	ldr	r2, [r3, #28]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a1b      	ldr	r3, [r3, #32]
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c18:	019b      	lsls	r3, r3, #6
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c20:	085b      	lsrs	r3, r3, #1
 8003c22:	3b01      	subs	r3, #1
 8003c24:	041b      	lsls	r3, r3, #16
 8003c26:	431a      	orrs	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2c:	061b      	lsls	r3, r3, #24
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c34:	071b      	lsls	r3, r3, #28
 8003c36:	491b      	ldr	r1, [pc, #108]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003cac <HAL_RCC_OscConfig+0x4b4>)
 8003c3e:	2201      	movs	r2, #1
 8003c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c42:	f7fd ff15 	bl	8001a70 <HAL_GetTick>
 8003c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c48:	e008      	b.n	8003c5c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c4a:	f7fd ff11 	bl	8001a70 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d901      	bls.n	8003c5c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e064      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c5c:	4b11      	ldr	r3, [pc, #68]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0f0      	beq.n	8003c4a <HAL_RCC_OscConfig+0x452>
 8003c68:	e05c      	b.n	8003d24 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c6a:	4b10      	ldr	r3, [pc, #64]	@ (8003cac <HAL_RCC_OscConfig+0x4b4>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7fd fefe 	bl	8001a70 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c78:	f7fd fefa 	bl	8001a70 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e04d      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c8a:	4b06      	ldr	r3, [pc, #24]	@ (8003ca4 <HAL_RCC_OscConfig+0x4ac>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x480>
 8003c96:	e045      	b.n	8003d24 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d107      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e040      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
 8003ca4:	40023800 	.word	0x40023800
 8003ca8:	40007000 	.word	0x40007000
 8003cac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cb0:	4b1f      	ldr	r3, [pc, #124]	@ (8003d30 <HAL_RCC_OscConfig+0x538>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d030      	beq.n	8003d20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d129      	bne.n	8003d20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d122      	bne.n	8003d20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cda:	68fa      	ldr	r2, [r7, #12]
 8003cdc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ce6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d119      	bne.n	8003d20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf6:	085b      	lsrs	r3, r3, #1
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d10f      	bne.n	8003d20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d107      	bne.n	8003d20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d1a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d001      	beq.n	8003d24 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e000      	b.n	8003d26 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	40023800 	.word	0x40023800

08003d34 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e022      	b.n	8003d8c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d105      	bne.n	8003d5e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f7fd f9f5 	bl	8001148 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2203      	movs	r2, #3
 8003d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 f814 	bl	8003d94 <HAL_SD_InitCard>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e00a      	b.n	8003d8c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3708      	adds	r7, #8
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003d94:	b5b0      	push	{r4, r5, r7, lr}
 8003d96:	b08e      	sub	sp, #56	@ 0x38
 8003d98:	af04      	add	r7, sp, #16
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003da0:	2300      	movs	r3, #0
 8003da2:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003da4:	2300      	movs	r3, #0
 8003da6:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003da8:	2300      	movs	r3, #0
 8003daa:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003dac:	2300      	movs	r3, #0
 8003dae:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003db0:	2376      	movs	r3, #118	@ 0x76
 8003db2:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681d      	ldr	r5, [r3, #0]
 8003db8:	466c      	mov	r4, sp
 8003dba:	f107 0318 	add.w	r3, r7, #24
 8003dbe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003dc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003dc6:	f107 030c 	add.w	r3, r7, #12
 8003dca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003dcc:	4628      	mov	r0, r5
 8003dce:	f003 fbf5 	bl	80075bc <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8003e7c <HAL_SD_InitCard+0xe8>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f003 fc36 	bl	800764e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003de2:	4b26      	ldr	r3, [pc, #152]	@ (8003e7c <HAL_SD_InitCard+0xe8>)
 8003de4:	2201      	movs	r2, #1
 8003de6:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003de8:	2002      	movs	r0, #2
 8003dea:	f7fd fe4d 	bl	8001a88 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 fff0 	bl	8004dd4 <SD_PowerON>
 8003df4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00b      	beq.n	8003e14 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e02e      	b.n	8003e72 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f000 ff0f 	bl	8004c38 <SD_InitCard>
 8003e1a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00b      	beq.n	8003e3a <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e30:	431a      	orrs	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e01b      	b.n	8003e72 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e42:	4618      	mov	r0, r3
 8003e44:	f003 fc95 	bl	8007772 <SDMMC_CmdBlockLength>
 8003e48:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00f      	beq.n	8003e70 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a0a      	ldr	r2, [pc, #40]	@ (8003e80 <HAL_SD_InitCard+0xec>)
 8003e56:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5e:	431a      	orrs	r2, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e000      	b.n	8003e72 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3728      	adds	r7, #40	@ 0x28
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bdb0      	pop	{r4, r5, r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	422580a0 	.word	0x422580a0
 8003e80:	004005ff 	.word	0x004005ff

08003e84 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b08c      	sub	sp, #48	@ 0x30
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
 8003e90:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d107      	bne.n	8003eac <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0be      	b.n	800402a <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	f040 80b7 	bne.w	8004028 <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003ec0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	441a      	add	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d907      	bls.n	8003ede <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e0a5      	b.n	800402a <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2203      	movs	r2, #3
 8003ee2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2200      	movs	r2, #0
 8003eec:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8003efc:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f02:	4a4c      	ldr	r2, [pc, #304]	@ (8004034 <HAL_SD_ReadBlocks_DMA+0x1b0>)
 8003f04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0a:	4a4b      	ldr	r2, [pc, #300]	@ (8004038 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8003f0c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f12:	2200      	movs	r2, #0
 8003f14:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	3380      	adds	r3, #128	@ 0x80
 8003f44:	4619      	mov	r1, r3
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	025b      	lsls	r3, r3, #9
 8003f4c:	089b      	lsrs	r3, r3, #2
 8003f4e:	f7fd ff7f 	bl	8001e50 <HAL_DMA_Start_IT>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d017      	beq.n	8003f88 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8003f66:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a33      	ldr	r2, [pc, #204]	@ (800403c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8003f6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f74:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e050      	b.n	800402a <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003f88:	4b2d      	ldr	r3, [pc, #180]	@ (8004040 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d002      	beq.n	8003f9c <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 8003f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f98:	025b      	lsls	r3, r3, #9
 8003f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003f9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003fa0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	025b      	lsls	r3, r3, #9
 8003fa6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003fa8:	2390      	movs	r3, #144	@ 0x90
 8003faa:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003fac:	2302      	movs	r3, #2
 8003fae:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f107 0210 	add.w	r2, r7, #16
 8003fc0:	4611      	mov	r1, r2
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f003 fba9 	bl	800771a <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d90a      	bls.n	8003fe4 <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2282      	movs	r2, #130	@ 0x82
 8003fd2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f003 fc0d 	bl	80077fa <SDMMC_CmdReadMultiBlock>
 8003fe0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003fe2:	e009      	b.n	8003ff8 <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2281      	movs	r2, #129	@ 0x81
 8003fe8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f003 fbe0 	bl	80077b6 <SDMMC_CmdReadSingleBlock>
 8003ff6:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d012      	beq.n	8004024 <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a0e      	ldr	r2, [pc, #56]	@ (800403c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8004004:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800400a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800400c:	431a      	orrs	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e002      	b.n	800402a <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	e000      	b.n	800402a <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8004028:	2302      	movs	r3, #2
  }
}
 800402a:	4618      	mov	r0, r3
 800402c:	3730      	adds	r7, #48	@ 0x30
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	08004a47 	.word	0x08004a47
 8004038:	08004ab9 	.word	0x08004ab9
 800403c:	004005ff 	.word	0x004005ff
 8004040:	4225858c 	.word	0x4225858c

08004044 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08c      	sub	sp, #48	@ 0x30
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
 8004050:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d107      	bne.n	800406c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004060:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e0c1      	b.n	80041f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b01      	cmp	r3, #1
 8004076:	f040 80ba 	bne.w	80041ee <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004080:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	441a      	add	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800408a:	429a      	cmp	r2, r3
 800408c:	d907      	bls.n	800409e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004092:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e0a8      	b.n	80041f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2203      	movs	r2, #3
 80040a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2200      	movs	r2, #0
 80040ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f042 021a 	orr.w	r2, r2, #26
 80040bc:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c2:	4a4d      	ldr	r2, [pc, #308]	@ (80041f8 <HAL_SD_WriteBlocks_DMA+0x1b4>)
 80040c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040ca:	4a4c      	ldr	r2, [pc, #304]	@ (80041fc <HAL_SD_WriteBlocks_DMA+0x1b8>)
 80040cc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d2:	2200      	movs	r2, #0
 80040d4:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d002      	beq.n	80040e4 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 80040de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e0:	025b      	lsls	r3, r3, #9
 80040e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d90a      	bls.n	8004100 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	22a0      	movs	r2, #160	@ 0xa0
 80040ee:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040f6:	4618      	mov	r0, r3
 80040f8:	f003 fbc3 	bl	8007882 <SDMMC_CmdWriteMultiBlock>
 80040fc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80040fe:	e009      	b.n	8004114 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2290      	movs	r2, #144	@ 0x90
 8004104:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800410c:	4618      	mov	r0, r3
 800410e:	f003 fb96 	bl	800783e <SDMMC_CmdWriteSingleBlock>
 8004112:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004116:	2b00      	cmp	r3, #0
 8004118:	d012      	beq.n	8004140 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a38      	ldr	r2, [pc, #224]	@ (8004200 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8004120:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004128:	431a      	orrs	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e057      	b.n	80041f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8004140:	4b30      	ldr	r3, [pc, #192]	@ (8004204 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8004142:	2201      	movs	r2, #1
 8004144:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800414a:	2240      	movs	r2, #64	@ 0x40
 800414c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800415e:	689a      	ldr	r2, [r3, #8]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	430a      	orrs	r2, r1
 8004168:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800416e:	68b9      	ldr	r1, [r7, #8]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	3380      	adds	r3, #128	@ 0x80
 8004176:	461a      	mov	r2, r3
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	025b      	lsls	r3, r3, #9
 800417c:	089b      	lsrs	r3, r3, #2
 800417e:	f7fd fe67 	bl	8001e50 <HAL_DMA_Start_IT>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d01a      	beq.n	80041be <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 021a 	bic.w	r2, r2, #26
 8004196:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a18      	ldr	r2, [pc, #96]	@ (8004200 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 800419e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e018      	b.n	80041f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80041be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80041c2:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	025b      	lsls	r3, r3, #9
 80041c8:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80041ca:	2390      	movs	r3, #144	@ 0x90
 80041cc:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80041ce:	2300      	movs	r3, #0
 80041d0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80041d6:	2301      	movs	r3, #1
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f107 0210 	add.w	r2, r7, #16
 80041e2:	4611      	mov	r1, r2
 80041e4:	4618      	mov	r0, r3
 80041e6:	f003 fa98 	bl	800771a <SDIO_ConfigData>

      return HAL_OK;
 80041ea:	2300      	movs	r3, #0
 80041ec:	e000      	b.n	80041f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 80041ee:	2302      	movs	r3, #2
  }
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3730      	adds	r7, #48	@ 0x30
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	08004a1d 	.word	0x08004a1d
 80041fc:	08004ab9 	.word	0x08004ab9
 8004200:	004005ff 	.word	0x004005ff
 8004204:	4225858c 	.word	0x4225858c

08004208 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004214:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800421c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d008      	beq.n	8004236 <HAL_SD_IRQHandler+0x2e>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f003 0308 	and.w	r3, r3, #8
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 ffef 	bl	8005212 <SD_Read_IT>
 8004234:	e155      	b.n	80044e2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800423c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 808f 	beq.w	8004364 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800424e:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6812      	ldr	r2, [r2, #0]
 800425a:	f423 4341 	bic.w	r3, r3, #49408	@ 0xc100
 800425e:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8004262:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f022 0201 	bic.w	r2, r2, #1
 8004272:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f003 0308 	and.w	r3, r3, #8
 800427a:	2b00      	cmp	r3, #0
 800427c:	d039      	beq.n	80042f2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b00      	cmp	r3, #0
 8004286:	d104      	bne.n	8004292 <HAL_SD_IRQHandler+0x8a>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b00      	cmp	r3, #0
 8004290:	d011      	beq.n	80042b6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4618      	mov	r0, r3
 8004298:	f003 fb16 	bl	80078c8 <SDMMC_CmdStopTransfer>
 800429c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d008      	beq.n	80042b6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 f91f 	bl	80044f4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f240 523a 	movw	r2, #1338	@ 0x53a
 80042be:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d104      	bne.n	80042e2 <HAL_SD_IRQHandler+0xda>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f004 fa84 	bl	80087f0 <HAL_SD_RxCpltCallback>
 80042e8:	e0fb      	b.n	80044e2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f004 fa76 	bl	80087dc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80042f0:	e0f7      	b.n	80044e2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 80f2 	beq.w	80044e2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f003 0320 	and.w	r3, r3, #32
 8004304:	2b00      	cmp	r3, #0
 8004306:	d011      	beq.n	800432c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4618      	mov	r0, r3
 800430e:	f003 fadb 	bl	80078c8 <SDMMC_CmdStopTransfer>
 8004312:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d008      	beq.n	800432c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	431a      	orrs	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 f8e4 	bl	80044f4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b00      	cmp	r3, #0
 8004334:	f040 80d5 	bne.w	80044e2 <HAL_SD_IRQHandler+0x2da>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	f040 80cf 	bne.w	80044e2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0208 	bic.w	r2, r2, #8
 8004352:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f004 fa3d 	bl	80087dc <HAL_SD_TxCpltCallback>
}
 8004362:	e0be      	b.n	80044e2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800436a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d008      	beq.n	8004384 <HAL_SD_IRQHandler+0x17c>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f003 0308 	and.w	r3, r3, #8
 8004378:	2b00      	cmp	r3, #0
 800437a:	d003      	beq.n	8004384 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 ff99 	bl	80052b4 <SD_Write_IT>
 8004382:	e0ae      	b.n	80044e2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800438a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800438e:	2b00      	cmp	r3, #0
 8004390:	f000 80a7 	beq.w	80044e2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d005      	beq.n	80043ae <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a6:	f043 0202 	orr.w	r2, r3, #2
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043b4:	f003 0308 	and.w	r3, r3, #8
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d005      	beq.n	80043c8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c0:	f043 0208 	orr.w	r2, r3, #8
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043ce:	f003 0320 	and.w	r3, r3, #32
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d005      	beq.n	80043e2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043da:	f043 0220 	orr.w	r2, r3, #32
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043e8:	f003 0310 	and.w	r3, r3, #16
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f4:	f043 0210 	orr.w	r2, r3, #16
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004404:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8004414:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4618      	mov	r0, r3
 800441c:	f003 fa54 	bl	80078c8 <SDMMC_CmdStopTransfer>
 8004420:	4602      	mov	r2, r0
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004426:	431a      	orrs	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f003 0308 	and.w	r3, r3, #8
 8004432:	2b00      	cmp	r3, #0
 8004434:	d00a      	beq.n	800444c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f855 	bl	80044f4 <HAL_SD_ErrorCallback>
}
 800444a:	e04a      	b.n	80044e2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004452:	2b00      	cmp	r3, #0
 8004454:	d045      	beq.n	80044e2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f003 0310 	and.w	r3, r3, #16
 800445c:	2b00      	cmp	r3, #0
 800445e:	d104      	bne.n	800446a <HAL_SD_IRQHandler+0x262>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f003 0320 	and.w	r3, r3, #32
 8004466:	2b00      	cmp	r3, #0
 8004468:	d011      	beq.n	800448e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800446e:	4a1f      	ldr	r2, [pc, #124]	@ (80044ec <HAL_SD_IRQHandler+0x2e4>)
 8004470:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004476:	4618      	mov	r0, r3
 8004478:	f7fd fdb2 	bl	8001fe0 <HAL_DMA_Abort_IT>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d02f      	beq.n	80044e2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004486:	4618      	mov	r0, r3
 8004488:	f000 fb68 	bl	8004b5c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800448c:	e029      	b.n	80044e2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	2b00      	cmp	r3, #0
 8004496:	d104      	bne.n	80044a2 <HAL_SD_IRQHandler+0x29a>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d011      	beq.n	80044c6 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a6:	4a12      	ldr	r2, [pc, #72]	@ (80044f0 <HAL_SD_IRQHandler+0x2e8>)
 80044a8:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7fd fd96 	bl	8001fe0 <HAL_DMA_Abort_IT>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d013      	beq.n	80044e2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	4618      	mov	r0, r3
 80044c0:	f000 fb83 	bl	8004bca <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80044c4:	e00d      	b.n	80044e2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f004 f974 	bl	80087c8 <HAL_SD_AbortCallback>
}
 80044e0:	e7ff      	b.n	80044e2 <HAL_SD_IRQHandler+0x2da>
 80044e2:	bf00      	nop
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	08004b5d 	.word	0x08004b5d
 80044f0:	08004bcb 	.word	0x08004bcb

080044f4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80044fc:	bf00      	nop
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr

08004508 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004516:	0f9b      	lsrs	r3, r3, #30
 8004518:	b2da      	uxtb	r2, r3
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004522:	0e9b      	lsrs	r3, r3, #26
 8004524:	b2db      	uxtb	r3, r3
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	b2da      	uxtb	r2, r3
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004534:	0e1b      	lsrs	r3, r3, #24
 8004536:	b2db      	uxtb	r3, r3
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	b2da      	uxtb	r2, r3
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004546:	0c1b      	lsrs	r3, r3, #16
 8004548:	b2da      	uxtb	r2, r3
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004552:	0a1b      	lsrs	r3, r3, #8
 8004554:	b2da      	uxtb	r2, r3
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800455e:	b2da      	uxtb	r2, r3
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004568:	0d1b      	lsrs	r3, r3, #20
 800456a:	b29a      	uxth	r2, r3
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004574:	0c1b      	lsrs	r3, r3, #16
 8004576:	b2db      	uxtb	r3, r3
 8004578:	f003 030f 	and.w	r3, r3, #15
 800457c:	b2da      	uxtb	r2, r3
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004586:	0bdb      	lsrs	r3, r3, #15
 8004588:	b2db      	uxtb	r3, r3
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	b2da      	uxtb	r2, r3
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004598:	0b9b      	lsrs	r3, r3, #14
 800459a:	b2db      	uxtb	r3, r3
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045aa:	0b5b      	lsrs	r3, r3, #13
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	b2da      	uxtb	r2, r3
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045bc:	0b1b      	lsrs	r3, r3, #12
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	2200      	movs	r2, #0
 80045ce:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d163      	bne.n	80046a0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045dc:	009a      	lsls	r2, r3, #2
 80045de:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80045e2:	4013      	ands	r3, r2
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80045e8:	0f92      	lsrs	r2, r2, #30
 80045ea:	431a      	orrs	r2, r3
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045f4:	0edb      	lsrs	r3, r3, #27
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004606:	0e1b      	lsrs	r3, r3, #24
 8004608:	b2db      	uxtb	r3, r3
 800460a:	f003 0307 	and.w	r3, r3, #7
 800460e:	b2da      	uxtb	r2, r3
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004618:	0d5b      	lsrs	r3, r3, #21
 800461a:	b2db      	uxtb	r3, r3
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	b2da      	uxtb	r2, r3
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800462a:	0c9b      	lsrs	r3, r3, #18
 800462c:	b2db      	uxtb	r3, r3
 800462e:	f003 0307 	and.w	r3, r3, #7
 8004632:	b2da      	uxtb	r2, r3
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800463c:	0bdb      	lsrs	r3, r3, #15
 800463e:	b2db      	uxtb	r3, r3
 8004640:	f003 0307 	and.w	r3, r3, #7
 8004644:	b2da      	uxtb	r2, r3
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	1c5a      	adds	r2, r3, #1
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	7e1b      	ldrb	r3, [r3, #24]
 8004658:	b2db      	uxtb	r3, r3
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	3302      	adds	r3, #2
 8004660:	2201      	movs	r2, #1
 8004662:	fa02 f303 	lsl.w	r3, r2, r3
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800466a:	fb03 f202 	mul.w	r2, r3, r2
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	7a1b      	ldrb	r3, [r3, #8]
 8004676:	b2db      	uxtb	r3, r3
 8004678:	f003 030f 	and.w	r3, r3, #15
 800467c:	2201      	movs	r2, #1
 800467e:	409a      	lsls	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800468c:	0a52      	lsrs	r2, r2, #9
 800468e:	fb03 f202 	mul.w	r2, r3, r2
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800469c:	661a      	str	r2, [r3, #96]	@ 0x60
 800469e:	e031      	b.n	8004704 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d11d      	bne.n	80046e4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046ac:	041b      	lsls	r3, r3, #16
 80046ae:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046b6:	0c1b      	lsrs	r3, r3, #16
 80046b8:	431a      	orrs	r2, r3
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	3301      	adds	r3, #1
 80046c4:	029a      	lsls	r2, r3, #10
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046d8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	661a      	str	r2, [r3, #96]	@ 0x60
 80046e2:	e00f      	b.n	8004704 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a58      	ldr	r2, [pc, #352]	@ (800484c <HAL_SD_GetCardCSD+0x344>)
 80046ea:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e09d      	b.n	8004840 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004708:	0b9b      	lsrs	r3, r3, #14
 800470a:	b2db      	uxtb	r3, r3
 800470c:	f003 0301 	and.w	r3, r3, #1
 8004710:	b2da      	uxtb	r2, r3
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800471a:	09db      	lsrs	r3, r3, #7
 800471c:	b2db      	uxtb	r3, r3
 800471e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004722:	b2da      	uxtb	r2, r3
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800472c:	b2db      	uxtb	r3, r3
 800472e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004732:	b2da      	uxtb	r2, r3
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473c:	0fdb      	lsrs	r3, r3, #31
 800473e:	b2da      	uxtb	r2, r3
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004748:	0f5b      	lsrs	r3, r3, #29
 800474a:	b2db      	uxtb	r3, r3
 800474c:	f003 0303 	and.w	r3, r3, #3
 8004750:	b2da      	uxtb	r2, r3
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475a:	0e9b      	lsrs	r3, r3, #26
 800475c:	b2db      	uxtb	r3, r3
 800475e:	f003 0307 	and.w	r3, r3, #7
 8004762:	b2da      	uxtb	r2, r3
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476c:	0d9b      	lsrs	r3, r3, #22
 800476e:	b2db      	uxtb	r3, r3
 8004770:	f003 030f 	and.w	r3, r3, #15
 8004774:	b2da      	uxtb	r2, r3
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800477e:	0d5b      	lsrs	r3, r3, #21
 8004780:	b2db      	uxtb	r3, r3
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	b2da      	uxtb	r2, r3
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479a:	0c1b      	lsrs	r3, r3, #16
 800479c:	b2db      	uxtb	r3, r3
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	b2da      	uxtb	r2, r3
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ae:	0bdb      	lsrs	r3, r3, #15
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	b2da      	uxtb	r2, r3
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c2:	0b9b      	lsrs	r3, r3, #14
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	b2da      	uxtb	r2, r3
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d6:	0b5b      	lsrs	r3, r3, #13
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ea:	0b1b      	lsrs	r3, r3, #12
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	b2da      	uxtb	r2, r3
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047fe:	0a9b      	lsrs	r3, r3, #10
 8004800:	b2db      	uxtb	r3, r3
 8004802:	f003 0303 	and.w	r3, r3, #3
 8004806:	b2da      	uxtb	r2, r3
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004812:	0a1b      	lsrs	r3, r3, #8
 8004814:	b2db      	uxtb	r3, r3
 8004816:	f003 0303 	and.w	r3, r3, #3
 800481a:	b2da      	uxtb	r2, r3
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004826:	085b      	lsrs	r3, r3, #1
 8004828:	b2db      	uxtb	r3, r3
 800482a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800482e:	b2da      	uxtb	r2, r3
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	004005ff 	.word	0x004005ff

08004850 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80048a8:	b5b0      	push	{r4, r5, r7, lr}
 80048aa:	b08e      	sub	sp, #56	@ 0x38
 80048ac:	af04      	add	r7, sp, #16
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80048b2:	2300      	movs	r3, #0
 80048b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2203      	movs	r2, #3
 80048bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c4:	2b03      	cmp	r3, #3
 80048c6:	d02e      	beq.n	8004926 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ce:	d106      	bne.n	80048de <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	639a      	str	r2, [r3, #56]	@ 0x38
 80048dc:	e029      	b.n	8004932 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048e4:	d10a      	bne.n	80048fc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 fb2a 	bl	8004f40 <SD_WideBus_Enable>
 80048ec:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048f2:	6a3b      	ldr	r3, [r7, #32]
 80048f4:	431a      	orrs	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	639a      	str	r2, [r3, #56]	@ 0x38
 80048fa:	e01a      	b.n	8004932 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d10a      	bne.n	8004918 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 fb67 	bl	8004fd6 <SD_WideBus_Disable>
 8004908:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800490e:	6a3b      	ldr	r3, [r7, #32]
 8004910:	431a      	orrs	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	639a      	str	r2, [r3, #56]	@ 0x38
 8004916:	e00c      	b.n	8004932 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800491c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	639a      	str	r2, [r3, #56]	@ 0x38
 8004924:	e005      	b.n	8004932 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00b      	beq.n	8004952 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a26      	ldr	r2, [pc, #152]	@ (80049d8 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004940:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2201      	movs	r2, #1
 8004946:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004950:	e01f      	b.n	8004992 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681d      	ldr	r5, [r3, #0]
 8004978:	466c      	mov	r4, sp
 800497a:	f107 0314 	add.w	r3, r7, #20
 800497e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004982:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004986:	f107 0308 	add.w	r3, r7, #8
 800498a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800498c:	4628      	mov	r0, r5
 800498e:	f002 fe15 	bl	80075bc <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800499a:	4618      	mov	r0, r3
 800499c:	f002 fee9 	bl	8007772 <SDMMC_CmdBlockLength>
 80049a0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00c      	beq.n	80049c2 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a0a      	ldr	r2, [pc, #40]	@ (80049d8 <HAL_SD_ConfigWideBusOperation+0x130>)
 80049ae:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80049ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3728      	adds	r7, #40	@ 0x28
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bdb0      	pop	{r4, r5, r7, pc}
 80049d6:	bf00      	nop
 80049d8:	004005ff 	.word	0x004005ff

080049dc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80049e4:	2300      	movs	r3, #0
 80049e6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80049e8:	f107 030c 	add.w	r3, r7, #12
 80049ec:	4619      	mov	r1, r3
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 fa7e 	bl	8004ef0 <SD_SendStatus>
 80049f4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d005      	beq.n	8004a08 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	0a5b      	lsrs	r3, r3, #9
 8004a0c:	f003 030f 	and.w	r3, r3, #15
 8004a10:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004a12:	693b      	ldr	r3, [r7, #16]
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3718      	adds	r7, #24
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a38:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004a3a:	bf00      	nop
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b084      	sub	sp, #16
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a52:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a58:	2b82      	cmp	r3, #130	@ 0x82
 8004a5a:	d111      	bne.n	8004a80 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4618      	mov	r0, r3
 8004a62:	f002 ff31 	bl	80078c8 <SDMMC_CmdStopTransfer>
 8004a66:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d008      	beq.n	8004a80 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	431a      	orrs	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f7ff fd3a 	bl	80044f4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f022 0208 	bic.w	r2, r2, #8
 8004a8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004a98:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f003 fea1 	bl	80087f0 <HAL_SD_RxCpltCallback>
#endif
}
 8004aae:	bf00      	nop
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
	...

08004ab8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7fd fc36 	bl	8002338 <HAL_DMA_GetError>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d03e      	beq.n	8004b50 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad8:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ade:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ae0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d002      	beq.n	8004aee <SD_DMAError+0x36>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d12d      	bne.n	8004b4a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a19      	ldr	r2, [pc, #100]	@ (8004b58 <SD_DMAError+0xa0>)
 8004af4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8004b04:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b0a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004b12:	6978      	ldr	r0, [r7, #20]
 8004b14:	f7ff ff62 	bl	80049dc <HAL_SD_GetCardState>
 8004b18:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	2b06      	cmp	r3, #6
 8004b1e:	d002      	beq.n	8004b26 <SD_DMAError+0x6e>
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2b05      	cmp	r3, #5
 8004b24:	d10a      	bne.n	8004b3c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f002 fecc 	bl	80078c8 <SDMMC_CmdStopTransfer>
 8004b30:	4602      	mov	r2, r0
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b36:	431a      	orrs	r2, r3
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	2200      	movs	r2, #0
 8004b48:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004b4a:	6978      	ldr	r0, [r7, #20]
 8004b4c:	f7ff fcd2 	bl	80044f4 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004b50:	bf00      	nop
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	004005ff 	.word	0x004005ff

08004b5c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b68:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004b72:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f7ff ff31 	bl	80049dc <HAL_SD_GetCardState>
 8004b7a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	2b06      	cmp	r3, #6
 8004b8e:	d002      	beq.n	8004b96 <SD_DMATxAbort+0x3a>
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2b05      	cmp	r3, #5
 8004b94:	d10a      	bne.n	8004bac <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f002 fe94 	bl	80078c8 <SDMMC_CmdStopTransfer>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d103      	bne.n	8004bbc <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004bb4:	68f8      	ldr	r0, [r7, #12]
 8004bb6:	f003 fe07 	bl	80087c8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004bba:	e002      	b.n	8004bc2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f7ff fc99 	bl	80044f4 <HAL_SD_ErrorCallback>
}
 8004bc2:	bf00      	nop
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b084      	sub	sp, #16
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd6:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004be0:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f7ff fefa 	bl	80049dc <HAL_SD_GetCardState>
 8004be8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	2b06      	cmp	r3, #6
 8004bfc:	d002      	beq.n	8004c04 <SD_DMARxAbort+0x3a>
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	2b05      	cmp	r3, #5
 8004c02:	d10a      	bne.n	8004c1a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f002 fe5d 	bl	80078c8 <SDMMC_CmdStopTransfer>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c14:	431a      	orrs	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d103      	bne.n	8004c2a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f003 fdd0 	bl	80087c8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004c28:	e002      	b.n	8004c30 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f7ff fc62 	bl	80044f4 <HAL_SD_ErrorCallback>
}
 8004c30:	bf00      	nop
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004c38:	b5b0      	push	{r4, r5, r7, lr}
 8004c3a:	b094      	sub	sp, #80	@ 0x50
 8004c3c:	af04      	add	r7, sp, #16
 8004c3e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004c40:	2301      	movs	r3, #1
 8004c42:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f002 fd0e 	bl	800766a <SDIO_GetPowerState>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d102      	bne.n	8004c5a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004c54:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004c58:	e0b8      	b.n	8004dcc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c5e:	2b03      	cmp	r3, #3
 8004c60:	d02f      	beq.n	8004cc2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f002 ff38 	bl	8007adc <SDMMC_CmdSendCID>
 8004c6c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <SD_InitCard+0x40>
    {
      return errorstate;
 8004c74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c76:	e0a9      	b.n	8004dcc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f002 fd38 	bl	80076f4 <SDIO_GetResponse>
 8004c84:	4602      	mov	r2, r0
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2104      	movs	r1, #4
 8004c90:	4618      	mov	r0, r3
 8004c92:	f002 fd2f 	bl	80076f4 <SDIO_GetResponse>
 8004c96:	4602      	mov	r2, r0
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2108      	movs	r1, #8
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f002 fd26 	bl	80076f4 <SDIO_GetResponse>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	210c      	movs	r1, #12
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f002 fd1d 	bl	80076f4 <SDIO_GetResponse>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cc6:	2b03      	cmp	r3, #3
 8004cc8:	d00d      	beq.n	8004ce6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f107 020e 	add.w	r2, r7, #14
 8004cd2:	4611      	mov	r1, r2
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f002 ff3e 	bl	8007b56 <SDMMC_CmdSetRelAdd>
 8004cda:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004cdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <SD_InitCard+0xae>
    {
      return errorstate;
 8004ce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ce4:	e072      	b.n	8004dcc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cea:	2b03      	cmp	r3, #3
 8004cec:	d036      	beq.n	8004d5c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004cee:	89fb      	ldrh	r3, [r7, #14]
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cfe:	041b      	lsls	r3, r3, #16
 8004d00:	4619      	mov	r1, r3
 8004d02:	4610      	mov	r0, r2
 8004d04:	f002 ff08 	bl	8007b18 <SDMMC_CmdSendCSD>
 8004d08:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d12:	e05b      	b.n	8004dcc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2100      	movs	r1, #0
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f002 fcea 	bl	80076f4 <SDIO_GetResponse>
 8004d20:	4602      	mov	r2, r0
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2104      	movs	r1, #4
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f002 fce1 	bl	80076f4 <SDIO_GetResponse>
 8004d32:	4602      	mov	r2, r0
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2108      	movs	r1, #8
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f002 fcd8 	bl	80076f4 <SDIO_GetResponse>
 8004d44:	4602      	mov	r2, r0
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	210c      	movs	r1, #12
 8004d50:	4618      	mov	r0, r3
 8004d52:	f002 fccf 	bl	80076f4 <SDIO_GetResponse>
 8004d56:	4602      	mov	r2, r0
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2104      	movs	r1, #4
 8004d62:	4618      	mov	r0, r3
 8004d64:	f002 fcc6 	bl	80076f4 <SDIO_GetResponse>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	0d1a      	lsrs	r2, r3, #20
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004d70:	f107 0310 	add.w	r3, r7, #16
 8004d74:	4619      	mov	r1, r3
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7ff fbc6 	bl	8004508 <HAL_SD_GetCardCSD>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d002      	beq.n	8004d88 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d82:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004d86:	e021      	b.n	8004dcc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6819      	ldr	r1, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d90:	041b      	lsls	r3, r3, #16
 8004d92:	2200      	movs	r2, #0
 8004d94:	461c      	mov	r4, r3
 8004d96:	4615      	mov	r5, r2
 8004d98:	4622      	mov	r2, r4
 8004d9a:	462b      	mov	r3, r5
 8004d9c:	4608      	mov	r0, r1
 8004d9e:	f002 fdb5 	bl	800790c <SDMMC_CmdSelDesel>
 8004da2:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d001      	beq.n	8004dae <SD_InitCard+0x176>
  {
    return errorstate;
 8004daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dac:	e00e      	b.n	8004dcc <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681d      	ldr	r5, [r3, #0]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	466c      	mov	r4, sp
 8004db6:	f103 0210 	add.w	r2, r3, #16
 8004dba:	ca07      	ldmia	r2, {r0, r1, r2}
 8004dbc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004dc0:	3304      	adds	r3, #4
 8004dc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	f002 fbf9 	bl	80075bc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3740      	adds	r7, #64	@ 0x40
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bdb0      	pop	{r4, r5, r7, pc}

08004dd4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004de0:	2300      	movs	r3, #0
 8004de2:	617b      	str	r3, [r7, #20]
 8004de4:	2300      	movs	r3, #0
 8004de6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f002 fdb0 	bl	8007952 <SDMMC_CmdGoIdleState>
 8004df2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d001      	beq.n	8004dfe <SD_PowerON+0x2a>
  {
    return errorstate;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	e072      	b.n	8004ee4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4618      	mov	r0, r3
 8004e04:	f002 fdc3 	bl	800798e <SDMMC_CmdOperCond>
 8004e08:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00d      	beq.n	8004e2c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f002 fd99 	bl	8007952 <SDMMC_CmdGoIdleState>
 8004e20:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d004      	beq.n	8004e32 <SD_PowerON+0x5e>
    {
      return errorstate;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	e05b      	b.n	8004ee4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d137      	bne.n	8004eaa <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2100      	movs	r1, #0
 8004e40:	4618      	mov	r0, r3
 8004e42:	f002 fdc3 	bl	80079cc <SDMMC_CmdAppCommand>
 8004e46:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d02d      	beq.n	8004eaa <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004e4e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004e52:	e047      	b.n	8004ee4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2100      	movs	r1, #0
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f002 fdb6 	bl	80079cc <SDMMC_CmdAppCommand>
 8004e60:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <SD_PowerON+0x98>
    {
      return errorstate;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	e03b      	b.n	8004ee4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	491e      	ldr	r1, [pc, #120]	@ (8004eec <SD_PowerON+0x118>)
 8004e72:	4618      	mov	r0, r3
 8004e74:	f002 fdcc 	bl	8007a10 <SDMMC_CmdAppOperCommand>
 8004e78:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d002      	beq.n	8004e86 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004e80:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004e84:	e02e      	b.n	8004ee4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2100      	movs	r1, #0
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f002 fc31 	bl	80076f4 <SDIO_GetResponse>
 8004e92:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	0fdb      	lsrs	r3, r3, #31
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d101      	bne.n	8004ea0 <SD_PowerON+0xcc>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e000      	b.n	8004ea2 <SD_PowerON+0xce>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	613b      	str	r3, [r7, #16]

    count++;
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d802      	bhi.n	8004eba <SD_PowerON+0xe6>
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d0cc      	beq.n	8004e54 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d902      	bls.n	8004eca <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004ec4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ec8:	e00c      	b.n	8004ee4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d003      	beq.n	8004edc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	645a      	str	r2, [r3, #68]	@ 0x44
 8004eda:	e002      	b.n	8004ee2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3718      	adds	r7, #24
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	c1100000 	.word	0xc1100000

08004ef0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d102      	bne.n	8004f06 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004f00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004f04:	e018      	b.n	8004f38 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f0e:	041b      	lsls	r3, r3, #16
 8004f10:	4619      	mov	r1, r3
 8004f12:	4610      	mov	r0, r2
 8004f14:	f002 fe40 	bl	8007b98 <SDMMC_CmdSendStatus>
 8004f18:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	e009      	b.n	8004f38 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2100      	movs	r1, #0
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f002 fbe2 	bl	80076f4 <SDIO_GetResponse>
 8004f30:	4602      	mov	r2, r0
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004f48:	2300      	movs	r3, #0
 8004f4a:	60fb      	str	r3, [r7, #12]
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2100      	movs	r1, #0
 8004f56:	4618      	mov	r0, r3
 8004f58:	f002 fbcc 	bl	80076f4 <SDIO_GetResponse>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f66:	d102      	bne.n	8004f6e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004f68:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f6c:	e02f      	b.n	8004fce <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004f6e:	f107 030c 	add.w	r3, r7, #12
 8004f72:	4619      	mov	r1, r3
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f000 f879 	bl	800506c <SD_FindSCR>
 8004f7a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	e023      	b.n	8004fce <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d01c      	beq.n	8004fca <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f98:	041b      	lsls	r3, r3, #16
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	4610      	mov	r0, r2
 8004f9e:	f002 fd15 	bl	80079cc <SDMMC_CmdAppCommand>
 8004fa2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	e00f      	b.n	8004fce <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2102      	movs	r1, #2
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f002 fd4e 	bl	8007a56 <SDMMC_CmdBusWidth>
 8004fba:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	e003      	b.n	8004fce <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	e001      	b.n	8004fce <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004fca:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b086      	sub	sp, #24
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004fde:	2300      	movs	r3, #0
 8004fe0:	60fb      	str	r3, [r7, #12]
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2100      	movs	r1, #0
 8004fec:	4618      	mov	r0, r3
 8004fee:	f002 fb81 	bl	80076f4 <SDIO_GetResponse>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ff8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ffc:	d102      	bne.n	8005004 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004ffe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005002:	e02f      	b.n	8005064 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005004:	f107 030c 	add.w	r3, r7, #12
 8005008:	4619      	mov	r1, r3
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f82e 	bl	800506c <SD_FindSCR>
 8005010:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d001      	beq.n	800501c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	e023      	b.n	8005064 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d01c      	beq.n	8005060 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800502e:	041b      	lsls	r3, r3, #16
 8005030:	4619      	mov	r1, r3
 8005032:	4610      	mov	r0, r2
 8005034:	f002 fcca 	bl	80079cc <SDMMC_CmdAppCommand>
 8005038:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d001      	beq.n	8005044 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	e00f      	b.n	8005064 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2100      	movs	r1, #0
 800504a:	4618      	mov	r0, r3
 800504c:	f002 fd03 	bl	8007a56 <SDMMC_CmdBusWidth>
 8005050:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d001      	beq.n	800505c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	e003      	b.n	8005064 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800505c:	2300      	movs	r3, #0
 800505e:	e001      	b.n	8005064 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005060:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8005064:	4618      	mov	r0, r3
 8005066:	3718      	adds	r7, #24
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800506c:	b590      	push	{r4, r7, lr}
 800506e:	b08f      	sub	sp, #60	@ 0x3c
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005076:	f7fc fcfb 	bl	8001a70 <HAL_GetTick>
 800507a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800507c:	2300      	movs	r3, #0
 800507e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005080:	2300      	movs	r3, #0
 8005082:	60bb      	str	r3, [r7, #8]
 8005084:	2300      	movs	r3, #0
 8005086:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2108      	movs	r1, #8
 8005092:	4618      	mov	r0, r3
 8005094:	f002 fb6d 	bl	8007772 <SDMMC_CmdBlockLength>
 8005098:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800509a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509c:	2b00      	cmp	r3, #0
 800509e:	d001      	beq.n	80050a4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80050a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a2:	e0b2      	b.n	800520a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050ac:	041b      	lsls	r3, r3, #16
 80050ae:	4619      	mov	r1, r3
 80050b0:	4610      	mov	r0, r2
 80050b2:	f002 fc8b 	bl	80079cc <SDMMC_CmdAppCommand>
 80050b6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80050b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <SD_FindSCR+0x56>
  {
    return errorstate;
 80050be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c0:	e0a3      	b.n	800520a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80050c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80050c6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80050c8:	2308      	movs	r3, #8
 80050ca:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80050cc:	2330      	movs	r3, #48	@ 0x30
 80050ce:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80050d0:	2302      	movs	r3, #2
 80050d2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80050d4:	2300      	movs	r3, #0
 80050d6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80050d8:	2301      	movs	r3, #1
 80050da:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f107 0210 	add.w	r2, r7, #16
 80050e4:	4611      	mov	r1, r2
 80050e6:	4618      	mov	r0, r3
 80050e8:	f002 fb17 	bl	800771a <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4618      	mov	r0, r3
 80050f2:	f002 fcd2 	bl	8007a9a <SDMMC_CmdSendSCR>
 80050f6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80050f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d02a      	beq.n	8005154 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80050fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005100:	e083      	b.n	800520a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005108:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00f      	beq.n	8005130 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6819      	ldr	r1, [r3, #0]
 8005114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	f107 0208 	add.w	r2, r7, #8
 800511c:	18d4      	adds	r4, r2, r3
 800511e:	4608      	mov	r0, r1
 8005120:	f002 fa77 	bl	8007612 <SDIO_ReadFIFO>
 8005124:	4603      	mov	r3, r0
 8005126:	6023      	str	r3, [r4, #0]
      index++;
 8005128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800512a:	3301      	adds	r3, #1
 800512c:	637b      	str	r3, [r7, #52]	@ 0x34
 800512e:	e006      	b.n	800513e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005136:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d012      	beq.n	8005164 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800513e:	f7fc fc97 	bl	8001a70 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800514c:	d102      	bne.n	8005154 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800514e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005152:	e05a      	b.n	800520a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800515a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0cf      	beq.n	8005102 <SD_FindSCR+0x96>
 8005162:	e000      	b.n	8005166 <SD_FindSCR+0xfa>
      break;
 8005164:	bf00      	nop
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800516c:	f003 0308 	and.w	r3, r3, #8
 8005170:	2b00      	cmp	r3, #0
 8005172:	d005      	beq.n	8005180 <SD_FindSCR+0x114>
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2208      	movs	r2, #8
 800517a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800517c:	2308      	movs	r3, #8
 800517e:	e044      	b.n	800520a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d005      	beq.n	800519a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2202      	movs	r2, #2
 8005194:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005196:	2302      	movs	r3, #2
 8005198:	e037      	b.n	800520a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051a0:	f003 0320 	and.w	r3, r3, #32
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d005      	beq.n	80051b4 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2220      	movs	r2, #32
 80051ae:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80051b0:	2320      	movs	r3, #32
 80051b2:	e02a      	b.n	800520a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f240 523a 	movw	r2, #1338	@ 0x53a
 80051bc:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	061a      	lsls	r2, r3, #24
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	021b      	lsls	r3, r3, #8
 80051c6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80051ca:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	0a1b      	lsrs	r3, r3, #8
 80051d0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80051d4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	0e1b      	lsrs	r3, r3, #24
 80051da:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80051dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051de:	601a      	str	r2, [r3, #0]
    scr++;
 80051e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e2:	3304      	adds	r3, #4
 80051e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	061a      	lsls	r2, r3, #24
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	021b      	lsls	r3, r3, #8
 80051ee:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80051f2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	0a1b      	lsrs	r3, r3, #8
 80051f8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80051fc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	0e1b      	lsrs	r3, r3, #24
 8005202:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005206:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	373c      	adds	r7, #60	@ 0x3c
 800520e:	46bd      	mov	sp, r7
 8005210:	bd90      	pop	{r4, r7, pc}

08005212 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005212:	b580      	push	{r7, lr}
 8005214:	b086      	sub	sp, #24
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800521e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005224:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d03f      	beq.n	80052ac <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800522c:	2300      	movs	r3, #0
 800522e:	617b      	str	r3, [r7, #20]
 8005230:	e033      	b.n	800529a <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4618      	mov	r0, r3
 8005238:	f002 f9eb 	bl	8007612 <SDIO_ReadFIFO>
 800523c:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	b2da      	uxtb	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	3301      	adds	r3, #1
 800524a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	3b01      	subs	r3, #1
 8005250:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	0a1b      	lsrs	r3, r3, #8
 8005256:	b2da      	uxtb	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	3301      	adds	r3, #1
 8005260:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	3b01      	subs	r3, #1
 8005266:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	0c1b      	lsrs	r3, r3, #16
 800526c:	b2da      	uxtb	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	3301      	adds	r3, #1
 8005276:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	3b01      	subs	r3, #1
 800527c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	0e1b      	lsrs	r3, r3, #24
 8005282:	b2da      	uxtb	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	3301      	adds	r3, #1
 800528c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	3b01      	subs	r3, #1
 8005292:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	3301      	adds	r3, #1
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	2b07      	cmp	r3, #7
 800529e:	d9c8      	bls.n	8005232 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 80052ac:	bf00      	nop
 80052ae:	3718      	adds	r7, #24
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a1b      	ldr	r3, [r3, #32]
 80052c0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d043      	beq.n	8005356 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80052ce:	2300      	movs	r3, #0
 80052d0:	617b      	str	r3, [r7, #20]
 80052d2:	e037      	b.n	8005344 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	60bb      	str	r3, [r7, #8]
      tmp++;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	3301      	adds	r3, #1
 80052de:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	3b01      	subs	r3, #1
 80052e4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	021a      	lsls	r2, r3, #8
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60bb      	str	r3, [r7, #8]
      tmp++;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	3301      	adds	r3, #1
 80052f6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	3b01      	subs	r3, #1
 80052fc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	041a      	lsls	r2, r3, #16
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	4313      	orrs	r3, r2
 8005308:	60bb      	str	r3, [r7, #8]
      tmp++;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	3301      	adds	r3, #1
 800530e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	3b01      	subs	r3, #1
 8005314:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	061a      	lsls	r2, r3, #24
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	4313      	orrs	r3, r2
 8005320:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	3301      	adds	r3, #1
 8005326:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	3b01      	subs	r3, #1
 800532c:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f107 0208 	add.w	r2, r7, #8
 8005336:	4611      	mov	r1, r2
 8005338:	4618      	mov	r0, r3
 800533a:	f002 f977 	bl	800762c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	3301      	adds	r3, #1
 8005342:	617b      	str	r3, [r7, #20]
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	2b07      	cmp	r3, #7
 8005348:	d9c4      	bls.n	80052d4 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005356:	bf00      	nop
 8005358:	3718      	adds	r7, #24
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}

0800535e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800535e:	b580      	push	{r7, lr}
 8005360:	b082      	sub	sp, #8
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d101      	bne.n	8005370 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e07b      	b.n	8005468 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	2b00      	cmp	r3, #0
 8005376:	d108      	bne.n	800538a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005380:	d009      	beq.n	8005396 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	61da      	str	r2, [r3, #28]
 8005388:	e005      	b.n	8005396 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d106      	bne.n	80053b6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7fb fff7 	bl	80013a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2202      	movs	r2, #2
 80053ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053cc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053de:	431a      	orrs	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053e8:	431a      	orrs	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	431a      	orrs	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005406:	431a      	orrs	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005410:	431a      	orrs	r2, r3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800541a:	ea42 0103 	orr.w	r1, r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005422:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	0c1b      	lsrs	r3, r3, #16
 8005434:	f003 0104 	and.w	r1, r3, #4
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543c:	f003 0210 	and.w	r2, r3, #16
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	430a      	orrs	r2, r1
 8005446:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	69da      	ldr	r2, [r3, #28]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005456:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3708      	adds	r7, #8
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b088      	sub	sp, #32
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	603b      	str	r3, [r7, #0]
 800547c:	4613      	mov	r3, r2
 800547e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005480:	f7fc faf6 	bl	8001a70 <HAL_GetTick>
 8005484:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005486:	88fb      	ldrh	r3, [r7, #6]
 8005488:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005490:	b2db      	uxtb	r3, r3
 8005492:	2b01      	cmp	r3, #1
 8005494:	d001      	beq.n	800549a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005496:	2302      	movs	r3, #2
 8005498:	e12a      	b.n	80056f0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d002      	beq.n	80054a6 <HAL_SPI_Transmit+0x36>
 80054a0:	88fb      	ldrh	r3, [r7, #6]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e122      	b.n	80056f0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d101      	bne.n	80054b8 <HAL_SPI_Transmit+0x48>
 80054b4:	2302      	movs	r3, #2
 80054b6:	e11b      	b.n	80056f0 <HAL_SPI_Transmit+0x280>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2203      	movs	r2, #3
 80054c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	88fa      	ldrh	r2, [r7, #6]
 80054d8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	88fa      	ldrh	r2, [r7, #6]
 80054de:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005506:	d10f      	bne.n	8005528 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005516:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005526:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005532:	2b40      	cmp	r3, #64	@ 0x40
 8005534:	d007      	beq.n	8005546 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005544:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800554e:	d152      	bne.n	80055f6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d002      	beq.n	800555e <HAL_SPI_Transmit+0xee>
 8005558:	8b7b      	ldrh	r3, [r7, #26]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d145      	bne.n	80055ea <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005562:	881a      	ldrh	r2, [r3, #0]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556e:	1c9a      	adds	r2, r3, #2
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005578:	b29b      	uxth	r3, r3
 800557a:	3b01      	subs	r3, #1
 800557c:	b29a      	uxth	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005582:	e032      	b.n	80055ea <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	f003 0302 	and.w	r3, r3, #2
 800558e:	2b02      	cmp	r3, #2
 8005590:	d112      	bne.n	80055b8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005596:	881a      	ldrh	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a2:	1c9a      	adds	r2, r3, #2
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	3b01      	subs	r3, #1
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80055b6:	e018      	b.n	80055ea <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055b8:	f7fc fa5a 	bl	8001a70 <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	683a      	ldr	r2, [r7, #0]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d803      	bhi.n	80055d0 <HAL_SPI_Transmit+0x160>
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055ce:	d102      	bne.n	80055d6 <HAL_SPI_Transmit+0x166>
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d109      	bne.n	80055ea <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80055e6:	2303      	movs	r3, #3
 80055e8:	e082      	b.n	80056f0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1c7      	bne.n	8005584 <HAL_SPI_Transmit+0x114>
 80055f4:	e053      	b.n	800569e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d002      	beq.n	8005604 <HAL_SPI_Transmit+0x194>
 80055fe:	8b7b      	ldrh	r3, [r7, #26]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d147      	bne.n	8005694 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	330c      	adds	r3, #12
 800560e:	7812      	ldrb	r2, [r2, #0]
 8005610:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005616:	1c5a      	adds	r2, r3, #1
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005620:	b29b      	uxth	r3, r3
 8005622:	3b01      	subs	r3, #1
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800562a:	e033      	b.n	8005694 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b02      	cmp	r3, #2
 8005638:	d113      	bne.n	8005662 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	330c      	adds	r3, #12
 8005644:	7812      	ldrb	r2, [r2, #0]
 8005646:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800564c:	1c5a      	adds	r2, r3, #1
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005656:	b29b      	uxth	r3, r3
 8005658:	3b01      	subs	r3, #1
 800565a:	b29a      	uxth	r2, r3
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005660:	e018      	b.n	8005694 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005662:	f7fc fa05 	bl	8001a70 <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	683a      	ldr	r2, [r7, #0]
 800566e:	429a      	cmp	r2, r3
 8005670:	d803      	bhi.n	800567a <HAL_SPI_Transmit+0x20a>
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005678:	d102      	bne.n	8005680 <HAL_SPI_Transmit+0x210>
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d109      	bne.n	8005694 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e02d      	b.n	80056f0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005698:	b29b      	uxth	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1c6      	bne.n	800562c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800569e:	69fa      	ldr	r2, [r7, #28]
 80056a0:	6839      	ldr	r1, [r7, #0]
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 ff1e 	bl	80064e4 <SPI_EndRxTxTransaction>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d002      	beq.n	80056b4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2220      	movs	r2, #32
 80056b2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10a      	bne.n	80056d2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056bc:	2300      	movs	r3, #0
 80056be:	617b      	str	r3, [r7, #20]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	617b      	str	r3, [r7, #20]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	617b      	str	r3, [r7, #20]
 80056d0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d001      	beq.n	80056ee <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e000      	b.n	80056f0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80056ee:	2300      	movs	r3, #0
  }
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3720      	adds	r7, #32
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b088      	sub	sp, #32
 80056fc:	af02      	add	r7, sp, #8
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	603b      	str	r3, [r7, #0]
 8005704:	4613      	mov	r3, r2
 8005706:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800570e:	b2db      	uxtb	r3, r3
 8005710:	2b01      	cmp	r3, #1
 8005712:	d001      	beq.n	8005718 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005714:	2302      	movs	r3, #2
 8005716:	e104      	b.n	8005922 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d002      	beq.n	8005724 <HAL_SPI_Receive+0x2c>
 800571e:	88fb      	ldrh	r3, [r7, #6]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e0fc      	b.n	8005922 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005730:	d112      	bne.n	8005758 <HAL_SPI_Receive+0x60>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d10e      	bne.n	8005758 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2204      	movs	r2, #4
 800573e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005742:	88fa      	ldrh	r2, [r7, #6]
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	4613      	mov	r3, r2
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	68b9      	ldr	r1, [r7, #8]
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 f8eb 	bl	800592a <HAL_SPI_TransmitReceive>
 8005754:	4603      	mov	r3, r0
 8005756:	e0e4      	b.n	8005922 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005758:	f7fc f98a 	bl	8001a70 <HAL_GetTick>
 800575c:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_SPI_Receive+0x74>
 8005768:	2302      	movs	r3, #2
 800576a:	e0da      	b.n	8005922 <HAL_SPI_Receive+0x22a>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2204      	movs	r2, #4
 8005778:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	68ba      	ldr	r2, [r7, #8]
 8005786:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	88fa      	ldrh	r2, [r7, #6]
 800578c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	88fa      	ldrh	r2, [r7, #6]
 8005792:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ba:	d10f      	bne.n	80057dc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80057da:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e6:	2b40      	cmp	r3, #64	@ 0x40
 80057e8:	d007      	beq.n	80057fa <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057f8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d170      	bne.n	80058e4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005802:	e035      	b.n	8005870 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b01      	cmp	r3, #1
 8005810:	d115      	bne.n	800583e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f103 020c 	add.w	r2, r3, #12
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800581e:	7812      	ldrb	r2, [r2, #0]
 8005820:	b2d2      	uxtb	r2, r2
 8005822:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005828:	1c5a      	adds	r2, r3, #1
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005832:	b29b      	uxth	r3, r3
 8005834:	3b01      	subs	r3, #1
 8005836:	b29a      	uxth	r2, r3
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800583c:	e018      	b.n	8005870 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800583e:	f7fc f917 	bl	8001a70 <HAL_GetTick>
 8005842:	4602      	mov	r2, r0
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	683a      	ldr	r2, [r7, #0]
 800584a:	429a      	cmp	r2, r3
 800584c:	d803      	bhi.n	8005856 <HAL_SPI_Receive+0x15e>
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005854:	d102      	bne.n	800585c <HAL_SPI_Receive+0x164>
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d109      	bne.n	8005870 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e058      	b.n	8005922 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005874:	b29b      	uxth	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1c4      	bne.n	8005804 <HAL_SPI_Receive+0x10c>
 800587a:	e038      	b.n	80058ee <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b01      	cmp	r3, #1
 8005888:	d113      	bne.n	80058b2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68da      	ldr	r2, [r3, #12]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005894:	b292      	uxth	r2, r2
 8005896:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589c:	1c9a      	adds	r2, r3, #2
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	3b01      	subs	r3, #1
 80058aa:	b29a      	uxth	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058b0:	e018      	b.n	80058e4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058b2:	f7fc f8dd 	bl	8001a70 <HAL_GetTick>
 80058b6:	4602      	mov	r2, r0
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	683a      	ldr	r2, [r7, #0]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d803      	bhi.n	80058ca <HAL_SPI_Receive+0x1d2>
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058c8:	d102      	bne.n	80058d0 <HAL_SPI_Receive+0x1d8>
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d109      	bne.n	80058e4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e01e      	b.n	8005922 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1c6      	bne.n	800587c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058ee:	697a      	ldr	r2, [r7, #20]
 80058f0:	6839      	ldr	r1, [r7, #0]
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f000 fd90 	bl	8006418 <SPI_EndRxTransaction>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d002      	beq.n	8005904 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2220      	movs	r2, #32
 8005902:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005918:	2b00      	cmp	r3, #0
 800591a:	d001      	beq.n	8005920 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e000      	b.n	8005922 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005920:	2300      	movs	r3, #0
  }
}
 8005922:	4618      	mov	r0, r3
 8005924:	3718      	adds	r7, #24
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800592a:	b580      	push	{r7, lr}
 800592c:	b08a      	sub	sp, #40	@ 0x28
 800592e:	af00      	add	r7, sp, #0
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	607a      	str	r2, [r7, #4]
 8005936:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005938:	2301      	movs	r3, #1
 800593a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800593c:	f7fc f898 	bl	8001a70 <HAL_GetTick>
 8005940:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005948:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005950:	887b      	ldrh	r3, [r7, #2]
 8005952:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005954:	7ffb      	ldrb	r3, [r7, #31]
 8005956:	2b01      	cmp	r3, #1
 8005958:	d00c      	beq.n	8005974 <HAL_SPI_TransmitReceive+0x4a>
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005960:	d106      	bne.n	8005970 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d102      	bne.n	8005970 <HAL_SPI_TransmitReceive+0x46>
 800596a:	7ffb      	ldrb	r3, [r7, #31]
 800596c:	2b04      	cmp	r3, #4
 800596e:	d001      	beq.n	8005974 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005970:	2302      	movs	r3, #2
 8005972:	e17f      	b.n	8005c74 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d005      	beq.n	8005986 <HAL_SPI_TransmitReceive+0x5c>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d002      	beq.n	8005986 <HAL_SPI_TransmitReceive+0x5c>
 8005980:	887b      	ldrh	r3, [r7, #2]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e174      	b.n	8005c74 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005990:	2b01      	cmp	r3, #1
 8005992:	d101      	bne.n	8005998 <HAL_SPI_TransmitReceive+0x6e>
 8005994:	2302      	movs	r3, #2
 8005996:	e16d      	b.n	8005c74 <HAL_SPI_TransmitReceive+0x34a>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b04      	cmp	r3, #4
 80059aa:	d003      	beq.n	80059b4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2205      	movs	r2, #5
 80059b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	887a      	ldrh	r2, [r7, #2]
 80059c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	887a      	ldrh	r2, [r7, #2]
 80059ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	887a      	ldrh	r2, [r7, #2]
 80059d6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	887a      	ldrh	r2, [r7, #2]
 80059dc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2200      	movs	r2, #0
 80059e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2200      	movs	r2, #0
 80059e8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f4:	2b40      	cmp	r3, #64	@ 0x40
 80059f6:	d007      	beq.n	8005a08 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a10:	d17e      	bne.n	8005b10 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d002      	beq.n	8005a20 <HAL_SPI_TransmitReceive+0xf6>
 8005a1a:	8afb      	ldrh	r3, [r7, #22]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d16c      	bne.n	8005afa <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a24:	881a      	ldrh	r2, [r3, #0]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a30:	1c9a      	adds	r2, r3, #2
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	3b01      	subs	r3, #1
 8005a3e:	b29a      	uxth	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a44:	e059      	b.n	8005afa <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d11b      	bne.n	8005a8c <HAL_SPI_TransmitReceive+0x162>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d016      	beq.n	8005a8c <HAL_SPI_TransmitReceive+0x162>
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d113      	bne.n	8005a8c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a68:	881a      	ldrh	r2, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a74:	1c9a      	adds	r2, r3, #2
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	3b01      	subs	r3, #1
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f003 0301 	and.w	r3, r3, #1
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d119      	bne.n	8005ace <HAL_SPI_TransmitReceive+0x1a4>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d014      	beq.n	8005ace <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68da      	ldr	r2, [r3, #12]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aae:	b292      	uxth	r2, r2
 8005ab0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab6:	1c9a      	adds	r2, r3, #2
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	b29a      	uxth	r2, r3
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005aca:	2301      	movs	r3, #1
 8005acc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ace:	f7fb ffcf 	bl	8001a70 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	6a3b      	ldr	r3, [r7, #32]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d80d      	bhi.n	8005afa <HAL_SPI_TransmitReceive+0x1d0>
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ae4:	d009      	beq.n	8005afa <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e0bc      	b.n	8005c74 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1a0      	bne.n	8005a46 <HAL_SPI_TransmitReceive+0x11c>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d19b      	bne.n	8005a46 <HAL_SPI_TransmitReceive+0x11c>
 8005b0e:	e082      	b.n	8005c16 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d002      	beq.n	8005b1e <HAL_SPI_TransmitReceive+0x1f4>
 8005b18:	8afb      	ldrh	r3, [r7, #22]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d171      	bne.n	8005c02 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	330c      	adds	r3, #12
 8005b28:	7812      	ldrb	r2, [r2, #0]
 8005b2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b30:	1c5a      	adds	r2, r3, #1
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	b29a      	uxth	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b44:	e05d      	b.n	8005c02 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f003 0302 	and.w	r3, r3, #2
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d11c      	bne.n	8005b8e <HAL_SPI_TransmitReceive+0x264>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d017      	beq.n	8005b8e <HAL_SPI_TransmitReceive+0x264>
 8005b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d114      	bne.n	8005b8e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	330c      	adds	r3, #12
 8005b6e:	7812      	ldrb	r2, [r2, #0]
 8005b70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b76:	1c5a      	adds	r2, r3, #1
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	3b01      	subs	r3, #1
 8005b84:	b29a      	uxth	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f003 0301 	and.w	r3, r3, #1
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d119      	bne.n	8005bd0 <HAL_SPI_TransmitReceive+0x2a6>
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d014      	beq.n	8005bd0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	68da      	ldr	r2, [r3, #12]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb0:	b2d2      	uxtb	r2, r2
 8005bb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb8:	1c5a      	adds	r2, r3, #1
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	b29a      	uxth	r2, r3
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005bd0:	f7fb ff4e 	bl	8001a70 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	6a3b      	ldr	r3, [r7, #32]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d803      	bhi.n	8005be8 <HAL_SPI_TransmitReceive+0x2be>
 8005be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005be6:	d102      	bne.n	8005bee <HAL_SPI_TransmitReceive+0x2c4>
 8005be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d109      	bne.n	8005c02 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e038      	b.n	8005c74 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d19c      	bne.n	8005b46 <HAL_SPI_TransmitReceive+0x21c>
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d197      	bne.n	8005b46 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c16:	6a3a      	ldr	r2, [r7, #32]
 8005c18:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f000 fc62 	bl	80064e4 <SPI_EndRxTxTransaction>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d008      	beq.n	8005c38 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e01d      	b.n	8005c74 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10a      	bne.n	8005c56 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c40:	2300      	movs	r3, #0
 8005c42:	613b      	str	r3, [r7, #16]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	613b      	str	r3, [r7, #16]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	613b      	str	r3, [r7, #16]
 8005c54:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d001      	beq.n	8005c72 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e000      	b.n	8005c74 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005c72:	2300      	movs	r3, #0
  }
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3728      	adds	r7, #40	@ 0x28
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
 8005c88:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c90:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005c98:	7dfb      	ldrb	r3, [r7, #23]
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d00c      	beq.n	8005cb8 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ca4:	d106      	bne.n	8005cb4 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d102      	bne.n	8005cb4 <HAL_SPI_TransmitReceive_DMA+0x38>
 8005cae:	7dfb      	ldrb	r3, [r7, #23]
 8005cb0:	2b04      	cmp	r3, #4
 8005cb2:	d001      	beq.n	8005cb8 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	e0cf      	b.n	8005e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d005      	beq.n	8005cca <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d002      	beq.n	8005cca <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005cc4:	887b      	ldrh	r3, [r7, #2]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e0c4      	b.n	8005e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d101      	bne.n	8005cdc <HAL_SPI_TransmitReceive_DMA+0x60>
 8005cd8:	2302      	movs	r3, #2
 8005cda:	e0bd      	b.n	8005e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	2b04      	cmp	r3, #4
 8005cee:	d003      	beq.n	8005cf8 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2205      	movs	r2, #5
 8005cf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	887a      	ldrh	r2, [r7, #2]
 8005d08:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	887a      	ldrh	r2, [r7, #2]
 8005d0e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	887a      	ldrh	r2, [r7, #2]
 8005d1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	887a      	ldrh	r2, [r7, #2]
 8005d20:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2200      	movs	r2, #0
 8005d26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	2b04      	cmp	r3, #4
 8005d38:	d108      	bne.n	8005d4c <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d3e:	4a48      	ldr	r2, [pc, #288]	@ (8005e60 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8005d40:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d46:	4a47      	ldr	r2, [pc, #284]	@ (8005e64 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8005d48:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005d4a:	e007      	b.n	8005d5c <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d50:	4a45      	ldr	r2, [pc, #276]	@ (8005e68 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8005d52:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d58:	4a44      	ldr	r2, [pc, #272]	@ (8005e6c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005d5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d60:	4a43      	ldr	r2, [pc, #268]	@ (8005e70 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005d62:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d68:	2200      	movs	r2, #0
 8005d6a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	330c      	adds	r3, #12
 8005d76:	4619      	mov	r1, r3
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d7c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d82:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005d84:	f7fc f864 	bl	8001e50 <HAL_DMA_Start_IT>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00b      	beq.n	8005da6 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d92:	f043 0210 	orr.w	r2, r3, #16
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e058      	b.n	8005e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	685a      	ldr	r2, [r3, #4]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f042 0201 	orr.w	r2, r2, #1
 8005db4:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dba:	2200      	movs	r2, #0
 8005dbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dca:	2200      	movs	r2, #0
 8005dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dde:	4619      	mov	r1, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	330c      	adds	r3, #12
 8005de6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dec:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005dee:	f7fc f82f 	bl	8001e50 <HAL_DMA_Start_IT>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d00b      	beq.n	8005e10 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dfc:	f043 0210 	orr.w	r2, r3, #16
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e023      	b.n	8005e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e1a:	2b40      	cmp	r3, #64	@ 0x40
 8005e1c:	d007      	beq.n	8005e2e <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e2c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f042 0220 	orr.w	r2, r2, #32
 8005e44:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f042 0202 	orr.w	r2, r2, #2
 8005e54:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005e56:	2300      	movs	r3, #0
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3718      	adds	r7, #24
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	08006269 	.word	0x08006269
 8005e64:	08006131 	.word	0x08006131
 8005e68:	08006285 	.word	0x08006285
 8005e6c:	080061d9 	.word	0x080061d9
 8005e70:	080062a1 	.word	0x080062a1

08005e74 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00f      	beq.n	8005ea8 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7fc f837 	bl	8001f00 <HAL_DMA_Abort>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d007      	beq.n	8005ea8 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e9c:	f043 0210 	orr.w	r2, r3, #16
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d00f      	beq.n	8005ed0 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f7fc f823 	bl	8001f00 <HAL_DMA_Abort>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d007      	beq.n	8005ed0 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec4:	f043 0210 	orr.w	r2, r3, #16
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685a      	ldr	r2, [r3, #4]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f022 0203 	bic.w	r2, r2, #3
 8005ede:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 8005ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
	...

08005ef4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b088      	sub	sp, #32
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	099b      	lsrs	r3, r3, #6
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d10f      	bne.n	8005f38 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00a      	beq.n	8005f38 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	099b      	lsrs	r3, r3, #6
 8005f26:	f003 0301 	and.w	r3, r3, #1
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d004      	beq.n	8005f38 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	4798      	blx	r3
    return;
 8005f36:	e0d7      	b.n	80060e8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	085b      	lsrs	r3, r3, #1
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00a      	beq.n	8005f5a <HAL_SPI_IRQHandler+0x66>
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	09db      	lsrs	r3, r3, #7
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d004      	beq.n	8005f5a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	4798      	blx	r3
    return;
 8005f58:	e0c6      	b.n	80060e8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	095b      	lsrs	r3, r3, #5
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10c      	bne.n	8005f80 <HAL_SPI_IRQHandler+0x8c>
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	099b      	lsrs	r3, r3, #6
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d106      	bne.n	8005f80 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	0a1b      	lsrs	r3, r3, #8
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	f000 80b4 	beq.w	80060e8 <HAL_SPI_IRQHandler+0x1f4>
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	095b      	lsrs	r3, r3, #5
 8005f84:	f003 0301 	and.w	r3, r3, #1
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	f000 80ad 	beq.w	80060e8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	099b      	lsrs	r3, r3, #6
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d023      	beq.n	8005fe2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b03      	cmp	r3, #3
 8005fa4:	d011      	beq.n	8005fca <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005faa:	f043 0204 	orr.w	r2, r3, #4
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	617b      	str	r3, [r7, #20]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	617b      	str	r3, [r7, #20]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	617b      	str	r3, [r7, #20]
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	e00b      	b.n	8005fe2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fca:	2300      	movs	r3, #0
 8005fcc:	613b      	str	r3, [r7, #16]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	613b      	str	r3, [r7, #16]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	613b      	str	r3, [r7, #16]
 8005fde:	693b      	ldr	r3, [r7, #16]
        return;
 8005fe0:	e082      	b.n	80060e8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	095b      	lsrs	r3, r3, #5
 8005fe6:	f003 0301 	and.w	r3, r3, #1
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d014      	beq.n	8006018 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ff2:	f043 0201 	orr.w	r2, r3, #1
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60fb      	str	r3, [r7, #12]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	60fb      	str	r3, [r7, #12]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006014:	601a      	str	r2, [r3, #0]
 8006016:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	0a1b      	lsrs	r3, r3, #8
 800601c:	f003 0301 	and.w	r3, r3, #1
 8006020:	2b00      	cmp	r3, #0
 8006022:	d00c      	beq.n	800603e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006028:	f043 0208 	orr.w	r2, r3, #8
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006030:	2300      	movs	r3, #0
 8006032:	60bb      	str	r3, [r7, #8]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	60bb      	str	r3, [r7, #8]
 800603c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006042:	2b00      	cmp	r3, #0
 8006044:	d04f      	beq.n	80060e6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	685a      	ldr	r2, [r3, #4]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006054:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d104      	bne.n	8006072 <HAL_SPI_IRQHandler+0x17e>
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	2b00      	cmp	r3, #0
 8006070:	d034      	beq.n	80060dc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f022 0203 	bic.w	r2, r2, #3
 8006080:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006086:	2b00      	cmp	r3, #0
 8006088:	d011      	beq.n	80060ae <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800608e:	4a18      	ldr	r2, [pc, #96]	@ (80060f0 <HAL_SPI_IRQHandler+0x1fc>)
 8006090:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006096:	4618      	mov	r0, r3
 8006098:	f7fb ffa2 	bl	8001fe0 <HAL_DMA_Abort_IT>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d005      	beq.n	80060ae <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d016      	beq.n	80060e4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060ba:	4a0d      	ldr	r2, [pc, #52]	@ (80060f0 <HAL_SPI_IRQHandler+0x1fc>)
 80060bc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fb ff8c 	bl	8001fe0 <HAL_DMA_Abort_IT>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d00a      	beq.n	80060e4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80060da:	e003      	b.n	80060e4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f000 f81d 	bl	800611c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80060e2:	e000      	b.n	80060e6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80060e4:	bf00      	nop
    return;
 80060e6:	bf00      	nop
  }
}
 80060e8:	3720      	adds	r7, #32
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	080062e1 	.word	0x080062e1

080060f4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800613c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800613e:	f7fb fc97 	bl	8001a70 <HAL_GetTick>
 8006142:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800614e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006152:	d03b      	beq.n	80061cc <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685a      	ldr	r2, [r3, #4]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0220 	bic.w	r2, r2, #32
 8006162:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10d      	bne.n	8006188 <SPI_DMAReceiveCplt+0x58>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006174:	d108      	bne.n	8006188 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	685a      	ldr	r2, [r3, #4]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f022 0203 	bic.w	r2, r2, #3
 8006184:	605a      	str	r2, [r3, #4]
 8006186:	e007      	b.n	8006198 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0201 	bic.w	r2, r2, #1
 8006196:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	2164      	movs	r1, #100	@ 0x64
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 f93b 	bl	8006418 <SPI_EndRxTransaction>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d002      	beq.n	80061ae <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2220      	movs	r2, #32
 80061ac:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	f7ff ffa9 	bl	800611c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80061ca:	e002      	b.n	80061d2 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f7ff ff91 	bl	80060f4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061e4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061e6:	f7fb fc43 	bl	8001a70 <HAL_GetTick>
 80061ea:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061fa:	d02f      	beq.n	800625c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f022 0220 	bic.w	r2, r2, #32
 800620a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	2164      	movs	r1, #100	@ 0x64
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f000 f967 	bl	80064e4 <SPI_EndRxTxTransaction>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d005      	beq.n	8006228 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006220:	f043 0220 	orr.w	r2, r3, #32
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 0203 	bic.w	r2, r2, #3
 8006236:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2200      	movs	r2, #0
 8006242:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006250:	2b00      	cmp	r3, #0
 8006252:	d003      	beq.n	800625c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f7ff ff61 	bl	800611c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800625a:	e002      	b.n	8006262 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f7fa f9d9 	bl	8000614 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006274:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f7ff ff46 	bl	8006108 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800627c:	bf00      	nop
 800627e:	3710      	adds	r7, #16
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006290:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006292:	68f8      	ldr	r0, [r7, #12]
 8006294:	f7fa f9a2 	bl	80005dc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006298:	bf00      	nop
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ac:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	685a      	ldr	r2, [r3, #4]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0203 	bic.w	r2, r2, #3
 80062bc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062c2:	f043 0210 	orr.w	r2, r3, #16
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f7ff ff22 	bl	800611c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062d8:	bf00      	nop
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}

080062e0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ec:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f7ff ff0e 	bl	800611c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006300:	bf00      	nop
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b088      	sub	sp, #32
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	603b      	str	r3, [r7, #0]
 8006314:	4613      	mov	r3, r2
 8006316:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006318:	f7fb fbaa 	bl	8001a70 <HAL_GetTick>
 800631c:	4602      	mov	r2, r0
 800631e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006320:	1a9b      	subs	r3, r3, r2
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	4413      	add	r3, r2
 8006326:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006328:	f7fb fba2 	bl	8001a70 <HAL_GetTick>
 800632c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800632e:	4b39      	ldr	r3, [pc, #228]	@ (8006414 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	015b      	lsls	r3, r3, #5
 8006334:	0d1b      	lsrs	r3, r3, #20
 8006336:	69fa      	ldr	r2, [r7, #28]
 8006338:	fb02 f303 	mul.w	r3, r2, r3
 800633c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800633e:	e055      	b.n	80063ec <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006346:	d051      	beq.n	80063ec <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006348:	f7fb fb92 	bl	8001a70 <HAL_GetTick>
 800634c:	4602      	mov	r2, r0
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	69fa      	ldr	r2, [r7, #28]
 8006354:	429a      	cmp	r2, r3
 8006356:	d902      	bls.n	800635e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d13d      	bne.n	80063da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	685a      	ldr	r2, [r3, #4]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800636c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006376:	d111      	bne.n	800639c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006380:	d004      	beq.n	800638c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800638a:	d107      	bne.n	800639c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800639a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063a4:	d10f      	bne.n	80063c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063b4:	601a      	str	r2, [r3, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2201      	movs	r2, #1
 80063ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e018      	b.n	800640c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d102      	bne.n	80063e6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80063e0:	2300      	movs	r3, #0
 80063e2:	61fb      	str	r3, [r7, #28]
 80063e4:	e002      	b.n	80063ec <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	3b01      	subs	r3, #1
 80063ea:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	689a      	ldr	r2, [r3, #8]
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	4013      	ands	r3, r2
 80063f6:	68ba      	ldr	r2, [r7, #8]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	bf0c      	ite	eq
 80063fc:	2301      	moveq	r3, #1
 80063fe:	2300      	movne	r3, #0
 8006400:	b2db      	uxtb	r3, r3
 8006402:	461a      	mov	r2, r3
 8006404:	79fb      	ldrb	r3, [r7, #7]
 8006406:	429a      	cmp	r2, r3
 8006408:	d19a      	bne.n	8006340 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	3720      	adds	r7, #32
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}
 8006414:	20000004 	.word	0x20000004

08006418 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af02      	add	r7, sp, #8
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800642c:	d111      	bne.n	8006452 <SPI_EndRxTransaction+0x3a>
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006436:	d004      	beq.n	8006442 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006440:	d107      	bne.n	8006452 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006450:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800645a:	d12a      	bne.n	80064b2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006464:	d012      	beq.n	800648c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	9300      	str	r3, [sp, #0]
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	2200      	movs	r2, #0
 800646e:	2180      	movs	r1, #128	@ 0x80
 8006470:	68f8      	ldr	r0, [r7, #12]
 8006472:	f7ff ff49 	bl	8006308 <SPI_WaitFlagStateUntilTimeout>
 8006476:	4603      	mov	r3, r0
 8006478:	2b00      	cmp	r3, #0
 800647a:	d02d      	beq.n	80064d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006480:	f043 0220 	orr.w	r2, r3, #32
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e026      	b.n	80064da <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	9300      	str	r3, [sp, #0]
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	2200      	movs	r2, #0
 8006494:	2101      	movs	r1, #1
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f7ff ff36 	bl	8006308 <SPI_WaitFlagStateUntilTimeout>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d01a      	beq.n	80064d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a6:	f043 0220 	orr.w	r2, r3, #32
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e013      	b.n	80064da <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	2200      	movs	r2, #0
 80064ba:	2101      	movs	r1, #1
 80064bc:	68f8      	ldr	r0, [r7, #12]
 80064be:	f7ff ff23 	bl	8006308 <SPI_WaitFlagStateUntilTimeout>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d007      	beq.n	80064d8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064cc:	f043 0220 	orr.w	r2, r3, #32
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e000      	b.n	80064da <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80064d8:	2300      	movs	r3, #0
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
	...

080064e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b088      	sub	sp, #32
 80064e8:	af02      	add	r7, sp, #8
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	2201      	movs	r2, #1
 80064f8:	2102      	movs	r1, #2
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f7ff ff04 	bl	8006308 <SPI_WaitFlagStateUntilTimeout>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d007      	beq.n	8006516 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800650a:	f043 0220 	orr.w	r2, r3, #32
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e032      	b.n	800657c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006516:	4b1b      	ldr	r3, [pc, #108]	@ (8006584 <SPI_EndRxTxTransaction+0xa0>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a1b      	ldr	r2, [pc, #108]	@ (8006588 <SPI_EndRxTxTransaction+0xa4>)
 800651c:	fba2 2303 	umull	r2, r3, r2, r3
 8006520:	0d5b      	lsrs	r3, r3, #21
 8006522:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006526:	fb02 f303 	mul.w	r3, r2, r3
 800652a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006534:	d112      	bne.n	800655c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	9300      	str	r3, [sp, #0]
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2200      	movs	r2, #0
 800653e:	2180      	movs	r1, #128	@ 0x80
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f7ff fee1 	bl	8006308 <SPI_WaitFlagStateUntilTimeout>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d016      	beq.n	800657a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006550:	f043 0220 	orr.w	r2, r3, #32
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e00f      	b.n	800657c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00a      	beq.n	8006578 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	3b01      	subs	r3, #1
 8006566:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006572:	2b80      	cmp	r3, #128	@ 0x80
 8006574:	d0f2      	beq.n	800655c <SPI_EndRxTxTransaction+0x78>
 8006576:	e000      	b.n	800657a <SPI_EndRxTxTransaction+0x96>
        break;
 8006578:	bf00      	nop
  }

  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3718      	adds	r7, #24
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	20000004 	.word	0x20000004
 8006588:	165e9f81 	.word	0x165e9f81

0800658c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b082      	sub	sp, #8
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d101      	bne.n	800659e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e042      	b.n	8006624 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d106      	bne.n	80065b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f7fa ffac 	bl	8001510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2224      	movs	r2, #36	@ 0x24
 80065bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68da      	ldr	r2, [r3, #12]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 fd7f 	bl	80070d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	691a      	ldr	r2, [r3, #16]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	695a      	ldr	r2, [r3, #20]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68da      	ldr	r2, [r3, #12]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006604:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2220      	movs	r2, #32
 8006610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2220      	movs	r2, #32
 8006618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006622:	2300      	movs	r3, #0
}
 8006624:	4618      	mov	r0, r3
 8006626:	3708      	adds	r7, #8
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b08a      	sub	sp, #40	@ 0x28
 8006630:	af02      	add	r7, sp, #8
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	603b      	str	r3, [r7, #0]
 8006638:	4613      	mov	r3, r2
 800663a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800663c:	2300      	movs	r3, #0
 800663e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b20      	cmp	r3, #32
 800664a:	d175      	bne.n	8006738 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d002      	beq.n	8006658 <HAL_UART_Transmit+0x2c>
 8006652:	88fb      	ldrh	r3, [r7, #6]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d101      	bne.n	800665c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	e06e      	b.n	800673a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2221      	movs	r2, #33	@ 0x21
 8006666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800666a:	f7fb fa01 	bl	8001a70 <HAL_GetTick>
 800666e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	88fa      	ldrh	r2, [r7, #6]
 8006674:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	88fa      	ldrh	r2, [r7, #6]
 800667a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006684:	d108      	bne.n	8006698 <HAL_UART_Transmit+0x6c>
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d104      	bne.n	8006698 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800668e:	2300      	movs	r3, #0
 8006690:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	61bb      	str	r3, [r7, #24]
 8006696:	e003      	b.n	80066a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800669c:	2300      	movs	r3, #0
 800669e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066a0:	e02e      	b.n	8006700 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	2200      	movs	r2, #0
 80066aa:	2180      	movs	r1, #128	@ 0x80
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f000 fb1d 	bl	8006cec <UART_WaitOnFlagUntilTimeout>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d005      	beq.n	80066c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2220      	movs	r2, #32
 80066bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	e03a      	b.n	800673a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10b      	bne.n	80066e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	881b      	ldrh	r3, [r3, #0]
 80066ce:	461a      	mov	r2, r3
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	3302      	adds	r3, #2
 80066de:	61bb      	str	r3, [r7, #24]
 80066e0:	e007      	b.n	80066f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	781a      	ldrb	r2, [r3, #0]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	3301      	adds	r3, #1
 80066f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	3b01      	subs	r3, #1
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006704:	b29b      	uxth	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1cb      	bne.n	80066a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	9300      	str	r3, [sp, #0]
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	2200      	movs	r2, #0
 8006712:	2140      	movs	r1, #64	@ 0x40
 8006714:	68f8      	ldr	r0, [r7, #12]
 8006716:	f000 fae9 	bl	8006cec <UART_WaitOnFlagUntilTimeout>
 800671a:	4603      	mov	r3, r0
 800671c:	2b00      	cmp	r3, #0
 800671e:	d005      	beq.n	800672c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2220      	movs	r2, #32
 8006724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006728:	2303      	movs	r3, #3
 800672a:	e006      	b.n	800673a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2220      	movs	r2, #32
 8006730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006734:	2300      	movs	r3, #0
 8006736:	e000      	b.n	800673a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006738:	2302      	movs	r3, #2
  }
}
 800673a:	4618      	mov	r0, r3
 800673c:	3720      	adds	r7, #32
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
	...

08006744 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b0ba      	sub	sp, #232	@ 0xe8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800676a:	2300      	movs	r3, #0
 800676c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006770:	2300      	movs	r3, #0
 8006772:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800677a:	f003 030f 	and.w	r3, r3, #15
 800677e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006782:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006786:	2b00      	cmp	r3, #0
 8006788:	d10f      	bne.n	80067aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800678a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	2b00      	cmp	r3, #0
 8006794:	d009      	beq.n	80067aa <HAL_UART_IRQHandler+0x66>
 8006796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800679a:	f003 0320 	and.w	r3, r3, #32
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d003      	beq.n	80067aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 fbd7 	bl	8006f56 <UART_Receive_IT>
      return;
 80067a8:	e273      	b.n	8006c92 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80067aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	f000 80de 	beq.w	8006970 <HAL_UART_IRQHandler+0x22c>
 80067b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067b8:	f003 0301 	and.w	r3, r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d106      	bne.n	80067ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80067c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f000 80d1 	beq.w	8006970 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80067ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067d2:	f003 0301 	and.w	r3, r3, #1
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00b      	beq.n	80067f2 <HAL_UART_IRQHandler+0xae>
 80067da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d005      	beq.n	80067f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ea:	f043 0201 	orr.w	r2, r3, #1
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067f6:	f003 0304 	and.w	r3, r3, #4
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00b      	beq.n	8006816 <HAL_UART_IRQHandler+0xd2>
 80067fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	2b00      	cmp	r3, #0
 8006808:	d005      	beq.n	8006816 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800680e:	f043 0202 	orr.w	r2, r3, #2
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00b      	beq.n	800683a <HAL_UART_IRQHandler+0xf6>
 8006822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b00      	cmp	r3, #0
 800682c:	d005      	beq.n	800683a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006832:	f043 0204 	orr.w	r2, r3, #4
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800683a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800683e:	f003 0308 	and.w	r3, r3, #8
 8006842:	2b00      	cmp	r3, #0
 8006844:	d011      	beq.n	800686a <HAL_UART_IRQHandler+0x126>
 8006846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800684a:	f003 0320 	and.w	r3, r3, #32
 800684e:	2b00      	cmp	r3, #0
 8006850:	d105      	bne.n	800685e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d005      	beq.n	800686a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006862:	f043 0208 	orr.w	r2, r3, #8
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800686e:	2b00      	cmp	r3, #0
 8006870:	f000 820a 	beq.w	8006c88 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006878:	f003 0320 	and.w	r3, r3, #32
 800687c:	2b00      	cmp	r3, #0
 800687e:	d008      	beq.n	8006892 <HAL_UART_IRQHandler+0x14e>
 8006880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006884:	f003 0320 	and.w	r3, r3, #32
 8006888:	2b00      	cmp	r3, #0
 800688a:	d002      	beq.n	8006892 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 fb62 	bl	8006f56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	695b      	ldr	r3, [r3, #20]
 8006898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800689c:	2b40      	cmp	r3, #64	@ 0x40
 800689e:	bf0c      	ite	eq
 80068a0:	2301      	moveq	r3, #1
 80068a2:	2300      	movne	r3, #0
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ae:	f003 0308 	and.w	r3, r3, #8
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d103      	bne.n	80068be <HAL_UART_IRQHandler+0x17a>
 80068b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d04f      	beq.n	800695e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 fa6d 	bl	8006d9e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ce:	2b40      	cmp	r3, #64	@ 0x40
 80068d0:	d141      	bne.n	8006956 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	3314      	adds	r3, #20
 80068d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068e0:	e853 3f00 	ldrex	r3, [r3]
 80068e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80068e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80068ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	3314      	adds	r3, #20
 80068fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006902:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006906:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800690a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800690e:	e841 2300 	strex	r3, r2, [r1]
 8006912:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006916:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800691a:	2b00      	cmp	r3, #0
 800691c:	d1d9      	bne.n	80068d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006922:	2b00      	cmp	r3, #0
 8006924:	d013      	beq.n	800694e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800692a:	4a8a      	ldr	r2, [pc, #552]	@ (8006b54 <HAL_UART_IRQHandler+0x410>)
 800692c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006932:	4618      	mov	r0, r3
 8006934:	f7fb fb54 	bl	8001fe0 <HAL_DMA_Abort_IT>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d016      	beq.n	800696c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006948:	4610      	mov	r0, r2
 800694a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800694c:	e00e      	b.n	800696c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 f9b6 	bl	8006cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006954:	e00a      	b.n	800696c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 f9b2 	bl	8006cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800695c:	e006      	b.n	800696c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 f9ae 	bl	8006cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800696a:	e18d      	b.n	8006c88 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800696c:	bf00      	nop
    return;
 800696e:	e18b      	b.n	8006c88 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006974:	2b01      	cmp	r3, #1
 8006976:	f040 8167 	bne.w	8006c48 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800697a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800697e:	f003 0310 	and.w	r3, r3, #16
 8006982:	2b00      	cmp	r3, #0
 8006984:	f000 8160 	beq.w	8006c48 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006988:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800698c:	f003 0310 	and.w	r3, r3, #16
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 8159 	beq.w	8006c48 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006996:	2300      	movs	r3, #0
 8006998:	60bb      	str	r3, [r7, #8]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	60bb      	str	r3, [r7, #8]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	60bb      	str	r3, [r7, #8]
 80069aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	695b      	ldr	r3, [r3, #20]
 80069b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b6:	2b40      	cmp	r3, #64	@ 0x40
 80069b8:	f040 80ce 	bne.w	8006b58 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80069c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 80a9 	beq.w	8006b24 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069da:	429a      	cmp	r2, r3
 80069dc:	f080 80a2 	bcs.w	8006b24 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ec:	69db      	ldr	r3, [r3, #28]
 80069ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069f2:	f000 8088 	beq.w	8006b06 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	330c      	adds	r3, #12
 80069fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a04:	e853 3f00 	ldrex	r3, [r3]
 8006a08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006a0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	330c      	adds	r3, #12
 8006a1e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006a22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a32:	e841 2300 	strex	r3, r2, [r1]
 8006a36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1d9      	bne.n	80069f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3314      	adds	r3, #20
 8006a48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a4c:	e853 3f00 	ldrex	r3, [r3]
 8006a50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a54:	f023 0301 	bic.w	r3, r3, #1
 8006a58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	3314      	adds	r3, #20
 8006a62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a72:	e841 2300 	strex	r3, r2, [r1]
 8006a76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1e1      	bne.n	8006a42 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	3314      	adds	r3, #20
 8006a84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a88:	e853 3f00 	ldrex	r3, [r3]
 8006a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	3314      	adds	r3, #20
 8006a9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006aa2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006aa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006aa8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006aaa:	e841 2300 	strex	r3, r2, [r1]
 8006aae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006ab0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1e3      	bne.n	8006a7e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2220      	movs	r2, #32
 8006aba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	330c      	adds	r3, #12
 8006aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006acc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ace:	e853 3f00 	ldrex	r3, [r3]
 8006ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006ad4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ad6:	f023 0310 	bic.w	r3, r3, #16
 8006ada:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	330c      	adds	r3, #12
 8006ae4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006ae8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006aea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006aee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006af0:	e841 2300 	strex	r3, r2, [r1]
 8006af4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006af6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1e3      	bne.n	8006ac4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fb f9fd 	bl	8001f00 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2202      	movs	r2, #2
 8006b0a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	4619      	mov	r1, r3
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 f8d9 	bl	8006cd4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006b22:	e0b3      	b.n	8006c8c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	f040 80ad 	bne.w	8006c8c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b36:	69db      	ldr	r3, [r3, #28]
 8006b38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b3c:	f040 80a6 	bne.w	8006c8c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2202      	movs	r2, #2
 8006b44:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f000 f8c1 	bl	8006cd4 <HAL_UARTEx_RxEventCallback>
      return;
 8006b52:	e09b      	b.n	8006c8c <HAL_UART_IRQHandler+0x548>
 8006b54:	08006e65 	.word	0x08006e65
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	1ad3      	subs	r3, r2, r3
 8006b64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f000 808e 	beq.w	8006c90 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006b74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f000 8089 	beq.w	8006c90 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	330c      	adds	r3, #12
 8006b84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b88:	e853 3f00 	ldrex	r3, [r3]
 8006b8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	330c      	adds	r3, #12
 8006b9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006ba2:	647a      	str	r2, [r7, #68]	@ 0x44
 8006ba4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ba8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1e3      	bne.n	8006b7e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	3314      	adds	r3, #20
 8006bbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc0:	e853 3f00 	ldrex	r3, [r3]
 8006bc4:	623b      	str	r3, [r7, #32]
   return(result);
 8006bc6:	6a3b      	ldr	r3, [r7, #32]
 8006bc8:	f023 0301 	bic.w	r3, r3, #1
 8006bcc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	3314      	adds	r3, #20
 8006bd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006bda:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006be0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006be2:	e841 2300 	strex	r3, r2, [r1]
 8006be6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d1e3      	bne.n	8006bb6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2220      	movs	r2, #32
 8006bf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	330c      	adds	r3, #12
 8006c02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	e853 3f00 	ldrex	r3, [r3]
 8006c0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f023 0310 	bic.w	r3, r3, #16
 8006c12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	330c      	adds	r3, #12
 8006c1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006c20:	61fa      	str	r2, [r7, #28]
 8006c22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c24:	69b9      	ldr	r1, [r7, #24]
 8006c26:	69fa      	ldr	r2, [r7, #28]
 8006c28:	e841 2300 	strex	r3, r2, [r1]
 8006c2c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1e3      	bne.n	8006bfc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2202      	movs	r2, #2
 8006c38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c3e:	4619      	mov	r1, r3
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 f847 	bl	8006cd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c46:	e023      	b.n	8006c90 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d009      	beq.n	8006c68 <HAL_UART_IRQHandler+0x524>
 8006c54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d003      	beq.n	8006c68 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 f910 	bl	8006e86 <UART_Transmit_IT>
    return;
 8006c66:	e014      	b.n	8006c92 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00e      	beq.n	8006c92 <HAL_UART_IRQHandler+0x54e>
 8006c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d008      	beq.n	8006c92 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f000 f950 	bl	8006f26 <UART_EndTransmit_IT>
    return;
 8006c86:	e004      	b.n	8006c92 <HAL_UART_IRQHandler+0x54e>
    return;
 8006c88:	bf00      	nop
 8006c8a:	e002      	b.n	8006c92 <HAL_UART_IRQHandler+0x54e>
      return;
 8006c8c:	bf00      	nop
 8006c8e:	e000      	b.n	8006c92 <HAL_UART_IRQHandler+0x54e>
      return;
 8006c90:	bf00      	nop
  }
}
 8006c92:	37e8      	adds	r7, #232	@ 0xe8
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006cb4:	bf00      	nop
 8006cb6:	370c      	adds	r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	460b      	mov	r3, r1
 8006cde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	603b      	str	r3, [r7, #0]
 8006cf8:	4613      	mov	r3, r2
 8006cfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cfc:	e03b      	b.n	8006d76 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cfe:	6a3b      	ldr	r3, [r7, #32]
 8006d00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d04:	d037      	beq.n	8006d76 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d06:	f7fa feb3 	bl	8001a70 <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	6a3a      	ldr	r2, [r7, #32]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d302      	bcc.n	8006d1c <UART_WaitOnFlagUntilTimeout+0x30>
 8006d16:	6a3b      	ldr	r3, [r7, #32]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d1c:	2303      	movs	r3, #3
 8006d1e:	e03a      	b.n	8006d96 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	f003 0304 	and.w	r3, r3, #4
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d023      	beq.n	8006d76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	2b80      	cmp	r3, #128	@ 0x80
 8006d32:	d020      	beq.n	8006d76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2b40      	cmp	r3, #64	@ 0x40
 8006d38:	d01d      	beq.n	8006d76 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 0308 	and.w	r3, r3, #8
 8006d44:	2b08      	cmp	r3, #8
 8006d46:	d116      	bne.n	8006d76 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006d48:	2300      	movs	r3, #0
 8006d4a:	617b      	str	r3, [r7, #20]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	617b      	str	r3, [r7, #20]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	617b      	str	r3, [r7, #20]
 8006d5c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f000 f81d 	bl	8006d9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2208      	movs	r2, #8
 8006d68:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e00f      	b.n	8006d96 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	4013      	ands	r3, r2
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	bf0c      	ite	eq
 8006d86:	2301      	moveq	r3, #1
 8006d88:	2300      	movne	r3, #0
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	79fb      	ldrb	r3, [r7, #7]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d0b4      	beq.n	8006cfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3718      	adds	r7, #24
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b095      	sub	sp, #84	@ 0x54
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	330c      	adds	r3, #12
 8006dac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db0:	e853 3f00 	ldrex	r3, [r3]
 8006db4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	330c      	adds	r3, #12
 8006dc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006dc6:	643a      	str	r2, [r7, #64]	@ 0x40
 8006dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006dce:	e841 2300 	strex	r3, r2, [r1]
 8006dd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1e5      	bne.n	8006da6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	3314      	adds	r3, #20
 8006de0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de2:	6a3b      	ldr	r3, [r7, #32]
 8006de4:	e853 3f00 	ldrex	r3, [r3]
 8006de8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	f023 0301 	bic.w	r3, r3, #1
 8006df0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	3314      	adds	r3, #20
 8006df8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006dfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e02:	e841 2300 	strex	r3, r2, [r1]
 8006e06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d1e5      	bne.n	8006dda <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d119      	bne.n	8006e4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	330c      	adds	r3, #12
 8006e1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	e853 3f00 	ldrex	r3, [r3]
 8006e24:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	f023 0310 	bic.w	r3, r3, #16
 8006e2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	330c      	adds	r3, #12
 8006e34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e36:	61ba      	str	r2, [r7, #24]
 8006e38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3a:	6979      	ldr	r1, [r7, #20]
 8006e3c:	69ba      	ldr	r2, [r7, #24]
 8006e3e:	e841 2300 	strex	r3, r2, [r1]
 8006e42:	613b      	str	r3, [r7, #16]
   return(result);
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d1e5      	bne.n	8006e16 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2220      	movs	r2, #32
 8006e4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006e58:	bf00      	nop
 8006e5a:	3754      	adds	r7, #84	@ 0x54
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e78:	68f8      	ldr	r0, [r7, #12]
 8006e7a:	f7ff ff21 	bl	8006cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e7e:	bf00      	nop
 8006e80:	3710      	adds	r7, #16
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006e86:	b480      	push	{r7}
 8006e88:	b085      	sub	sp, #20
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	2b21      	cmp	r3, #33	@ 0x21
 8006e98:	d13e      	bne.n	8006f18 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ea2:	d114      	bne.n	8006ece <UART_Transmit_IT+0x48>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d110      	bne.n	8006ece <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a1b      	ldr	r3, [r3, #32]
 8006eb0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	881b      	ldrh	r3, [r3, #0]
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ec0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
 8006ec6:	1c9a      	adds	r2, r3, #2
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	621a      	str	r2, [r3, #32]
 8006ecc:	e008      	b.n	8006ee0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	1c59      	adds	r1, r3, #1
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	6211      	str	r1, [r2, #32]
 8006ed8:	781a      	ldrb	r2, [r3, #0]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	4619      	mov	r1, r3
 8006eee:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d10f      	bne.n	8006f14 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68da      	ldr	r2, [r3, #12]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f02:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68da      	ldr	r2, [r3, #12]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f12:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f14:	2300      	movs	r3, #0
 8006f16:	e000      	b.n	8006f1a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f18:	2302      	movs	r3, #2
  }
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3714      	adds	r7, #20
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr

08006f26 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b082      	sub	sp, #8
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68da      	ldr	r2, [r3, #12]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f3c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2220      	movs	r2, #32
 8006f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f7ff fea6 	bl	8006c98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3708      	adds	r7, #8
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b08c      	sub	sp, #48	@ 0x30
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006f62:	2300      	movs	r3, #0
 8006f64:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	2b22      	cmp	r3, #34	@ 0x22
 8006f70:	f040 80aa 	bne.w	80070c8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f7c:	d115      	bne.n	8006faa <UART_Receive_IT+0x54>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d111      	bne.n	8006faa <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f9c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fa2:	1c9a      	adds	r2, r3, #2
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	629a      	str	r2, [r3, #40]	@ 0x28
 8006fa8:	e024      	b.n	8006ff4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fb8:	d007      	beq.n	8006fca <UART_Receive_IT+0x74>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d10a      	bne.n	8006fd8 <UART_Receive_IT+0x82>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	691b      	ldr	r3, [r3, #16]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d106      	bne.n	8006fd8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	b2da      	uxtb	r2, r3
 8006fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd4:	701a      	strb	r2, [r3, #0]
 8006fd6:	e008      	b.n	8006fea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fe4:	b2da      	uxtb	r2, r3
 8006fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fee:	1c5a      	adds	r2, r3, #1
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	4619      	mov	r1, r3
 8007002:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007004:	2b00      	cmp	r3, #0
 8007006:	d15d      	bne.n	80070c4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68da      	ldr	r2, [r3, #12]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f022 0220 	bic.w	r2, r2, #32
 8007016:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68da      	ldr	r2, [r3, #12]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007026:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	695a      	ldr	r2, [r3, #20]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 0201 	bic.w	r2, r2, #1
 8007036:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2220      	movs	r2, #32
 800703c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800704a:	2b01      	cmp	r3, #1
 800704c:	d135      	bne.n	80070ba <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	330c      	adds	r3, #12
 800705a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	e853 3f00 	ldrex	r3, [r3]
 8007062:	613b      	str	r3, [r7, #16]
   return(result);
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	f023 0310 	bic.w	r3, r3, #16
 800706a:	627b      	str	r3, [r7, #36]	@ 0x24
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	330c      	adds	r3, #12
 8007072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007074:	623a      	str	r2, [r7, #32]
 8007076:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007078:	69f9      	ldr	r1, [r7, #28]
 800707a:	6a3a      	ldr	r2, [r7, #32]
 800707c:	e841 2300 	strex	r3, r2, [r1]
 8007080:	61bb      	str	r3, [r7, #24]
   return(result);
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d1e5      	bne.n	8007054 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0310 	and.w	r3, r3, #16
 8007092:	2b10      	cmp	r3, #16
 8007094:	d10a      	bne.n	80070ac <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007096:	2300      	movs	r3, #0
 8007098:	60fb      	str	r3, [r7, #12]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	60fb      	str	r3, [r7, #12]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	60fb      	str	r3, [r7, #12]
 80070aa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070b0:	4619      	mov	r1, r3
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f7ff fe0e 	bl	8006cd4 <HAL_UARTEx_RxEventCallback>
 80070b8:	e002      	b.n	80070c0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f7ff fdf6 	bl	8006cac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80070c0:	2300      	movs	r3, #0
 80070c2:	e002      	b.n	80070ca <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80070c4:	2300      	movs	r3, #0
 80070c6:	e000      	b.n	80070ca <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80070c8:	2302      	movs	r3, #2
  }
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3730      	adds	r7, #48	@ 0x30
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
	...

080070d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070d8:	b0c0      	sub	sp, #256	@ 0x100
 80070da:	af00      	add	r7, sp, #0
 80070dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	691b      	ldr	r3, [r3, #16]
 80070e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80070ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070f0:	68d9      	ldr	r1, [r3, #12]
 80070f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	ea40 0301 	orr.w	r3, r0, r1
 80070fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80070fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007102:	689a      	ldr	r2, [r3, #8]
 8007104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	431a      	orrs	r2, r3
 800710c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007110:	695b      	ldr	r3, [r3, #20]
 8007112:	431a      	orrs	r2, r3
 8007114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007118:	69db      	ldr	r3, [r3, #28]
 800711a:	4313      	orrs	r3, r2
 800711c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800712c:	f021 010c 	bic.w	r1, r1, #12
 8007130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800713a:	430b      	orrs	r3, r1
 800713c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800713e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800714a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800714e:	6999      	ldr	r1, [r3, #24]
 8007150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	ea40 0301 	orr.w	r3, r0, r1
 800715a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800715c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	4b8f      	ldr	r3, [pc, #572]	@ (80073a0 <UART_SetConfig+0x2cc>)
 8007164:	429a      	cmp	r2, r3
 8007166:	d005      	beq.n	8007174 <UART_SetConfig+0xa0>
 8007168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	4b8d      	ldr	r3, [pc, #564]	@ (80073a4 <UART_SetConfig+0x2d0>)
 8007170:	429a      	cmp	r2, r3
 8007172:	d104      	bne.n	800717e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007174:	f7fb fdd2 	bl	8002d1c <HAL_RCC_GetPCLK2Freq>
 8007178:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800717c:	e003      	b.n	8007186 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800717e:	f7fb fdb9 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 8007182:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800718a:	69db      	ldr	r3, [r3, #28]
 800718c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007190:	f040 810c 	bne.w	80073ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007194:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007198:	2200      	movs	r2, #0
 800719a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800719e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80071a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80071a6:	4622      	mov	r2, r4
 80071a8:	462b      	mov	r3, r5
 80071aa:	1891      	adds	r1, r2, r2
 80071ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80071ae:	415b      	adcs	r3, r3
 80071b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80071b6:	4621      	mov	r1, r4
 80071b8:	eb12 0801 	adds.w	r8, r2, r1
 80071bc:	4629      	mov	r1, r5
 80071be:	eb43 0901 	adc.w	r9, r3, r1
 80071c2:	f04f 0200 	mov.w	r2, #0
 80071c6:	f04f 0300 	mov.w	r3, #0
 80071ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80071ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80071d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80071d6:	4690      	mov	r8, r2
 80071d8:	4699      	mov	r9, r3
 80071da:	4623      	mov	r3, r4
 80071dc:	eb18 0303 	adds.w	r3, r8, r3
 80071e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80071e4:	462b      	mov	r3, r5
 80071e6:	eb49 0303 	adc.w	r3, r9, r3
 80071ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80071ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80071fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80071fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007202:	460b      	mov	r3, r1
 8007204:	18db      	adds	r3, r3, r3
 8007206:	653b      	str	r3, [r7, #80]	@ 0x50
 8007208:	4613      	mov	r3, r2
 800720a:	eb42 0303 	adc.w	r3, r2, r3
 800720e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007210:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007214:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007218:	f7f9 f84a 	bl	80002b0 <__aeabi_uldivmod>
 800721c:	4602      	mov	r2, r0
 800721e:	460b      	mov	r3, r1
 8007220:	4b61      	ldr	r3, [pc, #388]	@ (80073a8 <UART_SetConfig+0x2d4>)
 8007222:	fba3 2302 	umull	r2, r3, r3, r2
 8007226:	095b      	lsrs	r3, r3, #5
 8007228:	011c      	lsls	r4, r3, #4
 800722a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800722e:	2200      	movs	r2, #0
 8007230:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007234:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007238:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800723c:	4642      	mov	r2, r8
 800723e:	464b      	mov	r3, r9
 8007240:	1891      	adds	r1, r2, r2
 8007242:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007244:	415b      	adcs	r3, r3
 8007246:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007248:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800724c:	4641      	mov	r1, r8
 800724e:	eb12 0a01 	adds.w	sl, r2, r1
 8007252:	4649      	mov	r1, r9
 8007254:	eb43 0b01 	adc.w	fp, r3, r1
 8007258:	f04f 0200 	mov.w	r2, #0
 800725c:	f04f 0300 	mov.w	r3, #0
 8007260:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007264:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007268:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800726c:	4692      	mov	sl, r2
 800726e:	469b      	mov	fp, r3
 8007270:	4643      	mov	r3, r8
 8007272:	eb1a 0303 	adds.w	r3, sl, r3
 8007276:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800727a:	464b      	mov	r3, r9
 800727c:	eb4b 0303 	adc.w	r3, fp, r3
 8007280:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007290:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007294:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007298:	460b      	mov	r3, r1
 800729a:	18db      	adds	r3, r3, r3
 800729c:	643b      	str	r3, [r7, #64]	@ 0x40
 800729e:	4613      	mov	r3, r2
 80072a0:	eb42 0303 	adc.w	r3, r2, r3
 80072a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80072a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80072aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80072ae:	f7f8 ffff 	bl	80002b0 <__aeabi_uldivmod>
 80072b2:	4602      	mov	r2, r0
 80072b4:	460b      	mov	r3, r1
 80072b6:	4611      	mov	r1, r2
 80072b8:	4b3b      	ldr	r3, [pc, #236]	@ (80073a8 <UART_SetConfig+0x2d4>)
 80072ba:	fba3 2301 	umull	r2, r3, r3, r1
 80072be:	095b      	lsrs	r3, r3, #5
 80072c0:	2264      	movs	r2, #100	@ 0x64
 80072c2:	fb02 f303 	mul.w	r3, r2, r3
 80072c6:	1acb      	subs	r3, r1, r3
 80072c8:	00db      	lsls	r3, r3, #3
 80072ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80072ce:	4b36      	ldr	r3, [pc, #216]	@ (80073a8 <UART_SetConfig+0x2d4>)
 80072d0:	fba3 2302 	umull	r2, r3, r3, r2
 80072d4:	095b      	lsrs	r3, r3, #5
 80072d6:	005b      	lsls	r3, r3, #1
 80072d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80072dc:	441c      	add	r4, r3
 80072de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072e2:	2200      	movs	r2, #0
 80072e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80072e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80072ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80072f0:	4642      	mov	r2, r8
 80072f2:	464b      	mov	r3, r9
 80072f4:	1891      	adds	r1, r2, r2
 80072f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80072f8:	415b      	adcs	r3, r3
 80072fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007300:	4641      	mov	r1, r8
 8007302:	1851      	adds	r1, r2, r1
 8007304:	6339      	str	r1, [r7, #48]	@ 0x30
 8007306:	4649      	mov	r1, r9
 8007308:	414b      	adcs	r3, r1
 800730a:	637b      	str	r3, [r7, #52]	@ 0x34
 800730c:	f04f 0200 	mov.w	r2, #0
 8007310:	f04f 0300 	mov.w	r3, #0
 8007314:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007318:	4659      	mov	r1, fp
 800731a:	00cb      	lsls	r3, r1, #3
 800731c:	4651      	mov	r1, sl
 800731e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007322:	4651      	mov	r1, sl
 8007324:	00ca      	lsls	r2, r1, #3
 8007326:	4610      	mov	r0, r2
 8007328:	4619      	mov	r1, r3
 800732a:	4603      	mov	r3, r0
 800732c:	4642      	mov	r2, r8
 800732e:	189b      	adds	r3, r3, r2
 8007330:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007334:	464b      	mov	r3, r9
 8007336:	460a      	mov	r2, r1
 8007338:	eb42 0303 	adc.w	r3, r2, r3
 800733c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800734c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007350:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007354:	460b      	mov	r3, r1
 8007356:	18db      	adds	r3, r3, r3
 8007358:	62bb      	str	r3, [r7, #40]	@ 0x28
 800735a:	4613      	mov	r3, r2
 800735c:	eb42 0303 	adc.w	r3, r2, r3
 8007360:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007362:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007366:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800736a:	f7f8 ffa1 	bl	80002b0 <__aeabi_uldivmod>
 800736e:	4602      	mov	r2, r0
 8007370:	460b      	mov	r3, r1
 8007372:	4b0d      	ldr	r3, [pc, #52]	@ (80073a8 <UART_SetConfig+0x2d4>)
 8007374:	fba3 1302 	umull	r1, r3, r3, r2
 8007378:	095b      	lsrs	r3, r3, #5
 800737a:	2164      	movs	r1, #100	@ 0x64
 800737c:	fb01 f303 	mul.w	r3, r1, r3
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	00db      	lsls	r3, r3, #3
 8007384:	3332      	adds	r3, #50	@ 0x32
 8007386:	4a08      	ldr	r2, [pc, #32]	@ (80073a8 <UART_SetConfig+0x2d4>)
 8007388:	fba2 2303 	umull	r2, r3, r2, r3
 800738c:	095b      	lsrs	r3, r3, #5
 800738e:	f003 0207 	and.w	r2, r3, #7
 8007392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4422      	add	r2, r4
 800739a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800739c:	e106      	b.n	80075ac <UART_SetConfig+0x4d8>
 800739e:	bf00      	nop
 80073a0:	40011000 	.word	0x40011000
 80073a4:	40011400 	.word	0x40011400
 80073a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80073ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073b0:	2200      	movs	r2, #0
 80073b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80073b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80073ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80073be:	4642      	mov	r2, r8
 80073c0:	464b      	mov	r3, r9
 80073c2:	1891      	adds	r1, r2, r2
 80073c4:	6239      	str	r1, [r7, #32]
 80073c6:	415b      	adcs	r3, r3
 80073c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80073ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80073ce:	4641      	mov	r1, r8
 80073d0:	1854      	adds	r4, r2, r1
 80073d2:	4649      	mov	r1, r9
 80073d4:	eb43 0501 	adc.w	r5, r3, r1
 80073d8:	f04f 0200 	mov.w	r2, #0
 80073dc:	f04f 0300 	mov.w	r3, #0
 80073e0:	00eb      	lsls	r3, r5, #3
 80073e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80073e6:	00e2      	lsls	r2, r4, #3
 80073e8:	4614      	mov	r4, r2
 80073ea:	461d      	mov	r5, r3
 80073ec:	4643      	mov	r3, r8
 80073ee:	18e3      	adds	r3, r4, r3
 80073f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80073f4:	464b      	mov	r3, r9
 80073f6:	eb45 0303 	adc.w	r3, r5, r3
 80073fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80073fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800740a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800740e:	f04f 0200 	mov.w	r2, #0
 8007412:	f04f 0300 	mov.w	r3, #0
 8007416:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800741a:	4629      	mov	r1, r5
 800741c:	008b      	lsls	r3, r1, #2
 800741e:	4621      	mov	r1, r4
 8007420:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007424:	4621      	mov	r1, r4
 8007426:	008a      	lsls	r2, r1, #2
 8007428:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800742c:	f7f8 ff40 	bl	80002b0 <__aeabi_uldivmod>
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	4b60      	ldr	r3, [pc, #384]	@ (80075b8 <UART_SetConfig+0x4e4>)
 8007436:	fba3 2302 	umull	r2, r3, r3, r2
 800743a:	095b      	lsrs	r3, r3, #5
 800743c:	011c      	lsls	r4, r3, #4
 800743e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007442:	2200      	movs	r2, #0
 8007444:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007448:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800744c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007450:	4642      	mov	r2, r8
 8007452:	464b      	mov	r3, r9
 8007454:	1891      	adds	r1, r2, r2
 8007456:	61b9      	str	r1, [r7, #24]
 8007458:	415b      	adcs	r3, r3
 800745a:	61fb      	str	r3, [r7, #28]
 800745c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007460:	4641      	mov	r1, r8
 8007462:	1851      	adds	r1, r2, r1
 8007464:	6139      	str	r1, [r7, #16]
 8007466:	4649      	mov	r1, r9
 8007468:	414b      	adcs	r3, r1
 800746a:	617b      	str	r3, [r7, #20]
 800746c:	f04f 0200 	mov.w	r2, #0
 8007470:	f04f 0300 	mov.w	r3, #0
 8007474:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007478:	4659      	mov	r1, fp
 800747a:	00cb      	lsls	r3, r1, #3
 800747c:	4651      	mov	r1, sl
 800747e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007482:	4651      	mov	r1, sl
 8007484:	00ca      	lsls	r2, r1, #3
 8007486:	4610      	mov	r0, r2
 8007488:	4619      	mov	r1, r3
 800748a:	4603      	mov	r3, r0
 800748c:	4642      	mov	r2, r8
 800748e:	189b      	adds	r3, r3, r2
 8007490:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007494:	464b      	mov	r3, r9
 8007496:	460a      	mov	r2, r1
 8007498:	eb42 0303 	adc.w	r3, r2, r3
 800749c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80074a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80074aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80074ac:	f04f 0200 	mov.w	r2, #0
 80074b0:	f04f 0300 	mov.w	r3, #0
 80074b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80074b8:	4649      	mov	r1, r9
 80074ba:	008b      	lsls	r3, r1, #2
 80074bc:	4641      	mov	r1, r8
 80074be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074c2:	4641      	mov	r1, r8
 80074c4:	008a      	lsls	r2, r1, #2
 80074c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80074ca:	f7f8 fef1 	bl	80002b0 <__aeabi_uldivmod>
 80074ce:	4602      	mov	r2, r0
 80074d0:	460b      	mov	r3, r1
 80074d2:	4611      	mov	r1, r2
 80074d4:	4b38      	ldr	r3, [pc, #224]	@ (80075b8 <UART_SetConfig+0x4e4>)
 80074d6:	fba3 2301 	umull	r2, r3, r3, r1
 80074da:	095b      	lsrs	r3, r3, #5
 80074dc:	2264      	movs	r2, #100	@ 0x64
 80074de:	fb02 f303 	mul.w	r3, r2, r3
 80074e2:	1acb      	subs	r3, r1, r3
 80074e4:	011b      	lsls	r3, r3, #4
 80074e6:	3332      	adds	r3, #50	@ 0x32
 80074e8:	4a33      	ldr	r2, [pc, #204]	@ (80075b8 <UART_SetConfig+0x4e4>)
 80074ea:	fba2 2303 	umull	r2, r3, r2, r3
 80074ee:	095b      	lsrs	r3, r3, #5
 80074f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80074f4:	441c      	add	r4, r3
 80074f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074fa:	2200      	movs	r2, #0
 80074fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80074fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8007500:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007504:	4642      	mov	r2, r8
 8007506:	464b      	mov	r3, r9
 8007508:	1891      	adds	r1, r2, r2
 800750a:	60b9      	str	r1, [r7, #8]
 800750c:	415b      	adcs	r3, r3
 800750e:	60fb      	str	r3, [r7, #12]
 8007510:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007514:	4641      	mov	r1, r8
 8007516:	1851      	adds	r1, r2, r1
 8007518:	6039      	str	r1, [r7, #0]
 800751a:	4649      	mov	r1, r9
 800751c:	414b      	adcs	r3, r1
 800751e:	607b      	str	r3, [r7, #4]
 8007520:	f04f 0200 	mov.w	r2, #0
 8007524:	f04f 0300 	mov.w	r3, #0
 8007528:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800752c:	4659      	mov	r1, fp
 800752e:	00cb      	lsls	r3, r1, #3
 8007530:	4651      	mov	r1, sl
 8007532:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007536:	4651      	mov	r1, sl
 8007538:	00ca      	lsls	r2, r1, #3
 800753a:	4610      	mov	r0, r2
 800753c:	4619      	mov	r1, r3
 800753e:	4603      	mov	r3, r0
 8007540:	4642      	mov	r2, r8
 8007542:	189b      	adds	r3, r3, r2
 8007544:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007546:	464b      	mov	r3, r9
 8007548:	460a      	mov	r2, r1
 800754a:	eb42 0303 	adc.w	r3, r2, r3
 800754e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	663b      	str	r3, [r7, #96]	@ 0x60
 800755a:	667a      	str	r2, [r7, #100]	@ 0x64
 800755c:	f04f 0200 	mov.w	r2, #0
 8007560:	f04f 0300 	mov.w	r3, #0
 8007564:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007568:	4649      	mov	r1, r9
 800756a:	008b      	lsls	r3, r1, #2
 800756c:	4641      	mov	r1, r8
 800756e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007572:	4641      	mov	r1, r8
 8007574:	008a      	lsls	r2, r1, #2
 8007576:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800757a:	f7f8 fe99 	bl	80002b0 <__aeabi_uldivmod>
 800757e:	4602      	mov	r2, r0
 8007580:	460b      	mov	r3, r1
 8007582:	4b0d      	ldr	r3, [pc, #52]	@ (80075b8 <UART_SetConfig+0x4e4>)
 8007584:	fba3 1302 	umull	r1, r3, r3, r2
 8007588:	095b      	lsrs	r3, r3, #5
 800758a:	2164      	movs	r1, #100	@ 0x64
 800758c:	fb01 f303 	mul.w	r3, r1, r3
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	011b      	lsls	r3, r3, #4
 8007594:	3332      	adds	r3, #50	@ 0x32
 8007596:	4a08      	ldr	r2, [pc, #32]	@ (80075b8 <UART_SetConfig+0x4e4>)
 8007598:	fba2 2303 	umull	r2, r3, r2, r3
 800759c:	095b      	lsrs	r3, r3, #5
 800759e:	f003 020f 	and.w	r2, r3, #15
 80075a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4422      	add	r2, r4
 80075aa:	609a      	str	r2, [r3, #8]
}
 80075ac:	bf00      	nop
 80075ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80075b2:	46bd      	mov	sp, r7
 80075b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075b8:	51eb851f 	.word	0x51eb851f

080075bc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80075bc:	b084      	sub	sp, #16
 80075be:	b480      	push	{r7}
 80075c0:	b085      	sub	sp, #20
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
 80075c6:	f107 001c 	add.w	r0, r7, #28
 80075ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80075ce:	2300      	movs	r3, #0
 80075d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80075d2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80075d4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80075d6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80075d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80075da:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80075dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80075de:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80075e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80075e2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80075e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80075e6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80075f6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	431a      	orrs	r2, r3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007602:	2300      	movs	r3, #0
}
 8007604:	4618      	mov	r0, r3
 8007606:	3714      	adds	r7, #20
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	b004      	add	sp, #16
 8007610:	4770      	bx	lr

08007612 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007612:	b480      	push	{r7}
 8007614:	b083      	sub	sp, #12
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8007620:	4618      	mov	r0, r3
 8007622:	370c      	adds	r7, #12
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	370c      	adds	r7, #12
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr

0800764e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800764e:	b480      	push	{r7}
 8007650:	b083      	sub	sp, #12
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2203      	movs	r2, #3
 800765a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800765c:	2300      	movs	r3, #0
}
 800765e:	4618      	mov	r0, r3
 8007660:	370c      	adds	r7, #12
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800766a:	b480      	push	{r7}
 800766c:	b083      	sub	sp, #12
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0303 	and.w	r3, r3, #3
}
 800767a:	4618      	mov	r0, r3
 800767c:	370c      	adds	r7, #12
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr

08007686 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007686:	b480      	push	{r7}
 8007688:	b085      	sub	sp, #20
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
 800768e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007690:	2300      	movs	r3, #0
 8007692:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80076a4:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80076aa:	431a      	orrs	r2, r3
                       Command->CPSM);
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80076b0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80076c0:	f023 030f 	bic.w	r3, r3, #15
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	431a      	orrs	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80076cc:	2300      	movs	r3, #0
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3714      	adds	r7, #20
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80076da:	b480      	push	{r7}
 80076dc:	b083      	sub	sp, #12
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	691b      	ldr	r3, [r3, #16]
 80076e6:	b2db      	uxtb	r3, r3
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	370c      	adds	r7, #12
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b085      	sub	sp, #20
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	3314      	adds	r3, #20
 8007702:	461a      	mov	r2, r3
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	4413      	add	r3, r2
 8007708:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
}  
 800770e:	4618      	mov	r0, r3
 8007710:	3714      	adds	r7, #20
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr

0800771a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800771a:	b480      	push	{r7}
 800771c:	b085      	sub	sp, #20
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
 8007722:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007724:	2300      	movs	r3, #0
 8007726:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	685a      	ldr	r2, [r3, #4]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007740:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007746:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800774c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	4313      	orrs	r3, r2
 8007752:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007758:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	431a      	orrs	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007764:	2300      	movs	r3, #0

}
 8007766:	4618      	mov	r0, r3
 8007768:	3714      	adds	r7, #20
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr

08007772 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007772:	b580      	push	{r7, lr}
 8007774:	b088      	sub	sp, #32
 8007776:	af00      	add	r7, sp, #0
 8007778:	6078      	str	r0, [r7, #4]
 800777a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007780:	2310      	movs	r3, #16
 8007782:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007784:	2340      	movs	r3, #64	@ 0x40
 8007786:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007788:	2300      	movs	r3, #0
 800778a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800778c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007790:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007792:	f107 0308 	add.w	r3, r7, #8
 8007796:	4619      	mov	r1, r3
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f7ff ff74 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800779e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077a2:	2110      	movs	r1, #16
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 fa19 	bl	8007bdc <SDMMC_GetCmdResp1>
 80077aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077ac:	69fb      	ldr	r3, [r7, #28]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3720      	adds	r7, #32
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b088      	sub	sp, #32
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
 80077be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80077c4:	2311      	movs	r3, #17
 80077c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077c8:	2340      	movs	r3, #64	@ 0x40
 80077ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077cc:	2300      	movs	r3, #0
 80077ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077d6:	f107 0308 	add.w	r3, r7, #8
 80077da:	4619      	mov	r1, r3
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f7ff ff52 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80077e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077e6:	2111      	movs	r1, #17
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 f9f7 	bl	8007bdc <SDMMC_GetCmdResp1>
 80077ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077f0:	69fb      	ldr	r3, [r7, #28]
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3720      	adds	r7, #32
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}

080077fa <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80077fa:	b580      	push	{r7, lr}
 80077fc:	b088      	sub	sp, #32
 80077fe:	af00      	add	r7, sp, #0
 8007800:	6078      	str	r0, [r7, #4]
 8007802:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007808:	2312      	movs	r3, #18
 800780a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800780c:	2340      	movs	r3, #64	@ 0x40
 800780e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007810:	2300      	movs	r3, #0
 8007812:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007814:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007818:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800781a:	f107 0308 	add.w	r3, r7, #8
 800781e:	4619      	mov	r1, r3
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f7ff ff30 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800782a:	2112      	movs	r1, #18
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 f9d5 	bl	8007bdc <SDMMC_GetCmdResp1>
 8007832:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007834:	69fb      	ldr	r3, [r7, #28]
}
 8007836:	4618      	mov	r0, r3
 8007838:	3720      	adds	r7, #32
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800783e:	b580      	push	{r7, lr}
 8007840:	b088      	sub	sp, #32
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
 8007846:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800784c:	2318      	movs	r3, #24
 800784e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007850:	2340      	movs	r3, #64	@ 0x40
 8007852:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007854:	2300      	movs	r3, #0
 8007856:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007858:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800785c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800785e:	f107 0308 	add.w	r3, r7, #8
 8007862:	4619      	mov	r1, r3
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f7ff ff0e 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800786a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800786e:	2118      	movs	r1, #24
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 f9b3 	bl	8007bdc <SDMMC_GetCmdResp1>
 8007876:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007878:	69fb      	ldr	r3, [r7, #28]
}
 800787a:	4618      	mov	r0, r3
 800787c:	3720      	adds	r7, #32
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}

08007882 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007882:	b580      	push	{r7, lr}
 8007884:	b088      	sub	sp, #32
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
 800788a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007890:	2319      	movs	r3, #25
 8007892:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007894:	2340      	movs	r3, #64	@ 0x40
 8007896:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007898:	2300      	movs	r3, #0
 800789a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800789c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078a2:	f107 0308 	add.w	r3, r7, #8
 80078a6:	4619      	mov	r1, r3
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f7ff feec 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80078ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078b2:	2119      	movs	r1, #25
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 f991 	bl	8007bdc <SDMMC_GetCmdResp1>
 80078ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078bc:	69fb      	ldr	r3, [r7, #28]
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3720      	adds	r7, #32
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
	...

080078c8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b088      	sub	sp, #32
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80078d4:	230c      	movs	r3, #12
 80078d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078d8:	2340      	movs	r3, #64	@ 0x40
 80078da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078dc:	2300      	movs	r3, #0
 80078de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078e6:	f107 0308 	add.w	r3, r7, #8
 80078ea:	4619      	mov	r1, r3
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f7ff feca 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80078f2:	4a05      	ldr	r2, [pc, #20]	@ (8007908 <SDMMC_CmdStopTransfer+0x40>)
 80078f4:	210c      	movs	r1, #12
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f970 	bl	8007bdc <SDMMC_GetCmdResp1>
 80078fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078fe:	69fb      	ldr	r3, [r7, #28]
}
 8007900:	4618      	mov	r0, r3
 8007902:	3720      	adds	r7, #32
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	05f5e100 	.word	0x05f5e100

0800790c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b08a      	sub	sp, #40	@ 0x28
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800791c:	2307      	movs	r3, #7
 800791e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007920:	2340      	movs	r3, #64	@ 0x40
 8007922:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007924:	2300      	movs	r3, #0
 8007926:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007928:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800792c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800792e:	f107 0310 	add.w	r3, r7, #16
 8007932:	4619      	mov	r1, r3
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f7ff fea6 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800793a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800793e:	2107      	movs	r1, #7
 8007940:	68f8      	ldr	r0, [r7, #12]
 8007942:	f000 f94b 	bl	8007bdc <SDMMC_GetCmdResp1>
 8007946:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8007948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800794a:	4618      	mov	r0, r3
 800794c:	3728      	adds	r7, #40	@ 0x28
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}

08007952 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007952:	b580      	push	{r7, lr}
 8007954:	b088      	sub	sp, #32
 8007956:	af00      	add	r7, sp, #0
 8007958:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800795a:	2300      	movs	r3, #0
 800795c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800795e:	2300      	movs	r3, #0
 8007960:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007962:	2300      	movs	r3, #0
 8007964:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007966:	2300      	movs	r3, #0
 8007968:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800796a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800796e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007970:	f107 0308 	add.w	r3, r7, #8
 8007974:	4619      	mov	r1, r3
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f7ff fe85 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 fb65 	bl	800804c <SDMMC_GetCmdError>
 8007982:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007984:	69fb      	ldr	r3, [r7, #28]
}
 8007986:	4618      	mov	r0, r3
 8007988:	3720      	adds	r7, #32
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800798e:	b580      	push	{r7, lr}
 8007990:	b088      	sub	sp, #32
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007996:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800799a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800799c:	2308      	movs	r3, #8
 800799e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079a0:	2340      	movs	r3, #64	@ 0x40
 80079a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079a4:	2300      	movs	r3, #0
 80079a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80079ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079ae:	f107 0308 	add.w	r3, r7, #8
 80079b2:	4619      	mov	r1, r3
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7ff fe66 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 faf8 	bl	8007fb0 <SDMMC_GetCmdResp7>
 80079c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079c2:	69fb      	ldr	r3, [r7, #28]
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3720      	adds	r7, #32
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b088      	sub	sp, #32
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80079da:	2337      	movs	r3, #55	@ 0x37
 80079dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079de:	2340      	movs	r3, #64	@ 0x40
 80079e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079e2:	2300      	movs	r3, #0
 80079e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80079ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079ec:	f107 0308 	add.w	r3, r7, #8
 80079f0:	4619      	mov	r1, r3
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f7ff fe47 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80079f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079fc:	2137      	movs	r1, #55	@ 0x37
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 f8ec 	bl	8007bdc <SDMMC_GetCmdResp1>
 8007a04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a06:	69fb      	ldr	r3, [r7, #28]
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3720      	adds	r7, #32
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b088      	sub	sp, #32
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007a26:	2329      	movs	r3, #41	@ 0x29
 8007a28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a2a:	2340      	movs	r3, #64	@ 0x40
 8007a2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a38:	f107 0308 	add.w	r3, r7, #8
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7ff fe21 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 f9ff 	bl	8007e48 <SDMMC_GetCmdResp3>
 8007a4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a4c:	69fb      	ldr	r3, [r7, #28]
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3720      	adds	r7, #32
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007a56:	b580      	push	{r7, lr}
 8007a58:	b088      	sub	sp, #32
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
 8007a5e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007a64:	2306      	movs	r3, #6
 8007a66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a68:	2340      	movs	r3, #64	@ 0x40
 8007a6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a76:	f107 0308 	add.w	r3, r7, #8
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f7ff fe02 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a86:	2106      	movs	r1, #6
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 f8a7 	bl	8007bdc <SDMMC_GetCmdResp1>
 8007a8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a90:	69fb      	ldr	r3, [r7, #28]
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3720      	adds	r7, #32
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b088      	sub	sp, #32
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007aa6:	2333      	movs	r3, #51	@ 0x33
 8007aa8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007aaa:	2340      	movs	r3, #64	@ 0x40
 8007aac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007ab2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ab6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007ab8:	f107 0308 	add.w	r3, r7, #8
 8007abc:	4619      	mov	r1, r3
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f7ff fde1 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8007ac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ac8:	2133      	movs	r1, #51	@ 0x33
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 f886 	bl	8007bdc <SDMMC_GetCmdResp1>
 8007ad0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ad2:	69fb      	ldr	r3, [r7, #28]
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3720      	adds	r7, #32
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b088      	sub	sp, #32
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007ae8:	2302      	movs	r3, #2
 8007aea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007aec:	23c0      	movs	r3, #192	@ 0xc0
 8007aee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007af0:	2300      	movs	r3, #0
 8007af2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007af4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007af8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007afa:	f107 0308 	add.w	r3, r7, #8
 8007afe:	4619      	mov	r1, r3
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f7ff fdc0 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f000 f956 	bl	8007db8 <SDMMC_GetCmdResp2>
 8007b0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b0e:	69fb      	ldr	r3, [r7, #28]
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3720      	adds	r7, #32
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b088      	sub	sp, #32
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007b26:	2309      	movs	r3, #9
 8007b28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007b2a:	23c0      	movs	r3, #192	@ 0xc0
 8007b2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b38:	f107 0308 	add.w	r3, r7, #8
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f7ff fda1 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 f937 	bl	8007db8 <SDMMC_GetCmdResp2>
 8007b4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b4c:	69fb      	ldr	r3, [r7, #28]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3720      	adds	r7, #32
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b088      	sub	sp, #32
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	6078      	str	r0, [r7, #4]
 8007b5e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007b60:	2300      	movs	r3, #0
 8007b62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007b64:	2303      	movs	r3, #3
 8007b66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b68:	2340      	movs	r3, #64	@ 0x40
 8007b6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b76:	f107 0308 	add.w	r3, r7, #8
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7ff fd82 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	2103      	movs	r1, #3
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f99c 	bl	8007ec4 <SDMMC_GetCmdResp6>
 8007b8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b8e:	69fb      	ldr	r3, [r7, #28]
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3720      	adds	r7, #32
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b088      	sub	sp, #32
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007ba6:	230d      	movs	r3, #13
 8007ba8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007baa:	2340      	movs	r3, #64	@ 0x40
 8007bac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007bb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bb6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007bb8:	f107 0308 	add.w	r3, r7, #8
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f7ff fd61 	bl	8007686 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007bc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bc8:	210d      	movs	r1, #13
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f000 f806 	bl	8007bdc <SDMMC_GetCmdResp1>
 8007bd0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007bd2:	69fb      	ldr	r3, [r7, #28]
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3720      	adds	r7, #32
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b088      	sub	sp, #32
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	460b      	mov	r3, r1
 8007be6:	607a      	str	r2, [r7, #4]
 8007be8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007bea:	4b70      	ldr	r3, [pc, #448]	@ (8007dac <SDMMC_GetCmdResp1+0x1d0>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a70      	ldr	r2, [pc, #448]	@ (8007db0 <SDMMC_GetCmdResp1+0x1d4>)
 8007bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf4:	0a5a      	lsrs	r2, r3, #9
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	fb02 f303 	mul.w	r3, r2, r3
 8007bfc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	1e5a      	subs	r2, r3, #1
 8007c02:	61fa      	str	r2, [r7, #28]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d102      	bne.n	8007c0e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c08:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007c0c:	e0c9      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c12:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d0ef      	beq.n	8007bfe <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d1ea      	bne.n	8007bfe <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c2c:	f003 0304 	and.w	r3, r3, #4
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d004      	beq.n	8007c3e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2204      	movs	r2, #4
 8007c38:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007c3a:	2304      	movs	r3, #4
 8007c3c:	e0b1      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c42:	f003 0301 	and.w	r3, r3, #1
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d004      	beq.n	8007c54 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e0a6      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	22c5      	movs	r2, #197	@ 0xc5
 8007c58:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f7ff fd3d 	bl	80076da <SDIO_GetCommandResponse>
 8007c60:	4603      	mov	r3, r0
 8007c62:	461a      	mov	r2, r3
 8007c64:	7afb      	ldrb	r3, [r7, #11]
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d001      	beq.n	8007c6e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e099      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007c6e:	2100      	movs	r1, #0
 8007c70:	68f8      	ldr	r0, [r7, #12]
 8007c72:	f7ff fd3f 	bl	80076f4 <SDIO_GetResponse>
 8007c76:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007c78:	697a      	ldr	r2, [r7, #20]
 8007c7a:	4b4e      	ldr	r3, [pc, #312]	@ (8007db4 <SDMMC_GetCmdResp1+0x1d8>)
 8007c7c:	4013      	ands	r3, r2
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d101      	bne.n	8007c86 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007c82:	2300      	movs	r3, #0
 8007c84:	e08d      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	da02      	bge.n	8007c92 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007c8c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007c90:	e087      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d001      	beq.n	8007ca0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007c9c:	2340      	movs	r3, #64	@ 0x40
 8007c9e:	e080      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d001      	beq.n	8007cae <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007caa:	2380      	movs	r3, #128	@ 0x80
 8007cac:	e079      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d002      	beq.n	8007cbe <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007cb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007cbc:	e071      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d002      	beq.n	8007cce <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007cc8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007ccc:	e069      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d002      	beq.n	8007cde <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007cd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cdc:	e061      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007ce8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007cec:	e059      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d002      	beq.n	8007cfe <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007cf8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007cfc:	e051      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007d08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007d0c:	e049      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d002      	beq.n	8007d1e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007d18:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007d1c:	e041      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d002      	beq.n	8007d2e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007d28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d2c:	e039      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d002      	beq.n	8007d3e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007d38:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007d3c:	e031      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d002      	beq.n	8007d4e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007d48:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8007d4c:	e029      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d002      	beq.n	8007d5e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007d58:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007d5c:	e021      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d002      	beq.n	8007d6e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007d68:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007d6c:	e019      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d002      	beq.n	8007d7e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007d78:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007d7c:	e011      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d002      	beq.n	8007d8e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007d88:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007d8c:	e009      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	f003 0308 	and.w	r3, r3, #8
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d002      	beq.n	8007d9e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007d98:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8007d9c:	e001      	b.n	8007da2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007d9e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3720      	adds	r7, #32
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
 8007daa:	bf00      	nop
 8007dac:	20000004 	.word	0x20000004
 8007db0:	10624dd3 	.word	0x10624dd3
 8007db4:	fdffe008 	.word	0xfdffe008

08007db8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b085      	sub	sp, #20
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8007e40 <SDMMC_GetCmdResp2+0x88>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a1f      	ldr	r2, [pc, #124]	@ (8007e44 <SDMMC_GetCmdResp2+0x8c>)
 8007dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8007dca:	0a5b      	lsrs	r3, r3, #9
 8007dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007dd0:	fb02 f303 	mul.w	r3, r2, r3
 8007dd4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	1e5a      	subs	r2, r3, #1
 8007dda:	60fa      	str	r2, [r7, #12]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d102      	bne.n	8007de6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007de0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007de4:	e026      	b.n	8007e34 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dea:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d0ef      	beq.n	8007dd6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1ea      	bne.n	8007dd6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e04:	f003 0304 	and.w	r3, r3, #4
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d004      	beq.n	8007e16 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2204      	movs	r2, #4
 8007e10:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007e12:	2304      	movs	r3, #4
 8007e14:	e00e      	b.n	8007e34 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e1a:	f003 0301 	and.w	r3, r3, #1
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d004      	beq.n	8007e2c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2201      	movs	r2, #1
 8007e26:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e003      	b.n	8007e34 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	22c5      	movs	r2, #197	@ 0xc5
 8007e30:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3714      	adds	r7, #20
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr
 8007e40:	20000004 	.word	0x20000004
 8007e44:	10624dd3 	.word	0x10624dd3

08007e48 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b085      	sub	sp, #20
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007e50:	4b1a      	ldr	r3, [pc, #104]	@ (8007ebc <SDMMC_GetCmdResp3+0x74>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a1a      	ldr	r2, [pc, #104]	@ (8007ec0 <SDMMC_GetCmdResp3+0x78>)
 8007e56:	fba2 2303 	umull	r2, r3, r2, r3
 8007e5a:	0a5b      	lsrs	r3, r3, #9
 8007e5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e60:	fb02 f303 	mul.w	r3, r2, r3
 8007e64:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	1e5a      	subs	r2, r3, #1
 8007e6a:	60fa      	str	r2, [r7, #12]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d102      	bne.n	8007e76 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e70:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007e74:	e01b      	b.n	8007eae <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e7a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d0ef      	beq.n	8007e66 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d1ea      	bne.n	8007e66 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e94:	f003 0304 	and.w	r3, r3, #4
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d004      	beq.n	8007ea6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2204      	movs	r2, #4
 8007ea0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007ea2:	2304      	movs	r3, #4
 8007ea4:	e003      	b.n	8007eae <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	22c5      	movs	r2, #197	@ 0xc5
 8007eaa:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3714      	adds	r7, #20
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr
 8007eba:	bf00      	nop
 8007ebc:	20000004 	.word	0x20000004
 8007ec0:	10624dd3 	.word	0x10624dd3

08007ec4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b088      	sub	sp, #32
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	460b      	mov	r3, r1
 8007ece:	607a      	str	r2, [r7, #4]
 8007ed0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ed2:	4b35      	ldr	r3, [pc, #212]	@ (8007fa8 <SDMMC_GetCmdResp6+0xe4>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a35      	ldr	r2, [pc, #212]	@ (8007fac <SDMMC_GetCmdResp6+0xe8>)
 8007ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8007edc:	0a5b      	lsrs	r3, r3, #9
 8007ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ee2:	fb02 f303 	mul.w	r3, r2, r3
 8007ee6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	1e5a      	subs	r2, r3, #1
 8007eec:	61fa      	str	r2, [r7, #28]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d102      	bne.n	8007ef8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007ef2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007ef6:	e052      	b.n	8007f9e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007efc:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d0ef      	beq.n	8007ee8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d1ea      	bne.n	8007ee8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f16:	f003 0304 	and.w	r3, r3, #4
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d004      	beq.n	8007f28 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2204      	movs	r2, #4
 8007f22:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007f24:	2304      	movs	r3, #4
 8007f26:	e03a      	b.n	8007f9e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f2c:	f003 0301 	and.w	r3, r3, #1
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d004      	beq.n	8007f3e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2201      	movs	r2, #1
 8007f38:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e02f      	b.n	8007f9e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f7ff fbcb 	bl	80076da <SDIO_GetCommandResponse>
 8007f44:	4603      	mov	r3, r0
 8007f46:	461a      	mov	r2, r3
 8007f48:	7afb      	ldrb	r3, [r7, #11]
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d001      	beq.n	8007f52 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e025      	b.n	8007f9e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	22c5      	movs	r2, #197	@ 0xc5
 8007f56:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007f58:	2100      	movs	r1, #0
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	f7ff fbca 	bl	80076f4 <SDIO_GetResponse>
 8007f60:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d106      	bne.n	8007f7a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	0c1b      	lsrs	r3, r3, #16
 8007f70:	b29a      	uxth	r2, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007f76:	2300      	movs	r3, #0
 8007f78:	e011      	b.n	8007f9e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007f84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007f88:	e009      	b.n	8007f9e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d002      	beq.n	8007f9a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007f94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f98:	e001      	b.n	8007f9e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007f9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3720      	adds	r7, #32
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	20000004 	.word	0x20000004
 8007fac:	10624dd3 	.word	0x10624dd3

08007fb0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007fb8:	4b22      	ldr	r3, [pc, #136]	@ (8008044 <SDMMC_GetCmdResp7+0x94>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a22      	ldr	r2, [pc, #136]	@ (8008048 <SDMMC_GetCmdResp7+0x98>)
 8007fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8007fc2:	0a5b      	lsrs	r3, r3, #9
 8007fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fc8:	fb02 f303 	mul.w	r3, r2, r3
 8007fcc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	1e5a      	subs	r2, r3, #1
 8007fd2:	60fa      	str	r2, [r7, #12]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d102      	bne.n	8007fde <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007fd8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007fdc:	e02c      	b.n	8008038 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fe2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d0ef      	beq.n	8007fce <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d1ea      	bne.n	8007fce <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ffc:	f003 0304 	and.w	r3, r3, #4
 8008000:	2b00      	cmp	r3, #0
 8008002:	d004      	beq.n	800800e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2204      	movs	r2, #4
 8008008:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800800a:	2304      	movs	r3, #4
 800800c:	e014      	b.n	8008038 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008012:	f003 0301 	and.w	r3, r3, #1
 8008016:	2b00      	cmp	r3, #0
 8008018:	d004      	beq.n	8008024 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2201      	movs	r2, #1
 800801e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008020:	2301      	movs	r3, #1
 8008022:	e009      	b.n	8008038 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800802c:	2b00      	cmp	r3, #0
 800802e:	d002      	beq.n	8008036 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2240      	movs	r2, #64	@ 0x40
 8008034:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008036:	2300      	movs	r3, #0
  
}
 8008038:	4618      	mov	r0, r3
 800803a:	3714      	adds	r7, #20
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr
 8008044:	20000004 	.word	0x20000004
 8008048:	10624dd3 	.word	0x10624dd3

0800804c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800804c:	b480      	push	{r7}
 800804e:	b085      	sub	sp, #20
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008054:	4b11      	ldr	r3, [pc, #68]	@ (800809c <SDMMC_GetCmdError+0x50>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a11      	ldr	r2, [pc, #68]	@ (80080a0 <SDMMC_GetCmdError+0x54>)
 800805a:	fba2 2303 	umull	r2, r3, r2, r3
 800805e:	0a5b      	lsrs	r3, r3, #9
 8008060:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008064:	fb02 f303 	mul.w	r3, r2, r3
 8008068:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	1e5a      	subs	r2, r3, #1
 800806e:	60fa      	str	r2, [r7, #12]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d102      	bne.n	800807a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008074:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008078:	e009      	b.n	800808e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800807e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008082:	2b00      	cmp	r3, #0
 8008084:	d0f1      	beq.n	800806a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	22c5      	movs	r2, #197	@ 0xc5
 800808a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800808c:	2300      	movs	r3, #0
}
 800808e:	4618      	mov	r0, r3
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	20000004 	.word	0x20000004
 80080a0:	10624dd3 	.word	0x10624dd3

080080a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080a4:	b084      	sub	sp, #16
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b084      	sub	sp, #16
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
 80080ae:	f107 001c 	add.w	r0, r7, #28
 80080b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80080b6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d123      	bne.n	8008106 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	68db      	ldr	r3, [r3, #12]
 80080ce:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80080d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80080e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d105      	bne.n	80080fa <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	68db      	ldr	r3, [r3, #12]
 80080f2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 fa9a 	bl	8008634 <USB_CoreReset>
 8008100:	4603      	mov	r3, r0
 8008102:	73fb      	strb	r3, [r7, #15]
 8008104:	e01b      	b.n	800813e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 fa8e 	bl	8008634 <USB_CoreReset>
 8008118:	4603      	mov	r3, r0
 800811a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800811c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008120:	2b00      	cmp	r3, #0
 8008122:	d106      	bne.n	8008132 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008128:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008130:	e005      	b.n	800813e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008136:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800813e:	7fbb      	ldrb	r3, [r7, #30]
 8008140:	2b01      	cmp	r3, #1
 8008142:	d10b      	bne.n	800815c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	f043 0206 	orr.w	r2, r3, #6
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	f043 0220 	orr.w	r2, r3, #32
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800815c:	7bfb      	ldrb	r3, [r7, #15]
}
 800815e:	4618      	mov	r0, r3
 8008160:	3710      	adds	r7, #16
 8008162:	46bd      	mov	sp, r7
 8008164:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008168:	b004      	add	sp, #16
 800816a:	4770      	bx	lr

0800816c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800816c:	b480      	push	{r7}
 800816e:	b083      	sub	sp, #12
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f023 0201 	bic.w	r2, r3, #1
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	370c      	adds	r7, #12
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr

0800818e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800818e:	b580      	push	{r7, lr}
 8008190:	b084      	sub	sp, #16
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
 8008196:	460b      	mov	r3, r1
 8008198:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800819a:	2300      	movs	r3, #0
 800819c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80081aa:	78fb      	ldrb	r3, [r7, #3]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d115      	bne.n	80081dc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80081bc:	200a      	movs	r0, #10
 80081be:	f7f9 fc63 	bl	8001a88 <HAL_Delay>
      ms += 10U;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	330a      	adds	r3, #10
 80081c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 fa25 	bl	8008618 <USB_GetMode>
 80081ce:	4603      	mov	r3, r0
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d01e      	beq.n	8008212 <USB_SetCurrentMode+0x84>
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2bc7      	cmp	r3, #199	@ 0xc7
 80081d8:	d9f0      	bls.n	80081bc <USB_SetCurrentMode+0x2e>
 80081da:	e01a      	b.n	8008212 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80081dc:	78fb      	ldrb	r3, [r7, #3]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d115      	bne.n	800820e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	68db      	ldr	r3, [r3, #12]
 80081e6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80081ee:	200a      	movs	r0, #10
 80081f0:	f7f9 fc4a 	bl	8001a88 <HAL_Delay>
      ms += 10U;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	330a      	adds	r3, #10
 80081f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 fa0c 	bl	8008618 <USB_GetMode>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d005      	beq.n	8008212 <USB_SetCurrentMode+0x84>
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2bc7      	cmp	r3, #199	@ 0xc7
 800820a:	d9f0      	bls.n	80081ee <USB_SetCurrentMode+0x60>
 800820c:	e001      	b.n	8008212 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800820e:	2301      	movs	r3, #1
 8008210:	e005      	b.n	800821e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2bc8      	cmp	r3, #200	@ 0xc8
 8008216:	d101      	bne.n	800821c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008218:	2301      	movs	r3, #1
 800821a:	e000      	b.n	800821e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	3710      	adds	r7, #16
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
	...

08008228 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008228:	b084      	sub	sp, #16
 800822a:	b580      	push	{r7, lr}
 800822c:	b086      	sub	sp, #24
 800822e:	af00      	add	r7, sp, #0
 8008230:	6078      	str	r0, [r7, #4]
 8008232:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008236:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800823a:	2300      	movs	r3, #0
 800823c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008242:	2300      	movs	r3, #0
 8008244:	613b      	str	r3, [r7, #16]
 8008246:	e009      	b.n	800825c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	3340      	adds	r3, #64	@ 0x40
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	4413      	add	r3, r2
 8008252:	2200      	movs	r2, #0
 8008254:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008256:	693b      	ldr	r3, [r7, #16]
 8008258:	3301      	adds	r3, #1
 800825a:	613b      	str	r3, [r7, #16]
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	2b0e      	cmp	r3, #14
 8008260:	d9f2      	bls.n	8008248 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008262:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008266:	2b00      	cmp	r3, #0
 8008268:	d11c      	bne.n	80082a4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	68fa      	ldr	r2, [r7, #12]
 8008274:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008278:	f043 0302 	orr.w	r3, r3, #2
 800827c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008282:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	601a      	str	r2, [r3, #0]
 80082a2:	e005      	b.n	80082b0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082a8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80082b6:	461a      	mov	r2, r3
 80082b8:	2300      	movs	r3, #0
 80082ba:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80082bc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d10d      	bne.n	80082e0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80082c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d104      	bne.n	80082d6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80082cc:	2100      	movs	r1, #0
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f968 	bl	80085a4 <USB_SetDevSpeed>
 80082d4:	e008      	b.n	80082e8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80082d6:	2101      	movs	r1, #1
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 f963 	bl	80085a4 <USB_SetDevSpeed>
 80082de:	e003      	b.n	80082e8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80082e0:	2103      	movs	r1, #3
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 f95e 	bl	80085a4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80082e8:	2110      	movs	r1, #16
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 f8fa 	bl	80084e4 <USB_FlushTxFifo>
 80082f0:	4603      	mov	r3, r0
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d001      	beq.n	80082fa <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 f924 	bl	8008548 <USB_FlushRxFifo>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	d001      	beq.n	800830a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008310:	461a      	mov	r2, r3
 8008312:	2300      	movs	r3, #0
 8008314:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800831c:	461a      	mov	r2, r3
 800831e:	2300      	movs	r3, #0
 8008320:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008328:	461a      	mov	r2, r3
 800832a:	2300      	movs	r3, #0
 800832c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800832e:	2300      	movs	r3, #0
 8008330:	613b      	str	r3, [r7, #16]
 8008332:	e043      	b.n	80083bc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	015a      	lsls	r2, r3, #5
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	4413      	add	r3, r2
 800833c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008346:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800834a:	d118      	bne.n	800837e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d10a      	bne.n	8008368 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	015a      	lsls	r2, r3, #5
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	4413      	add	r3, r2
 800835a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800835e:	461a      	mov	r2, r3
 8008360:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008364:	6013      	str	r3, [r2, #0]
 8008366:	e013      	b.n	8008390 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	015a      	lsls	r2, r3, #5
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	4413      	add	r3, r2
 8008370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008374:	461a      	mov	r2, r3
 8008376:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800837a:	6013      	str	r3, [r2, #0]
 800837c:	e008      	b.n	8008390 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	015a      	lsls	r2, r3, #5
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	4413      	add	r3, r2
 8008386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800838a:	461a      	mov	r2, r3
 800838c:	2300      	movs	r3, #0
 800838e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	015a      	lsls	r2, r3, #5
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	4413      	add	r3, r2
 8008398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800839c:	461a      	mov	r2, r3
 800839e:	2300      	movs	r3, #0
 80083a0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	015a      	lsls	r2, r3, #5
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	4413      	add	r3, r2
 80083aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083ae:	461a      	mov	r2, r3
 80083b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80083b4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	3301      	adds	r3, #1
 80083ba:	613b      	str	r3, [r7, #16]
 80083bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083c0:	461a      	mov	r2, r3
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d3b5      	bcc.n	8008334 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083c8:	2300      	movs	r3, #0
 80083ca:	613b      	str	r3, [r7, #16]
 80083cc:	e043      	b.n	8008456 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	015a      	lsls	r2, r3, #5
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	4413      	add	r3, r2
 80083d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083e4:	d118      	bne.n	8008418 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d10a      	bne.n	8008402 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	015a      	lsls	r2, r3, #5
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	4413      	add	r3, r2
 80083f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083f8:	461a      	mov	r2, r3
 80083fa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80083fe:	6013      	str	r3, [r2, #0]
 8008400:	e013      	b.n	800842a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	015a      	lsls	r2, r3, #5
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	4413      	add	r3, r2
 800840a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800840e:	461a      	mov	r2, r3
 8008410:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008414:	6013      	str	r3, [r2, #0]
 8008416:	e008      	b.n	800842a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	015a      	lsls	r2, r3, #5
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	4413      	add	r3, r2
 8008420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008424:	461a      	mov	r2, r3
 8008426:	2300      	movs	r3, #0
 8008428:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	015a      	lsls	r2, r3, #5
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	4413      	add	r3, r2
 8008432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008436:	461a      	mov	r2, r3
 8008438:	2300      	movs	r3, #0
 800843a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008448:	461a      	mov	r2, r3
 800844a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800844e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	3301      	adds	r3, #1
 8008454:	613b      	str	r3, [r7, #16]
 8008456:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800845a:	461a      	mov	r2, r3
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	4293      	cmp	r3, r2
 8008460:	d3b5      	bcc.n	80083ce <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008474:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008482:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008484:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008488:	2b00      	cmp	r3, #0
 800848a:	d105      	bne.n	8008498 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	699b      	ldr	r3, [r3, #24]
 8008490:	f043 0210 	orr.w	r2, r3, #16
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	699a      	ldr	r2, [r3, #24]
 800849c:	4b10      	ldr	r3, [pc, #64]	@ (80084e0 <USB_DevInit+0x2b8>)
 800849e:	4313      	orrs	r3, r2
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80084a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d005      	beq.n	80084b8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	699b      	ldr	r3, [r3, #24]
 80084b0:	f043 0208 	orr.w	r2, r3, #8
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80084b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d107      	bne.n	80084d0 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	699b      	ldr	r3, [r3, #24]
 80084c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084c8:	f043 0304 	orr.w	r3, r3, #4
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80084d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3718      	adds	r7, #24
 80084d6:	46bd      	mov	sp, r7
 80084d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80084dc:	b004      	add	sp, #16
 80084de:	4770      	bx	lr
 80084e0:	803c3800 	.word	0x803c3800

080084e4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80084ee:	2300      	movs	r3, #0
 80084f0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	3301      	adds	r3, #1
 80084f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084fe:	d901      	bls.n	8008504 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008500:	2303      	movs	r3, #3
 8008502:	e01b      	b.n	800853c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	691b      	ldr	r3, [r3, #16]
 8008508:	2b00      	cmp	r3, #0
 800850a:	daf2      	bge.n	80084f2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800850c:	2300      	movs	r3, #0
 800850e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	019b      	lsls	r3, r3, #6
 8008514:	f043 0220 	orr.w	r2, r3, #32
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	3301      	adds	r3, #1
 8008520:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008528:	d901      	bls.n	800852e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800852a:	2303      	movs	r3, #3
 800852c:	e006      	b.n	800853c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	691b      	ldr	r3, [r3, #16]
 8008532:	f003 0320 	and.w	r3, r3, #32
 8008536:	2b20      	cmp	r3, #32
 8008538:	d0f0      	beq.n	800851c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800853a:	2300      	movs	r3, #0
}
 800853c:	4618      	mov	r0, r3
 800853e:	3714      	adds	r7, #20
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008548:	b480      	push	{r7}
 800854a:	b085      	sub	sp, #20
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008550:	2300      	movs	r3, #0
 8008552:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	3301      	adds	r3, #1
 8008558:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008560:	d901      	bls.n	8008566 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008562:	2303      	movs	r3, #3
 8008564:	e018      	b.n	8008598 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	691b      	ldr	r3, [r3, #16]
 800856a:	2b00      	cmp	r3, #0
 800856c:	daf2      	bge.n	8008554 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800856e:	2300      	movs	r3, #0
 8008570:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2210      	movs	r2, #16
 8008576:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	3301      	adds	r3, #1
 800857c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008584:	d901      	bls.n	800858a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008586:	2303      	movs	r3, #3
 8008588:	e006      	b.n	8008598 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	691b      	ldr	r3, [r3, #16]
 800858e:	f003 0310 	and.w	r3, r3, #16
 8008592:	2b10      	cmp	r3, #16
 8008594:	d0f0      	beq.n	8008578 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008596:	2300      	movs	r3, #0
}
 8008598:	4618      	mov	r0, r3
 800859a:	3714      	adds	r7, #20
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b085      	sub	sp, #20
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	460b      	mov	r3, r1
 80085ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	78fb      	ldrb	r3, [r7, #3]
 80085be:	68f9      	ldr	r1, [r7, #12]
 80085c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80085c4:	4313      	orrs	r3, r2
 80085c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3714      	adds	r7, #20
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr

080085d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80085d6:	b480      	push	{r7}
 80085d8:	b085      	sub	sp, #20
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	68fa      	ldr	r2, [r7, #12]
 80085ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80085f0:	f023 0303 	bic.w	r3, r3, #3
 80085f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	68fa      	ldr	r2, [r7, #12]
 8008600:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008604:	f043 0302 	orr.w	r3, r3, #2
 8008608:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	4618      	mov	r0, r3
 800860e:	3714      	adds	r7, #20
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	695b      	ldr	r3, [r3, #20]
 8008624:	f003 0301 	and.w	r3, r3, #1
}
 8008628:	4618      	mov	r0, r3
 800862a:	370c      	adds	r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr

08008634 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800863c:	2300      	movs	r3, #0
 800863e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	3301      	adds	r3, #1
 8008644:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800864c:	d901      	bls.n	8008652 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800864e:	2303      	movs	r3, #3
 8008650:	e022      	b.n	8008698 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	2b00      	cmp	r3, #0
 8008658:	daf2      	bge.n	8008640 <USB_CoreReset+0xc>

  count = 10U;
 800865a:	230a      	movs	r3, #10
 800865c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800865e:	e002      	b.n	8008666 <USB_CoreReset+0x32>
  {
    count--;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	3b01      	subs	r3, #1
 8008664:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d1f9      	bne.n	8008660 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	691b      	ldr	r3, [r3, #16]
 8008670:	f043 0201 	orr.w	r2, r3, #1
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	3301      	adds	r3, #1
 800867c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008684:	d901      	bls.n	800868a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008686:	2303      	movs	r3, #3
 8008688:	e006      	b.n	8008698 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	f003 0301 	and.w	r3, r3, #1
 8008692:	2b01      	cmp	r3, #1
 8008694:	d0f0      	beq.n	8008678 <USB_CoreReset+0x44>

  return HAL_OK;
 8008696:	2300      	movs	r3, #0
}
 8008698:	4618      	mov	r0, r3
 800869a:	3714      	adds	r7, #20
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr

080086a4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80086a8:	4904      	ldr	r1, [pc, #16]	@ (80086bc <MX_FATFS_Init+0x18>)
 80086aa:	4805      	ldr	r0, [pc, #20]	@ (80086c0 <MX_FATFS_Init+0x1c>)
 80086ac:	f002 ff0a 	bl	800b4c4 <FATFS_LinkDriver>
 80086b0:	4603      	mov	r3, r0
 80086b2:	461a      	mov	r2, r3
 80086b4:	4b03      	ldr	r3, [pc, #12]	@ (80086c4 <MX_FATFS_Init+0x20>)
 80086b6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80086b8:	bf00      	nop
 80086ba:	bd80      	pop	{r7, pc}
 80086bc:	20008b90 	.word	0x20008b90
 80086c0:	0800c990 	.word	0x0800c990
 80086c4:	20008b8c 	.word	0x20008b8c

080086c8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80086c8:	b480      	push	{r7}
 80086ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80086cc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b082      	sub	sp, #8
 80086dc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80086de:	2300      	movs	r3, #0
 80086e0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80086e2:	f000 f896 	bl	8008812 <BSP_SD_IsDetected>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d001      	beq.n	80086f0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	e012      	b.n	8008716 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80086f0:	480b      	ldr	r0, [pc, #44]	@ (8008720 <BSP_SD_Init+0x48>)
 80086f2:	f7fb fb1f 	bl	8003d34 <HAL_SD_Init>
 80086f6:	4603      	mov	r3, r0
 80086f8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80086fa:	79fb      	ldrb	r3, [r7, #7]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d109      	bne.n	8008714 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8008700:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008704:	4806      	ldr	r0, [pc, #24]	@ (8008720 <BSP_SD_Init+0x48>)
 8008706:	f7fc f8cf 	bl	80048a8 <HAL_SD_ConfigWideBusOperation>
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d001      	beq.n	8008714 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8008714:	79fb      	ldrb	r3, [r7, #7]
}
 8008716:	4618      	mov	r0, r3
 8008718:	3708      	adds	r7, #8
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	20000088 	.word	0x20000088

08008724 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b086      	sub	sp, #24
 8008728:	af00      	add	r7, sp, #0
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008730:	2300      	movs	r3, #0
 8008732:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	68ba      	ldr	r2, [r7, #8]
 8008738:	68f9      	ldr	r1, [r7, #12]
 800873a:	4806      	ldr	r0, [pc, #24]	@ (8008754 <BSP_SD_ReadBlocks_DMA+0x30>)
 800873c:	f7fb fba2 	bl	8003e84 <HAL_SD_ReadBlocks_DMA>
 8008740:	4603      	mov	r3, r0
 8008742:	2b00      	cmp	r3, #0
 8008744:	d001      	beq.n	800874a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8008746:	2301      	movs	r3, #1
 8008748:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800874a:	7dfb      	ldrb	r3, [r7, #23]
}
 800874c:	4618      	mov	r0, r3
 800874e:	3718      	adds	r7, #24
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}
 8008754:	20000088 	.word	0x20000088

08008758 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b086      	sub	sp, #24
 800875c:	af00      	add	r7, sp, #0
 800875e:	60f8      	str	r0, [r7, #12]
 8008760:	60b9      	str	r1, [r7, #8]
 8008762:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008764:	2300      	movs	r3, #0
 8008766:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	68ba      	ldr	r2, [r7, #8]
 800876c:	68f9      	ldr	r1, [r7, #12]
 800876e:	4806      	ldr	r0, [pc, #24]	@ (8008788 <BSP_SD_WriteBlocks_DMA+0x30>)
 8008770:	f7fb fc68 	bl	8004044 <HAL_SD_WriteBlocks_DMA>
 8008774:	4603      	mov	r3, r0
 8008776:	2b00      	cmp	r3, #0
 8008778:	d001      	beq.n	800877e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800877e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008780:	4618      	mov	r0, r3
 8008782:	3718      	adds	r7, #24
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}
 8008788:	20000088 	.word	0x20000088

0800878c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008790:	4805      	ldr	r0, [pc, #20]	@ (80087a8 <BSP_SD_GetCardState+0x1c>)
 8008792:	f7fc f923 	bl	80049dc <HAL_SD_GetCardState>
 8008796:	4603      	mov	r3, r0
 8008798:	2b04      	cmp	r3, #4
 800879a:	bf14      	ite	ne
 800879c:	2301      	movne	r3, #1
 800879e:	2300      	moveq	r3, #0
 80087a0:	b2db      	uxtb	r3, r3
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	20000088 	.word	0x20000088

080087ac <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b082      	sub	sp, #8
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80087b4:	6879      	ldr	r1, [r7, #4]
 80087b6:	4803      	ldr	r0, [pc, #12]	@ (80087c4 <BSP_SD_GetCardInfo+0x18>)
 80087b8:	f7fc f84a 	bl	8004850 <HAL_SD_GetCardInfo>
}
 80087bc:	bf00      	nop
 80087be:	3708      	adds	r7, #8
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}
 80087c4:	20000088 	.word	0x20000088

080087c8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b082      	sub	sp, #8
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80087d0:	f000 f818 	bl	8008804 <BSP_SD_AbortCallback>
}
 80087d4:	bf00      	nop
 80087d6:	3708      	adds	r7, #8
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}

080087dc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b082      	sub	sp, #8
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80087e4:	f000 f9a8 	bl	8008b38 <BSP_SD_WriteCpltCallback>
}
 80087e8:	bf00      	nop
 80087ea:	3708      	adds	r7, #8
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80087f8:	f000 f9aa 	bl	8008b50 <BSP_SD_ReadCpltCallback>
}
 80087fc:	bf00      	nop
 80087fe:	3708      	adds	r7, #8
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8008804:	b480      	push	{r7}
 8008806:	af00      	add	r7, sp, #0

}
 8008808:	bf00      	nop
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr

08008812 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008812:	b580      	push	{r7, lr}
 8008814:	b082      	sub	sp, #8
 8008816:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008818:	2301      	movs	r3, #1
 800881a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800881c:	f000 f80c 	bl	8008838 <BSP_PlatformIsDetected>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d101      	bne.n	800882a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8008826:	2300      	movs	r3, #0
 8008828:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800882a:	79fb      	ldrb	r3, [r7, #7]
 800882c:	b2db      	uxtb	r3, r3
}
 800882e:	4618      	mov	r0, r3
 8008830:	3708      	adds	r7, #8
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
	...

08008838 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800883e:	2301      	movs	r3, #1
 8008840:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8008842:	2108      	movs	r1, #8
 8008844:	4806      	ldr	r0, [pc, #24]	@ (8008860 <BSP_PlatformIsDetected+0x28>)
 8008846:	f7f9 fff7 	bl	8002838 <HAL_GPIO_ReadPin>
 800884a:	4603      	mov	r3, r0
 800884c:	2b00      	cmp	r3, #0
 800884e:	d001      	beq.n	8008854 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8008850:	2300      	movs	r3, #0
 8008852:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8008854:	79fb      	ldrb	r3, [r7, #7]
}
 8008856:	4618      	mov	r0, r3
 8008858:	3708      	adds	r7, #8
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}
 800885e:	bf00      	nop
 8008860:	40020000 	.word	0x40020000

08008864 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b084      	sub	sp, #16
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800886c:	f7f9 f900 	bl	8001a70 <HAL_GetTick>
 8008870:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8008872:	e006      	b.n	8008882 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008874:	f7ff ff8a 	bl	800878c <BSP_SD_GetCardState>
 8008878:	4603      	mov	r3, r0
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800887e:	2300      	movs	r3, #0
 8008880:	e009      	b.n	8008896 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8008882:	f7f9 f8f5 	bl	8001a70 <HAL_GetTick>
 8008886:	4602      	mov	r2, r0
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	1ad3      	subs	r3, r2, r3
 800888c:	687a      	ldr	r2, [r7, #4]
 800888e:	429a      	cmp	r2, r3
 8008890:	d8f0      	bhi.n	8008874 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8008892:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8008896:	4618      	mov	r0, r3
 8008898:	3710      	adds	r7, #16
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
	...

080088a0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b082      	sub	sp, #8
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	4603      	mov	r3, r0
 80088a8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80088aa:	4b0b      	ldr	r3, [pc, #44]	@ (80088d8 <SD_CheckStatus+0x38>)
 80088ac:	2201      	movs	r2, #1
 80088ae:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80088b0:	f7ff ff6c 	bl	800878c <BSP_SD_GetCardState>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d107      	bne.n	80088ca <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80088ba:	4b07      	ldr	r3, [pc, #28]	@ (80088d8 <SD_CheckStatus+0x38>)
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	f023 0301 	bic.w	r3, r3, #1
 80088c4:	b2da      	uxtb	r2, r3
 80088c6:	4b04      	ldr	r3, [pc, #16]	@ (80088d8 <SD_CheckStatus+0x38>)
 80088c8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80088ca:	4b03      	ldr	r3, [pc, #12]	@ (80088d8 <SD_CheckStatus+0x38>)
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	b2db      	uxtb	r3, r3
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3708      	adds	r7, #8
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	2000000d 	.word	0x2000000d

080088dc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	4603      	mov	r3, r0
 80088e4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80088e6:	f7ff fef7 	bl	80086d8 <BSP_SD_Init>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d107      	bne.n	8008900 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80088f0:	79fb      	ldrb	r3, [r7, #7]
 80088f2:	4618      	mov	r0, r3
 80088f4:	f7ff ffd4 	bl	80088a0 <SD_CheckStatus>
 80088f8:	4603      	mov	r3, r0
 80088fa:	461a      	mov	r2, r3
 80088fc:	4b04      	ldr	r3, [pc, #16]	@ (8008910 <SD_initialize+0x34>)
 80088fe:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8008900:	4b03      	ldr	r3, [pc, #12]	@ (8008910 <SD_initialize+0x34>)
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	b2db      	uxtb	r3, r3
}
 8008906:	4618      	mov	r0, r3
 8008908:	3708      	adds	r7, #8
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	2000000d 	.word	0x2000000d

08008914 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	4603      	mov	r3, r0
 800891c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800891e:	79fb      	ldrb	r3, [r7, #7]
 8008920:	4618      	mov	r0, r3
 8008922:	f7ff ffbd 	bl	80088a0 <SD_CheckStatus>
 8008926:	4603      	mov	r3, r0
}
 8008928:	4618      	mov	r0, r3
 800892a:	3708      	adds	r7, #8
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b086      	sub	sp, #24
 8008934:	af00      	add	r7, sp, #0
 8008936:	60b9      	str	r1, [r7, #8]
 8008938:	607a      	str	r2, [r7, #4]
 800893a:	603b      	str	r3, [r7, #0]
 800893c:	4603      	mov	r3, r0
 800893e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008940:	2301      	movs	r3, #1
 8008942:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008944:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008948:	f7ff ff8c 	bl	8008864 <SD_CheckStatusWithTimeout>
 800894c:	4603      	mov	r3, r0
 800894e:	2b00      	cmp	r3, #0
 8008950:	da01      	bge.n	8008956 <SD_read+0x26>
  {
    return res;
 8008952:	7dfb      	ldrb	r3, [r7, #23]
 8008954:	e03b      	b.n	80089ce <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8008956:	683a      	ldr	r2, [r7, #0]
 8008958:	6879      	ldr	r1, [r7, #4]
 800895a:	68b8      	ldr	r0, [r7, #8]
 800895c:	f7ff fee2 	bl	8008724 <BSP_SD_ReadBlocks_DMA>
 8008960:	4603      	mov	r3, r0
 8008962:	2b00      	cmp	r3, #0
 8008964:	d132      	bne.n	80089cc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8008966:	4b1c      	ldr	r3, [pc, #112]	@ (80089d8 <SD_read+0xa8>)
 8008968:	2200      	movs	r2, #0
 800896a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800896c:	f7f9 f880 	bl	8001a70 <HAL_GetTick>
 8008970:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8008972:	bf00      	nop
 8008974:	4b18      	ldr	r3, [pc, #96]	@ (80089d8 <SD_read+0xa8>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d108      	bne.n	800898e <SD_read+0x5e>
 800897c:	f7f9 f878 	bl	8001a70 <HAL_GetTick>
 8008980:	4602      	mov	r2, r0
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	1ad3      	subs	r3, r2, r3
 8008986:	f247 522f 	movw	r2, #29999	@ 0x752f
 800898a:	4293      	cmp	r3, r2
 800898c:	d9f2      	bls.n	8008974 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800898e:	4b12      	ldr	r3, [pc, #72]	@ (80089d8 <SD_read+0xa8>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d102      	bne.n	800899c <SD_read+0x6c>
      {
        res = RES_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	75fb      	strb	r3, [r7, #23]
 800899a:	e017      	b.n	80089cc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800899c:	4b0e      	ldr	r3, [pc, #56]	@ (80089d8 <SD_read+0xa8>)
 800899e:	2200      	movs	r2, #0
 80089a0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80089a2:	f7f9 f865 	bl	8001a70 <HAL_GetTick>
 80089a6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80089a8:	e007      	b.n	80089ba <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80089aa:	f7ff feef 	bl	800878c <BSP_SD_GetCardState>
 80089ae:	4603      	mov	r3, r0
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d102      	bne.n	80089ba <SD_read+0x8a>
          {
            res = RES_OK;
 80089b4:	2300      	movs	r3, #0
 80089b6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80089b8:	e008      	b.n	80089cc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80089ba:	f7f9 f859 	bl	8001a70 <HAL_GetTick>
 80089be:	4602      	mov	r2, r0
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	1ad3      	subs	r3, r2, r3
 80089c4:	f247 522f 	movw	r2, #29999	@ 0x752f
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d9ee      	bls.n	80089aa <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80089cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3718      	adds	r7, #24
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	20008b98 	.word	0x20008b98

080089dc <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b086      	sub	sp, #24
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60b9      	str	r1, [r7, #8]
 80089e4:	607a      	str	r2, [r7, #4]
 80089e6:	603b      	str	r3, [r7, #0]
 80089e8:	4603      	mov	r3, r0
 80089ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80089f0:	4b24      	ldr	r3, [pc, #144]	@ (8008a84 <SD_write+0xa8>)
 80089f2:	2200      	movs	r2, #0
 80089f4:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80089f6:	f247 5030 	movw	r0, #30000	@ 0x7530
 80089fa:	f7ff ff33 	bl	8008864 <SD_CheckStatusWithTimeout>
 80089fe:	4603      	mov	r3, r0
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	da01      	bge.n	8008a08 <SD_write+0x2c>
  {
    return res;
 8008a04:	7dfb      	ldrb	r3, [r7, #23]
 8008a06:	e038      	b.n	8008a7a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8008a08:	683a      	ldr	r2, [r7, #0]
 8008a0a:	6879      	ldr	r1, [r7, #4]
 8008a0c:	68b8      	ldr	r0, [r7, #8]
 8008a0e:	f7ff fea3 	bl	8008758 <BSP_SD_WriteBlocks_DMA>
 8008a12:	4603      	mov	r3, r0
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d12f      	bne.n	8008a78 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8008a18:	f7f9 f82a 	bl	8001a70 <HAL_GetTick>
 8008a1c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8008a1e:	bf00      	nop
 8008a20:	4b18      	ldr	r3, [pc, #96]	@ (8008a84 <SD_write+0xa8>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d108      	bne.n	8008a3a <SD_write+0x5e>
 8008a28:	f7f9 f822 	bl	8001a70 <HAL_GetTick>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d9f2      	bls.n	8008a20 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8008a3a:	4b12      	ldr	r3, [pc, #72]	@ (8008a84 <SD_write+0xa8>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d102      	bne.n	8008a48 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	75fb      	strb	r3, [r7, #23]
 8008a46:	e017      	b.n	8008a78 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8008a48:	4b0e      	ldr	r3, [pc, #56]	@ (8008a84 <SD_write+0xa8>)
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8008a4e:	f7f9 f80f 	bl	8001a70 <HAL_GetTick>
 8008a52:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008a54:	e007      	b.n	8008a66 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008a56:	f7ff fe99 	bl	800878c <BSP_SD_GetCardState>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d102      	bne.n	8008a66 <SD_write+0x8a>
          {
            res = RES_OK;
 8008a60:	2300      	movs	r3, #0
 8008a62:	75fb      	strb	r3, [r7, #23]
            break;
 8008a64:	e008      	b.n	8008a78 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008a66:	f7f9 f803 	bl	8001a70 <HAL_GetTick>
 8008a6a:	4602      	mov	r2, r0
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	1ad3      	subs	r3, r2, r3
 8008a70:	f247 522f 	movw	r2, #29999	@ 0x752f
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d9ee      	bls.n	8008a56 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8008a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3718      	adds	r7, #24
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
 8008a82:	bf00      	nop
 8008a84:	20008b94 	.word	0x20008b94

08008a88 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b08c      	sub	sp, #48	@ 0x30
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	4603      	mov	r3, r0
 8008a90:	603a      	str	r2, [r7, #0]
 8008a92:	71fb      	strb	r3, [r7, #7]
 8008a94:	460b      	mov	r3, r1
 8008a96:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008a98:	2301      	movs	r3, #1
 8008a9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008a9e:	4b25      	ldr	r3, [pc, #148]	@ (8008b34 <SD_ioctl+0xac>)
 8008aa0:	781b      	ldrb	r3, [r3, #0]
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	f003 0301 	and.w	r3, r3, #1
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d001      	beq.n	8008ab0 <SD_ioctl+0x28>
 8008aac:	2303      	movs	r3, #3
 8008aae:	e03c      	b.n	8008b2a <SD_ioctl+0xa2>

  switch (cmd)
 8008ab0:	79bb      	ldrb	r3, [r7, #6]
 8008ab2:	2b03      	cmp	r3, #3
 8008ab4:	d834      	bhi.n	8008b20 <SD_ioctl+0x98>
 8008ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8008abc <SD_ioctl+0x34>)
 8008ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008abc:	08008acd 	.word	0x08008acd
 8008ac0:	08008ad5 	.word	0x08008ad5
 8008ac4:	08008aed 	.word	0x08008aed
 8008ac8:	08008b07 	.word	0x08008b07
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008acc:	2300      	movs	r3, #0
 8008ace:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008ad2:	e028      	b.n	8008b26 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008ad4:	f107 030c 	add.w	r3, r7, #12
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f7ff fe67 	bl	80087ac <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008aea:	e01c      	b.n	8008b26 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008aec:	f107 030c 	add.w	r3, r7, #12
 8008af0:	4618      	mov	r0, r3
 8008af2:	f7ff fe5b 	bl	80087ac <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008af8:	b29a      	uxth	r2, r3
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8008afe:	2300      	movs	r3, #0
 8008b00:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008b04:	e00f      	b.n	8008b26 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008b06:	f107 030c 	add.w	r3, r7, #12
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f7ff fe4e 	bl	80087ac <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b12:	0a5a      	lsrs	r2, r3, #9
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008b1e:	e002      	b.n	8008b26 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008b20:	2304      	movs	r3, #4
 8008b22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8008b26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3730      	adds	r7, #48	@ 0x30
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}
 8008b32:	bf00      	nop
 8008b34:	2000000d 	.word	0x2000000d

08008b38 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8008b3c:	4b03      	ldr	r3, [pc, #12]	@ (8008b4c <BSP_SD_WriteCpltCallback+0x14>)
 8008b3e:	2201      	movs	r2, #1
 8008b40:	601a      	str	r2, [r3, #0]
}
 8008b42:	bf00      	nop
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr
 8008b4c:	20008b94 	.word	0x20008b94

08008b50 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8008b50:	b480      	push	{r7}
 8008b52:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8008b54:	4b03      	ldr	r3, [pc, #12]	@ (8008b64 <BSP_SD_ReadCpltCallback+0x14>)
 8008b56:	2201      	movs	r2, #1
 8008b58:	601a      	str	r2, [r3, #0]
}
 8008b5a:	bf00      	nop
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr
 8008b64:	20008b98 	.word	0x20008b98

08008b68 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	4603      	mov	r3, r0
 8008b70:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008b72:	79fb      	ldrb	r3, [r7, #7]
 8008b74:	4a08      	ldr	r2, [pc, #32]	@ (8008b98 <disk_status+0x30>)
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	4413      	add	r3, r2
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	79fa      	ldrb	r2, [r7, #7]
 8008b80:	4905      	ldr	r1, [pc, #20]	@ (8008b98 <disk_status+0x30>)
 8008b82:	440a      	add	r2, r1
 8008b84:	7a12      	ldrb	r2, [r2, #8]
 8008b86:	4610      	mov	r0, r2
 8008b88:	4798      	blx	r3
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008b8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	20008bc4 	.word	0x20008bc4

08008b9c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b084      	sub	sp, #16
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008baa:	79fb      	ldrb	r3, [r7, #7]
 8008bac:	4a0e      	ldr	r2, [pc, #56]	@ (8008be8 <disk_initialize+0x4c>)
 8008bae:	5cd3      	ldrb	r3, [r2, r3]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d114      	bne.n	8008bde <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008bb4:	79fb      	ldrb	r3, [r7, #7]
 8008bb6:	4a0c      	ldr	r2, [pc, #48]	@ (8008be8 <disk_initialize+0x4c>)
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	4413      	add	r3, r2
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	79fa      	ldrb	r2, [r7, #7]
 8008bc2:	4909      	ldr	r1, [pc, #36]	@ (8008be8 <disk_initialize+0x4c>)
 8008bc4:	440a      	add	r2, r1
 8008bc6:	7a12      	ldrb	r2, [r2, #8]
 8008bc8:	4610      	mov	r0, r2
 8008bca:	4798      	blx	r3
 8008bcc:	4603      	mov	r3, r0
 8008bce:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8008bd0:	7bfb      	ldrb	r3, [r7, #15]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d103      	bne.n	8008bde <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8008bd6:	79fb      	ldrb	r3, [r7, #7]
 8008bd8:	4a03      	ldr	r2, [pc, #12]	@ (8008be8 <disk_initialize+0x4c>)
 8008bda:	2101      	movs	r1, #1
 8008bdc:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8008bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}
 8008be8:	20008bc4 	.word	0x20008bc4

08008bec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008bec:	b590      	push	{r4, r7, lr}
 8008bee:	b087      	sub	sp, #28
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	60b9      	str	r1, [r7, #8]
 8008bf4:	607a      	str	r2, [r7, #4]
 8008bf6:	603b      	str	r3, [r7, #0]
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008bfc:	7bfb      	ldrb	r3, [r7, #15]
 8008bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8008c28 <disk_read+0x3c>)
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	4413      	add	r3, r2
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	689c      	ldr	r4, [r3, #8]
 8008c08:	7bfb      	ldrb	r3, [r7, #15]
 8008c0a:	4a07      	ldr	r2, [pc, #28]	@ (8008c28 <disk_read+0x3c>)
 8008c0c:	4413      	add	r3, r2
 8008c0e:	7a18      	ldrb	r0, [r3, #8]
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	68b9      	ldr	r1, [r7, #8]
 8008c16:	47a0      	blx	r4
 8008c18:	4603      	mov	r3, r0
 8008c1a:	75fb      	strb	r3, [r7, #23]
  return res;
 8008c1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	371c      	adds	r7, #28
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd90      	pop	{r4, r7, pc}
 8008c26:	bf00      	nop
 8008c28:	20008bc4 	.word	0x20008bc4

08008c2c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008c2c:	b590      	push	{r4, r7, lr}
 8008c2e:	b087      	sub	sp, #28
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	60b9      	str	r1, [r7, #8]
 8008c34:	607a      	str	r2, [r7, #4]
 8008c36:	603b      	str	r3, [r7, #0]
 8008c38:	4603      	mov	r3, r0
 8008c3a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008c3c:	7bfb      	ldrb	r3, [r7, #15]
 8008c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8008c68 <disk_write+0x3c>)
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	4413      	add	r3, r2
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	68dc      	ldr	r4, [r3, #12]
 8008c48:	7bfb      	ldrb	r3, [r7, #15]
 8008c4a:	4a07      	ldr	r2, [pc, #28]	@ (8008c68 <disk_write+0x3c>)
 8008c4c:	4413      	add	r3, r2
 8008c4e:	7a18      	ldrb	r0, [r3, #8]
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	68b9      	ldr	r1, [r7, #8]
 8008c56:	47a0      	blx	r4
 8008c58:	4603      	mov	r3, r0
 8008c5a:	75fb      	strb	r3, [r7, #23]
  return res;
 8008c5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	371c      	adds	r7, #28
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd90      	pop	{r4, r7, pc}
 8008c66:	bf00      	nop
 8008c68:	20008bc4 	.word	0x20008bc4

08008c6c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	4603      	mov	r3, r0
 8008c74:	603a      	str	r2, [r7, #0]
 8008c76:	71fb      	strb	r3, [r7, #7]
 8008c78:	460b      	mov	r3, r1
 8008c7a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008c7c:	79fb      	ldrb	r3, [r7, #7]
 8008c7e:	4a09      	ldr	r2, [pc, #36]	@ (8008ca4 <disk_ioctl+0x38>)
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4413      	add	r3, r2
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	691b      	ldr	r3, [r3, #16]
 8008c88:	79fa      	ldrb	r2, [r7, #7]
 8008c8a:	4906      	ldr	r1, [pc, #24]	@ (8008ca4 <disk_ioctl+0x38>)
 8008c8c:	440a      	add	r2, r1
 8008c8e:	7a10      	ldrb	r0, [r2, #8]
 8008c90:	79b9      	ldrb	r1, [r7, #6]
 8008c92:	683a      	ldr	r2, [r7, #0]
 8008c94:	4798      	blx	r3
 8008c96:	4603      	mov	r3, r0
 8008c98:	73fb      	strb	r3, [r7, #15]
  return res;
 8008c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	20008bc4 	.word	0x20008bc4

08008ca8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b085      	sub	sp, #20
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008cb8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008cbc:	021b      	lsls	r3, r3, #8
 8008cbe:	b21a      	sxth	r2, r3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	b21b      	sxth	r3, r3
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	b21b      	sxth	r3, r3
 8008cca:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008ccc:	89fb      	ldrh	r3, [r7, #14]
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3714      	adds	r7, #20
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr

08008cda <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008cda:	b480      	push	{r7}
 8008cdc:	b085      	sub	sp, #20
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	3303      	adds	r3, #3
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	021b      	lsls	r3, r3, #8
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	3202      	adds	r2, #2
 8008cf2:	7812      	ldrb	r2, [r2, #0]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	021b      	lsls	r3, r3, #8
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	3201      	adds	r2, #1
 8008d00:	7812      	ldrb	r2, [r2, #0]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	021b      	lsls	r3, r3, #8
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	7812      	ldrb	r2, [r2, #0]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	60fb      	str	r3, [r7, #12]
	return rv;
 8008d12:	68fb      	ldr	r3, [r7, #12]
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3714      	adds	r7, #20
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	460b      	mov	r3, r1
 8008d2a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	1c5a      	adds	r2, r3, #1
 8008d30:	607a      	str	r2, [r7, #4]
 8008d32:	887a      	ldrh	r2, [r7, #2]
 8008d34:	b2d2      	uxtb	r2, r2
 8008d36:	701a      	strb	r2, [r3, #0]
 8008d38:	887b      	ldrh	r3, [r7, #2]
 8008d3a:	0a1b      	lsrs	r3, r3, #8
 8008d3c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	1c5a      	adds	r2, r3, #1
 8008d42:	607a      	str	r2, [r7, #4]
 8008d44:	887a      	ldrh	r2, [r7, #2]
 8008d46:	b2d2      	uxtb	r2, r2
 8008d48:	701a      	strb	r2, [r3, #0]
}
 8008d4a:	bf00      	nop
 8008d4c:	370c      	adds	r7, #12
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d54:	4770      	bx	lr

08008d56 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008d56:	b480      	push	{r7}
 8008d58:	b083      	sub	sp, #12
 8008d5a:	af00      	add	r7, sp, #0
 8008d5c:	6078      	str	r0, [r7, #4]
 8008d5e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	1c5a      	adds	r2, r3, #1
 8008d64:	607a      	str	r2, [r7, #4]
 8008d66:	683a      	ldr	r2, [r7, #0]
 8008d68:	b2d2      	uxtb	r2, r2
 8008d6a:	701a      	strb	r2, [r3, #0]
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	0a1b      	lsrs	r3, r3, #8
 8008d70:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	1c5a      	adds	r2, r3, #1
 8008d76:	607a      	str	r2, [r7, #4]
 8008d78:	683a      	ldr	r2, [r7, #0]
 8008d7a:	b2d2      	uxtb	r2, r2
 8008d7c:	701a      	strb	r2, [r3, #0]
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	0a1b      	lsrs	r3, r3, #8
 8008d82:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	1c5a      	adds	r2, r3, #1
 8008d88:	607a      	str	r2, [r7, #4]
 8008d8a:	683a      	ldr	r2, [r7, #0]
 8008d8c:	b2d2      	uxtb	r2, r2
 8008d8e:	701a      	strb	r2, [r3, #0]
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	0a1b      	lsrs	r3, r3, #8
 8008d94:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	1c5a      	adds	r2, r3, #1
 8008d9a:	607a      	str	r2, [r7, #4]
 8008d9c:	683a      	ldr	r2, [r7, #0]
 8008d9e:	b2d2      	uxtb	r2, r2
 8008da0:	701a      	strb	r2, [r3, #0]
}
 8008da2:	bf00      	nop
 8008da4:	370c      	adds	r7, #12
 8008da6:	46bd      	mov	sp, r7
 8008da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dac:	4770      	bx	lr

08008dae <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008dae:	b480      	push	{r7}
 8008db0:	b087      	sub	sp, #28
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	60f8      	str	r0, [r7, #12]
 8008db6:	60b9      	str	r1, [r7, #8]
 8008db8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d00d      	beq.n	8008de4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008dc8:	693a      	ldr	r2, [r7, #16]
 8008dca:	1c53      	adds	r3, r2, #1
 8008dcc:	613b      	str	r3, [r7, #16]
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	1c59      	adds	r1, r3, #1
 8008dd2:	6179      	str	r1, [r7, #20]
 8008dd4:	7812      	ldrb	r2, [r2, #0]
 8008dd6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	607b      	str	r3, [r7, #4]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1f1      	bne.n	8008dc8 <mem_cpy+0x1a>
	}
}
 8008de4:	bf00      	nop
 8008de6:	371c      	adds	r7, #28
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr

08008df0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008df0:	b480      	push	{r7}
 8008df2:	b087      	sub	sp, #28
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	60b9      	str	r1, [r7, #8]
 8008dfa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	1c5a      	adds	r2, r3, #1
 8008e04:	617a      	str	r2, [r7, #20]
 8008e06:	68ba      	ldr	r2, [r7, #8]
 8008e08:	b2d2      	uxtb	r2, r2
 8008e0a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	607b      	str	r3, [r7, #4]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d1f3      	bne.n	8008e00 <mem_set+0x10>
}
 8008e18:	bf00      	nop
 8008e1a:	bf00      	nop
 8008e1c:	371c      	adds	r7, #28
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr

08008e26 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008e26:	b480      	push	{r7}
 8008e28:	b089      	sub	sp, #36	@ 0x24
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	60f8      	str	r0, [r7, #12]
 8008e2e:	60b9      	str	r1, [r7, #8]
 8008e30:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	61fb      	str	r3, [r7, #28]
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008e3e:	69fb      	ldr	r3, [r7, #28]
 8008e40:	1c5a      	adds	r2, r3, #1
 8008e42:	61fa      	str	r2, [r7, #28]
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	4619      	mov	r1, r3
 8008e48:	69bb      	ldr	r3, [r7, #24]
 8008e4a:	1c5a      	adds	r2, r3, #1
 8008e4c:	61ba      	str	r2, [r7, #24]
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	1acb      	subs	r3, r1, r3
 8008e52:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	3b01      	subs	r3, #1
 8008e58:	607b      	str	r3, [r7, #4]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d002      	beq.n	8008e66 <mem_cmp+0x40>
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d0eb      	beq.n	8008e3e <mem_cmp+0x18>

	return r;
 8008e66:	697b      	ldr	r3, [r7, #20]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3724      	adds	r7, #36	@ 0x24
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008e7e:	e002      	b.n	8008e86 <chk_chr+0x12>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	3301      	adds	r3, #1
 8008e84:	607b      	str	r3, [r7, #4]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	781b      	ldrb	r3, [r3, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d005      	beq.n	8008e9a <chk_chr+0x26>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	461a      	mov	r2, r3
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d1f2      	bne.n	8008e80 <chk_chr+0xc>
	return *str;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	781b      	ldrb	r3, [r3, #0]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	370c      	adds	r7, #12
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr
	...

08008eac <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	60bb      	str	r3, [r7, #8]
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	60fb      	str	r3, [r7, #12]
 8008ebe:	e029      	b.n	8008f14 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008ec0:	4a27      	ldr	r2, [pc, #156]	@ (8008f60 <chk_lock+0xb4>)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	011b      	lsls	r3, r3, #4
 8008ec6:	4413      	add	r3, r2
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d01d      	beq.n	8008f0a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008ece:	4a24      	ldr	r2, [pc, #144]	@ (8008f60 <chk_lock+0xb4>)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	011b      	lsls	r3, r3, #4
 8008ed4:	4413      	add	r3, r2
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d116      	bne.n	8008f0e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008ee0:	4a1f      	ldr	r2, [pc, #124]	@ (8008f60 <chk_lock+0xb4>)
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	011b      	lsls	r3, r3, #4
 8008ee6:	4413      	add	r3, r2
 8008ee8:	3304      	adds	r3, #4
 8008eea:	681a      	ldr	r2, [r3, #0]
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d10c      	bne.n	8008f0e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008ef4:	4a1a      	ldr	r2, [pc, #104]	@ (8008f60 <chk_lock+0xb4>)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	011b      	lsls	r3, r3, #4
 8008efa:	4413      	add	r3, r2
 8008efc:	3308      	adds	r3, #8
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008f04:	429a      	cmp	r2, r3
 8008f06:	d102      	bne.n	8008f0e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008f08:	e007      	b.n	8008f1a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	3301      	adds	r3, #1
 8008f12:	60fb      	str	r3, [r7, #12]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d9d2      	bls.n	8008ec0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d109      	bne.n	8008f34 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d102      	bne.n	8008f2c <chk_lock+0x80>
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	2b02      	cmp	r3, #2
 8008f2a:	d101      	bne.n	8008f30 <chk_lock+0x84>
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	e010      	b.n	8008f52 <chk_lock+0xa6>
 8008f30:	2312      	movs	r3, #18
 8008f32:	e00e      	b.n	8008f52 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d108      	bne.n	8008f4c <chk_lock+0xa0>
 8008f3a:	4a09      	ldr	r2, [pc, #36]	@ (8008f60 <chk_lock+0xb4>)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	011b      	lsls	r3, r3, #4
 8008f40:	4413      	add	r3, r2
 8008f42:	330c      	adds	r3, #12
 8008f44:	881b      	ldrh	r3, [r3, #0]
 8008f46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f4a:	d101      	bne.n	8008f50 <chk_lock+0xa4>
 8008f4c:	2310      	movs	r3, #16
 8008f4e:	e000      	b.n	8008f52 <chk_lock+0xa6>
 8008f50:	2300      	movs	r3, #0
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3714      	adds	r7, #20
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr
 8008f5e:	bf00      	nop
 8008f60:	20008ba4 	.word	0x20008ba4

08008f64 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	607b      	str	r3, [r7, #4]
 8008f6e:	e002      	b.n	8008f76 <enq_lock+0x12>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	3301      	adds	r3, #1
 8008f74:	607b      	str	r3, [r7, #4]
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2b01      	cmp	r3, #1
 8008f7a:	d806      	bhi.n	8008f8a <enq_lock+0x26>
 8008f7c:	4a09      	ldr	r2, [pc, #36]	@ (8008fa4 <enq_lock+0x40>)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	011b      	lsls	r3, r3, #4
 8008f82:	4413      	add	r3, r2
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d1f2      	bne.n	8008f70 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2b02      	cmp	r3, #2
 8008f8e:	bf14      	ite	ne
 8008f90:	2301      	movne	r3, #1
 8008f92:	2300      	moveq	r3, #0
 8008f94:	b2db      	uxtb	r3, r3
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	370c      	adds	r7, #12
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	20008ba4 	.word	0x20008ba4

08008fa8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	60fb      	str	r3, [r7, #12]
 8008fb6:	e01f      	b.n	8008ff8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008fb8:	4a41      	ldr	r2, [pc, #260]	@ (80090c0 <inc_lock+0x118>)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	011b      	lsls	r3, r3, #4
 8008fbe:	4413      	add	r3, r2
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d113      	bne.n	8008ff2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008fca:	4a3d      	ldr	r2, [pc, #244]	@ (80090c0 <inc_lock+0x118>)
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	011b      	lsls	r3, r3, #4
 8008fd0:	4413      	add	r3, r2
 8008fd2:	3304      	adds	r3, #4
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d109      	bne.n	8008ff2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008fde:	4a38      	ldr	r2, [pc, #224]	@ (80090c0 <inc_lock+0x118>)
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	011b      	lsls	r3, r3, #4
 8008fe4:	4413      	add	r3, r2
 8008fe6:	3308      	adds	r3, #8
 8008fe8:	681a      	ldr	r2, [r3, #0]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d006      	beq.n	8009000 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	60fb      	str	r3, [r7, #12]
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	d9dc      	bls.n	8008fb8 <inc_lock+0x10>
 8008ffe:	e000      	b.n	8009002 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009000:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2b02      	cmp	r3, #2
 8009006:	d132      	bne.n	800906e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009008:	2300      	movs	r3, #0
 800900a:	60fb      	str	r3, [r7, #12]
 800900c:	e002      	b.n	8009014 <inc_lock+0x6c>
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	3301      	adds	r3, #1
 8009012:	60fb      	str	r3, [r7, #12]
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2b01      	cmp	r3, #1
 8009018:	d806      	bhi.n	8009028 <inc_lock+0x80>
 800901a:	4a29      	ldr	r2, [pc, #164]	@ (80090c0 <inc_lock+0x118>)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	011b      	lsls	r3, r3, #4
 8009020:	4413      	add	r3, r2
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d1f2      	bne.n	800900e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2b02      	cmp	r3, #2
 800902c:	d101      	bne.n	8009032 <inc_lock+0x8a>
 800902e:	2300      	movs	r3, #0
 8009030:	e040      	b.n	80090b4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681a      	ldr	r2, [r3, #0]
 8009036:	4922      	ldr	r1, [pc, #136]	@ (80090c0 <inc_lock+0x118>)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	011b      	lsls	r3, r3, #4
 800903c:	440b      	add	r3, r1
 800903e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	689a      	ldr	r2, [r3, #8]
 8009044:	491e      	ldr	r1, [pc, #120]	@ (80090c0 <inc_lock+0x118>)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	011b      	lsls	r3, r3, #4
 800904a:	440b      	add	r3, r1
 800904c:	3304      	adds	r3, #4
 800904e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	695a      	ldr	r2, [r3, #20]
 8009054:	491a      	ldr	r1, [pc, #104]	@ (80090c0 <inc_lock+0x118>)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	011b      	lsls	r3, r3, #4
 800905a:	440b      	add	r3, r1
 800905c:	3308      	adds	r3, #8
 800905e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009060:	4a17      	ldr	r2, [pc, #92]	@ (80090c0 <inc_lock+0x118>)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	011b      	lsls	r3, r3, #4
 8009066:	4413      	add	r3, r2
 8009068:	330c      	adds	r3, #12
 800906a:	2200      	movs	r2, #0
 800906c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d009      	beq.n	8009088 <inc_lock+0xe0>
 8009074:	4a12      	ldr	r2, [pc, #72]	@ (80090c0 <inc_lock+0x118>)
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	011b      	lsls	r3, r3, #4
 800907a:	4413      	add	r3, r2
 800907c:	330c      	adds	r3, #12
 800907e:	881b      	ldrh	r3, [r3, #0]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d001      	beq.n	8009088 <inc_lock+0xe0>
 8009084:	2300      	movs	r3, #0
 8009086:	e015      	b.n	80090b4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d108      	bne.n	80090a0 <inc_lock+0xf8>
 800908e:	4a0c      	ldr	r2, [pc, #48]	@ (80090c0 <inc_lock+0x118>)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	011b      	lsls	r3, r3, #4
 8009094:	4413      	add	r3, r2
 8009096:	330c      	adds	r3, #12
 8009098:	881b      	ldrh	r3, [r3, #0]
 800909a:	3301      	adds	r3, #1
 800909c:	b29a      	uxth	r2, r3
 800909e:	e001      	b.n	80090a4 <inc_lock+0xfc>
 80090a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80090a4:	4906      	ldr	r1, [pc, #24]	@ (80090c0 <inc_lock+0x118>)
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	011b      	lsls	r3, r3, #4
 80090aa:	440b      	add	r3, r1
 80090ac:	330c      	adds	r3, #12
 80090ae:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	3301      	adds	r3, #1
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr
 80090c0:	20008ba4 	.word	0x20008ba4

080090c4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b085      	sub	sp, #20
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	3b01      	subs	r3, #1
 80090d0:	607b      	str	r3, [r7, #4]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d825      	bhi.n	8009124 <dec_lock+0x60>
		n = Files[i].ctr;
 80090d8:	4a17      	ldr	r2, [pc, #92]	@ (8009138 <dec_lock+0x74>)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	011b      	lsls	r3, r3, #4
 80090de:	4413      	add	r3, r2
 80090e0:	330c      	adds	r3, #12
 80090e2:	881b      	ldrh	r3, [r3, #0]
 80090e4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80090e6:	89fb      	ldrh	r3, [r7, #14]
 80090e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090ec:	d101      	bne.n	80090f2 <dec_lock+0x2e>
 80090ee:	2300      	movs	r3, #0
 80090f0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80090f2:	89fb      	ldrh	r3, [r7, #14]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d002      	beq.n	80090fe <dec_lock+0x3a>
 80090f8:	89fb      	ldrh	r3, [r7, #14]
 80090fa:	3b01      	subs	r3, #1
 80090fc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80090fe:	4a0e      	ldr	r2, [pc, #56]	@ (8009138 <dec_lock+0x74>)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	011b      	lsls	r3, r3, #4
 8009104:	4413      	add	r3, r2
 8009106:	330c      	adds	r3, #12
 8009108:	89fa      	ldrh	r2, [r7, #14]
 800910a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800910c:	89fb      	ldrh	r3, [r7, #14]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d105      	bne.n	800911e <dec_lock+0x5a>
 8009112:	4a09      	ldr	r2, [pc, #36]	@ (8009138 <dec_lock+0x74>)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	011b      	lsls	r3, r3, #4
 8009118:	4413      	add	r3, r2
 800911a:	2200      	movs	r2, #0
 800911c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800911e:	2300      	movs	r3, #0
 8009120:	737b      	strb	r3, [r7, #13]
 8009122:	e001      	b.n	8009128 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009124:	2302      	movs	r3, #2
 8009126:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009128:	7b7b      	ldrb	r3, [r7, #13]
}
 800912a:	4618      	mov	r0, r3
 800912c:	3714      	adds	r7, #20
 800912e:	46bd      	mov	sp, r7
 8009130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009134:	4770      	bx	lr
 8009136:	bf00      	nop
 8009138:	20008ba4 	.word	0x20008ba4

0800913c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800913c:	b480      	push	{r7}
 800913e:	b085      	sub	sp, #20
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009144:	2300      	movs	r3, #0
 8009146:	60fb      	str	r3, [r7, #12]
 8009148:	e010      	b.n	800916c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800914a:	4a0d      	ldr	r2, [pc, #52]	@ (8009180 <clear_lock+0x44>)
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	011b      	lsls	r3, r3, #4
 8009150:	4413      	add	r3, r2
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	429a      	cmp	r2, r3
 8009158:	d105      	bne.n	8009166 <clear_lock+0x2a>
 800915a:	4a09      	ldr	r2, [pc, #36]	@ (8009180 <clear_lock+0x44>)
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	011b      	lsls	r3, r3, #4
 8009160:	4413      	add	r3, r2
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	3301      	adds	r3, #1
 800916a:	60fb      	str	r3, [r7, #12]
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2b01      	cmp	r3, #1
 8009170:	d9eb      	bls.n	800914a <clear_lock+0xe>
	}
}
 8009172:	bf00      	nop
 8009174:	bf00      	nop
 8009176:	3714      	adds	r7, #20
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr
 8009180:	20008ba4 	.word	0x20008ba4

08009184 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b086      	sub	sp, #24
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800918c:	2300      	movs	r3, #0
 800918e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	78db      	ldrb	r3, [r3, #3]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d034      	beq.n	8009202 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800919c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	7858      	ldrb	r0, [r3, #1]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80091a8:	2301      	movs	r3, #1
 80091aa:	697a      	ldr	r2, [r7, #20]
 80091ac:	f7ff fd3e 	bl	8008c2c <disk_write>
 80091b0:	4603      	mov	r3, r0
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d002      	beq.n	80091bc <sync_window+0x38>
			res = FR_DISK_ERR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	73fb      	strb	r3, [r7, #15]
 80091ba:	e022      	b.n	8009202 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2200      	movs	r2, #0
 80091c0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091c6:	697a      	ldr	r2, [r7, #20]
 80091c8:	1ad2      	subs	r2, r2, r3
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6a1b      	ldr	r3, [r3, #32]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d217      	bcs.n	8009202 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	789b      	ldrb	r3, [r3, #2]
 80091d6:	613b      	str	r3, [r7, #16]
 80091d8:	e010      	b.n	80091fc <sync_window+0x78>
					wsect += fs->fsize;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	697a      	ldr	r2, [r7, #20]
 80091e0:	4413      	add	r3, r2
 80091e2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	7858      	ldrb	r0, [r3, #1]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80091ee:	2301      	movs	r3, #1
 80091f0:	697a      	ldr	r2, [r7, #20]
 80091f2:	f7ff fd1b 	bl	8008c2c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	3b01      	subs	r3, #1
 80091fa:	613b      	str	r3, [r7, #16]
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d8eb      	bhi.n	80091da <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009202:	7bfb      	ldrb	r3, [r7, #15]
}
 8009204:	4618      	mov	r0, r3
 8009206:	3718      	adds	r7, #24
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}

0800920c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009216:	2300      	movs	r3, #0
 8009218:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800921e:	683a      	ldr	r2, [r7, #0]
 8009220:	429a      	cmp	r2, r3
 8009222:	d01b      	beq.n	800925c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f7ff ffad 	bl	8009184 <sync_window>
 800922a:	4603      	mov	r3, r0
 800922c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800922e:	7bfb      	ldrb	r3, [r7, #15]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d113      	bne.n	800925c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	7858      	ldrb	r0, [r3, #1]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800923e:	2301      	movs	r3, #1
 8009240:	683a      	ldr	r2, [r7, #0]
 8009242:	f7ff fcd3 	bl	8008bec <disk_read>
 8009246:	4603      	mov	r3, r0
 8009248:	2b00      	cmp	r3, #0
 800924a:	d004      	beq.n	8009256 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800924c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009250:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009252:	2301      	movs	r3, #1
 8009254:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800925c:	7bfb      	ldrb	r3, [r7, #15]
}
 800925e:	4618      	mov	r0, r3
 8009260:	3710      	adds	r7, #16
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
	...

08009268 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b084      	sub	sp, #16
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7ff ff87 	bl	8009184 <sync_window>
 8009276:	4603      	mov	r3, r0
 8009278:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800927a:	7bfb      	ldrb	r3, [r7, #15]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d159      	bne.n	8009334 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	2b03      	cmp	r3, #3
 8009286:	d149      	bne.n	800931c <sync_fs+0xb4>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	791b      	ldrb	r3, [r3, #4]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d145      	bne.n	800931c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	899b      	ldrh	r3, [r3, #12]
 800929a:	461a      	mov	r2, r3
 800929c:	2100      	movs	r1, #0
 800929e:	f7ff fda7 	bl	8008df0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	3338      	adds	r3, #56	@ 0x38
 80092a6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80092aa:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80092ae:	4618      	mov	r0, r3
 80092b0:	f7ff fd36 	bl	8008d20 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	3338      	adds	r3, #56	@ 0x38
 80092b8:	4921      	ldr	r1, [pc, #132]	@ (8009340 <sync_fs+0xd8>)
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7ff fd4b 	bl	8008d56 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	3338      	adds	r3, #56	@ 0x38
 80092c4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80092c8:	491e      	ldr	r1, [pc, #120]	@ (8009344 <sync_fs+0xdc>)
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7ff fd43 	bl	8008d56 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	3338      	adds	r3, #56	@ 0x38
 80092d4:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	699b      	ldr	r3, [r3, #24]
 80092dc:	4619      	mov	r1, r3
 80092de:	4610      	mov	r0, r2
 80092e0:	f7ff fd39 	bl	8008d56 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	3338      	adds	r3, #56	@ 0x38
 80092e8:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	695b      	ldr	r3, [r3, #20]
 80092f0:	4619      	mov	r1, r3
 80092f2:	4610      	mov	r0, r2
 80092f4:	f7ff fd2f 	bl	8008d56 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092fc:	1c5a      	adds	r2, r3, #1
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	7858      	ldrb	r0, [r3, #1]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009310:	2301      	movs	r3, #1
 8009312:	f7ff fc8b 	bl	8008c2c <disk_write>
			fs->fsi_flag = 0;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	785b      	ldrb	r3, [r3, #1]
 8009320:	2200      	movs	r2, #0
 8009322:	2100      	movs	r1, #0
 8009324:	4618      	mov	r0, r3
 8009326:	f7ff fca1 	bl	8008c6c <disk_ioctl>
 800932a:	4603      	mov	r3, r0
 800932c:	2b00      	cmp	r3, #0
 800932e:	d001      	beq.n	8009334 <sync_fs+0xcc>
 8009330:	2301      	movs	r3, #1
 8009332:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009334:	7bfb      	ldrb	r3, [r7, #15]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3710      	adds	r7, #16
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	41615252 	.word	0x41615252
 8009344:	61417272 	.word	0x61417272

08009348 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009348:	b480      	push	{r7}
 800934a:	b083      	sub	sp, #12
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	3b02      	subs	r3, #2
 8009356:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	69db      	ldr	r3, [r3, #28]
 800935c:	3b02      	subs	r3, #2
 800935e:	683a      	ldr	r2, [r7, #0]
 8009360:	429a      	cmp	r2, r3
 8009362:	d301      	bcc.n	8009368 <clust2sect+0x20>
 8009364:	2300      	movs	r3, #0
 8009366:	e008      	b.n	800937a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	895b      	ldrh	r3, [r3, #10]
 800936c:	461a      	mov	r2, r3
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	fb03 f202 	mul.w	r2, r3, r2
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009378:	4413      	add	r3, r2
}
 800937a:	4618      	mov	r0, r3
 800937c:	370c      	adds	r7, #12
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr

08009386 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009386:	b580      	push	{r7, lr}
 8009388:	b086      	sub	sp, #24
 800938a:	af00      	add	r7, sp, #0
 800938c:	6078      	str	r0, [r7, #4]
 800938e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	2b01      	cmp	r3, #1
 800939a:	d904      	bls.n	80093a6 <get_fat+0x20>
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	69db      	ldr	r3, [r3, #28]
 80093a0:	683a      	ldr	r2, [r7, #0]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d302      	bcc.n	80093ac <get_fat+0x26>
		val = 1;	/* Internal error */
 80093a6:	2301      	movs	r3, #1
 80093a8:	617b      	str	r3, [r7, #20]
 80093aa:	e0ba      	b.n	8009522 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80093ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80093b0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	781b      	ldrb	r3, [r3, #0]
 80093b6:	2b03      	cmp	r3, #3
 80093b8:	f000 8082 	beq.w	80094c0 <get_fat+0x13a>
 80093bc:	2b03      	cmp	r3, #3
 80093be:	f300 80a6 	bgt.w	800950e <get_fat+0x188>
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d002      	beq.n	80093cc <get_fat+0x46>
 80093c6:	2b02      	cmp	r3, #2
 80093c8:	d055      	beq.n	8009476 <get_fat+0xf0>
 80093ca:	e0a0      	b.n	800950e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	60fb      	str	r3, [r7, #12]
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	085b      	lsrs	r3, r3, #1
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	4413      	add	r3, r2
 80093d8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	899b      	ldrh	r3, [r3, #12]
 80093e2:	4619      	mov	r1, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80093ea:	4413      	add	r3, r2
 80093ec:	4619      	mov	r1, r3
 80093ee:	6938      	ldr	r0, [r7, #16]
 80093f0:	f7ff ff0c 	bl	800920c <move_window>
 80093f4:	4603      	mov	r3, r0
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f040 808c 	bne.w	8009514 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	1c5a      	adds	r2, r3, #1
 8009400:	60fa      	str	r2, [r7, #12]
 8009402:	693a      	ldr	r2, [r7, #16]
 8009404:	8992      	ldrh	r2, [r2, #12]
 8009406:	fbb3 f1f2 	udiv	r1, r3, r2
 800940a:	fb01 f202 	mul.w	r2, r1, r2
 800940e:	1a9b      	subs	r3, r3, r2
 8009410:	693a      	ldr	r2, [r7, #16]
 8009412:	4413      	add	r3, r2
 8009414:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009418:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	899b      	ldrh	r3, [r3, #12]
 8009422:	4619      	mov	r1, r3
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	fbb3 f3f1 	udiv	r3, r3, r1
 800942a:	4413      	add	r3, r2
 800942c:	4619      	mov	r1, r3
 800942e:	6938      	ldr	r0, [r7, #16]
 8009430:	f7ff feec 	bl	800920c <move_window>
 8009434:	4603      	mov	r3, r0
 8009436:	2b00      	cmp	r3, #0
 8009438:	d16e      	bne.n	8009518 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	899b      	ldrh	r3, [r3, #12]
 800943e:	461a      	mov	r2, r3
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	fbb3 f1f2 	udiv	r1, r3, r2
 8009446:	fb01 f202 	mul.w	r2, r1, r2
 800944a:	1a9b      	subs	r3, r3, r2
 800944c:	693a      	ldr	r2, [r7, #16]
 800944e:	4413      	add	r3, r2
 8009450:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009454:	021b      	lsls	r3, r3, #8
 8009456:	68ba      	ldr	r2, [r7, #8]
 8009458:	4313      	orrs	r3, r2
 800945a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	f003 0301 	and.w	r3, r3, #1
 8009462:	2b00      	cmp	r3, #0
 8009464:	d002      	beq.n	800946c <get_fat+0xe6>
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	091b      	lsrs	r3, r3, #4
 800946a:	e002      	b.n	8009472 <get_fat+0xec>
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009472:	617b      	str	r3, [r7, #20]
			break;
 8009474:	e055      	b.n	8009522 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800947a:	693b      	ldr	r3, [r7, #16]
 800947c:	899b      	ldrh	r3, [r3, #12]
 800947e:	085b      	lsrs	r3, r3, #1
 8009480:	b29b      	uxth	r3, r3
 8009482:	4619      	mov	r1, r3
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	fbb3 f3f1 	udiv	r3, r3, r1
 800948a:	4413      	add	r3, r2
 800948c:	4619      	mov	r1, r3
 800948e:	6938      	ldr	r0, [r7, #16]
 8009490:	f7ff febc 	bl	800920c <move_window>
 8009494:	4603      	mov	r3, r0
 8009496:	2b00      	cmp	r3, #0
 8009498:	d140      	bne.n	800951c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	005b      	lsls	r3, r3, #1
 80094a4:	693a      	ldr	r2, [r7, #16]
 80094a6:	8992      	ldrh	r2, [r2, #12]
 80094a8:	fbb3 f0f2 	udiv	r0, r3, r2
 80094ac:	fb00 f202 	mul.w	r2, r0, r2
 80094b0:	1a9b      	subs	r3, r3, r2
 80094b2:	440b      	add	r3, r1
 80094b4:	4618      	mov	r0, r3
 80094b6:	f7ff fbf7 	bl	8008ca8 <ld_word>
 80094ba:	4603      	mov	r3, r0
 80094bc:	617b      	str	r3, [r7, #20]
			break;
 80094be:	e030      	b.n	8009522 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	899b      	ldrh	r3, [r3, #12]
 80094c8:	089b      	lsrs	r3, r3, #2
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	4619      	mov	r1, r3
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	fbb3 f3f1 	udiv	r3, r3, r1
 80094d4:	4413      	add	r3, r2
 80094d6:	4619      	mov	r1, r3
 80094d8:	6938      	ldr	r0, [r7, #16]
 80094da:	f7ff fe97 	bl	800920c <move_window>
 80094de:	4603      	mov	r3, r0
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d11d      	bne.n	8009520 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	693a      	ldr	r2, [r7, #16]
 80094f0:	8992      	ldrh	r2, [r2, #12]
 80094f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80094f6:	fb00 f202 	mul.w	r2, r0, r2
 80094fa:	1a9b      	subs	r3, r3, r2
 80094fc:	440b      	add	r3, r1
 80094fe:	4618      	mov	r0, r3
 8009500:	f7ff fbeb 	bl	8008cda <ld_dword>
 8009504:	4603      	mov	r3, r0
 8009506:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800950a:	617b      	str	r3, [r7, #20]
			break;
 800950c:	e009      	b.n	8009522 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800950e:	2301      	movs	r3, #1
 8009510:	617b      	str	r3, [r7, #20]
 8009512:	e006      	b.n	8009522 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009514:	bf00      	nop
 8009516:	e004      	b.n	8009522 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009518:	bf00      	nop
 800951a:	e002      	b.n	8009522 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800951c:	bf00      	nop
 800951e:	e000      	b.n	8009522 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009520:	bf00      	nop
		}
	}

	return val;
 8009522:	697b      	ldr	r3, [r7, #20]
}
 8009524:	4618      	mov	r0, r3
 8009526:	3718      	adds	r7, #24
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800952c:	b590      	push	{r4, r7, lr}
 800952e:	b089      	sub	sp, #36	@ 0x24
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009538:	2302      	movs	r3, #2
 800953a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	2b01      	cmp	r3, #1
 8009540:	f240 8109 	bls.w	8009756 <put_fat+0x22a>
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	69db      	ldr	r3, [r3, #28]
 8009548:	68ba      	ldr	r2, [r7, #8]
 800954a:	429a      	cmp	r2, r3
 800954c:	f080 8103 	bcs.w	8009756 <put_fat+0x22a>
		switch (fs->fs_type) {
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	2b03      	cmp	r3, #3
 8009556:	f000 80b6 	beq.w	80096c6 <put_fat+0x19a>
 800955a:	2b03      	cmp	r3, #3
 800955c:	f300 80fb 	bgt.w	8009756 <put_fat+0x22a>
 8009560:	2b01      	cmp	r3, #1
 8009562:	d003      	beq.n	800956c <put_fat+0x40>
 8009564:	2b02      	cmp	r3, #2
 8009566:	f000 8083 	beq.w	8009670 <put_fat+0x144>
 800956a:	e0f4      	b.n	8009756 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	61bb      	str	r3, [r7, #24]
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	085b      	lsrs	r3, r3, #1
 8009574:	69ba      	ldr	r2, [r7, #24]
 8009576:	4413      	add	r3, r2
 8009578:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	899b      	ldrh	r3, [r3, #12]
 8009582:	4619      	mov	r1, r3
 8009584:	69bb      	ldr	r3, [r7, #24]
 8009586:	fbb3 f3f1 	udiv	r3, r3, r1
 800958a:	4413      	add	r3, r2
 800958c:	4619      	mov	r1, r3
 800958e:	68f8      	ldr	r0, [r7, #12]
 8009590:	f7ff fe3c 	bl	800920c <move_window>
 8009594:	4603      	mov	r3, r0
 8009596:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009598:	7ffb      	ldrb	r3, [r7, #31]
 800959a:	2b00      	cmp	r3, #0
 800959c:	f040 80d4 	bne.w	8009748 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80095a6:	69bb      	ldr	r3, [r7, #24]
 80095a8:	1c5a      	adds	r2, r3, #1
 80095aa:	61ba      	str	r2, [r7, #24]
 80095ac:	68fa      	ldr	r2, [r7, #12]
 80095ae:	8992      	ldrh	r2, [r2, #12]
 80095b0:	fbb3 f0f2 	udiv	r0, r3, r2
 80095b4:	fb00 f202 	mul.w	r2, r0, r2
 80095b8:	1a9b      	subs	r3, r3, r2
 80095ba:	440b      	add	r3, r1
 80095bc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	f003 0301 	and.w	r3, r3, #1
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d00d      	beq.n	80095e4 <put_fat+0xb8>
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	b25b      	sxtb	r3, r3
 80095ce:	f003 030f 	and.w	r3, r3, #15
 80095d2:	b25a      	sxtb	r2, r3
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	b25b      	sxtb	r3, r3
 80095d8:	011b      	lsls	r3, r3, #4
 80095da:	b25b      	sxtb	r3, r3
 80095dc:	4313      	orrs	r3, r2
 80095de:	b25b      	sxtb	r3, r3
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	e001      	b.n	80095e8 <put_fat+0xbc>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	697a      	ldr	r2, [r7, #20]
 80095ea:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2201      	movs	r2, #1
 80095f0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	899b      	ldrh	r3, [r3, #12]
 80095fa:	4619      	mov	r1, r3
 80095fc:	69bb      	ldr	r3, [r7, #24]
 80095fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8009602:	4413      	add	r3, r2
 8009604:	4619      	mov	r1, r3
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f7ff fe00 	bl	800920c <move_window>
 800960c:	4603      	mov	r3, r0
 800960e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009610:	7ffb      	ldrb	r3, [r7, #31]
 8009612:	2b00      	cmp	r3, #0
 8009614:	f040 809a 	bne.w	800974c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	899b      	ldrh	r3, [r3, #12]
 8009622:	461a      	mov	r2, r3
 8009624:	69bb      	ldr	r3, [r7, #24]
 8009626:	fbb3 f0f2 	udiv	r0, r3, r2
 800962a:	fb00 f202 	mul.w	r2, r0, r2
 800962e:	1a9b      	subs	r3, r3, r2
 8009630:	440b      	add	r3, r1
 8009632:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	f003 0301 	and.w	r3, r3, #1
 800963a:	2b00      	cmp	r3, #0
 800963c:	d003      	beq.n	8009646 <put_fat+0x11a>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	091b      	lsrs	r3, r3, #4
 8009642:	b2db      	uxtb	r3, r3
 8009644:	e00e      	b.n	8009664 <put_fat+0x138>
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	781b      	ldrb	r3, [r3, #0]
 800964a:	b25b      	sxtb	r3, r3
 800964c:	f023 030f 	bic.w	r3, r3, #15
 8009650:	b25a      	sxtb	r2, r3
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	0a1b      	lsrs	r3, r3, #8
 8009656:	b25b      	sxtb	r3, r3
 8009658:	f003 030f 	and.w	r3, r3, #15
 800965c:	b25b      	sxtb	r3, r3
 800965e:	4313      	orrs	r3, r2
 8009660:	b25b      	sxtb	r3, r3
 8009662:	b2db      	uxtb	r3, r3
 8009664:	697a      	ldr	r2, [r7, #20]
 8009666:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2201      	movs	r2, #1
 800966c:	70da      	strb	r2, [r3, #3]
			break;
 800966e:	e072      	b.n	8009756 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	899b      	ldrh	r3, [r3, #12]
 8009678:	085b      	lsrs	r3, r3, #1
 800967a:	b29b      	uxth	r3, r3
 800967c:	4619      	mov	r1, r3
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	fbb3 f3f1 	udiv	r3, r3, r1
 8009684:	4413      	add	r3, r2
 8009686:	4619      	mov	r1, r3
 8009688:	68f8      	ldr	r0, [r7, #12]
 800968a:	f7ff fdbf 	bl	800920c <move_window>
 800968e:	4603      	mov	r3, r0
 8009690:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009692:	7ffb      	ldrb	r3, [r7, #31]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d15b      	bne.n	8009750 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	005b      	lsls	r3, r3, #1
 80096a2:	68fa      	ldr	r2, [r7, #12]
 80096a4:	8992      	ldrh	r2, [r2, #12]
 80096a6:	fbb3 f0f2 	udiv	r0, r3, r2
 80096aa:	fb00 f202 	mul.w	r2, r0, r2
 80096ae:	1a9b      	subs	r3, r3, r2
 80096b0:	440b      	add	r3, r1
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	b292      	uxth	r2, r2
 80096b6:	4611      	mov	r1, r2
 80096b8:	4618      	mov	r0, r3
 80096ba:	f7ff fb31 	bl	8008d20 <st_word>
			fs->wflag = 1;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2201      	movs	r2, #1
 80096c2:	70da      	strb	r2, [r3, #3]
			break;
 80096c4:	e047      	b.n	8009756 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	899b      	ldrh	r3, [r3, #12]
 80096ce:	089b      	lsrs	r3, r3, #2
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	4619      	mov	r1, r3
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80096da:	4413      	add	r3, r2
 80096dc:	4619      	mov	r1, r3
 80096de:	68f8      	ldr	r0, [r7, #12]
 80096e0:	f7ff fd94 	bl	800920c <move_window>
 80096e4:	4603      	mov	r3, r0
 80096e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80096e8:	7ffb      	ldrb	r3, [r7, #31]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d132      	bne.n	8009754 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	009b      	lsls	r3, r3, #2
 80096fe:	68fa      	ldr	r2, [r7, #12]
 8009700:	8992      	ldrh	r2, [r2, #12]
 8009702:	fbb3 f0f2 	udiv	r0, r3, r2
 8009706:	fb00 f202 	mul.w	r2, r0, r2
 800970a:	1a9b      	subs	r3, r3, r2
 800970c:	440b      	add	r3, r1
 800970e:	4618      	mov	r0, r3
 8009710:	f7ff fae3 	bl	8008cda <ld_dword>
 8009714:	4603      	mov	r3, r0
 8009716:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800971a:	4323      	orrs	r3, r4
 800971c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	68fa      	ldr	r2, [r7, #12]
 800972a:	8992      	ldrh	r2, [r2, #12]
 800972c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009730:	fb00 f202 	mul.w	r2, r0, r2
 8009734:	1a9b      	subs	r3, r3, r2
 8009736:	440b      	add	r3, r1
 8009738:	6879      	ldr	r1, [r7, #4]
 800973a:	4618      	mov	r0, r3
 800973c:	f7ff fb0b 	bl	8008d56 <st_dword>
			fs->wflag = 1;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2201      	movs	r2, #1
 8009744:	70da      	strb	r2, [r3, #3]
			break;
 8009746:	e006      	b.n	8009756 <put_fat+0x22a>
			if (res != FR_OK) break;
 8009748:	bf00      	nop
 800974a:	e004      	b.n	8009756 <put_fat+0x22a>
			if (res != FR_OK) break;
 800974c:	bf00      	nop
 800974e:	e002      	b.n	8009756 <put_fat+0x22a>
			if (res != FR_OK) break;
 8009750:	bf00      	nop
 8009752:	e000      	b.n	8009756 <put_fat+0x22a>
			if (res != FR_OK) break;
 8009754:	bf00      	nop
		}
	}
	return res;
 8009756:	7ffb      	ldrb	r3, [r7, #31]
}
 8009758:	4618      	mov	r0, r3
 800975a:	3724      	adds	r7, #36	@ 0x24
 800975c:	46bd      	mov	sp, r7
 800975e:	bd90      	pop	{r4, r7, pc}

08009760 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b088      	sub	sp, #32
 8009764:	af00      	add	r7, sp, #0
 8009766:	60f8      	str	r0, [r7, #12]
 8009768:	60b9      	str	r1, [r7, #8]
 800976a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800976c:	2300      	movs	r3, #0
 800976e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	2b01      	cmp	r3, #1
 800977a:	d904      	bls.n	8009786 <remove_chain+0x26>
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	69db      	ldr	r3, [r3, #28]
 8009780:	68ba      	ldr	r2, [r7, #8]
 8009782:	429a      	cmp	r2, r3
 8009784:	d301      	bcc.n	800978a <remove_chain+0x2a>
 8009786:	2302      	movs	r3, #2
 8009788:	e04b      	b.n	8009822 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d00c      	beq.n	80097aa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009790:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009794:	6879      	ldr	r1, [r7, #4]
 8009796:	69b8      	ldr	r0, [r7, #24]
 8009798:	f7ff fec8 	bl	800952c <put_fat>
 800979c:	4603      	mov	r3, r0
 800979e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80097a0:	7ffb      	ldrb	r3, [r7, #31]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d001      	beq.n	80097aa <remove_chain+0x4a>
 80097a6:	7ffb      	ldrb	r3, [r7, #31]
 80097a8:	e03b      	b.n	8009822 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80097aa:	68b9      	ldr	r1, [r7, #8]
 80097ac:	68f8      	ldr	r0, [r7, #12]
 80097ae:	f7ff fdea 	bl	8009386 <get_fat>
 80097b2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d031      	beq.n	800981e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d101      	bne.n	80097c4 <remove_chain+0x64>
 80097c0:	2302      	movs	r3, #2
 80097c2:	e02e      	b.n	8009822 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097ca:	d101      	bne.n	80097d0 <remove_chain+0x70>
 80097cc:	2301      	movs	r3, #1
 80097ce:	e028      	b.n	8009822 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80097d0:	2200      	movs	r2, #0
 80097d2:	68b9      	ldr	r1, [r7, #8]
 80097d4:	69b8      	ldr	r0, [r7, #24]
 80097d6:	f7ff fea9 	bl	800952c <put_fat>
 80097da:	4603      	mov	r3, r0
 80097dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80097de:	7ffb      	ldrb	r3, [r7, #31]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d001      	beq.n	80097e8 <remove_chain+0x88>
 80097e4:	7ffb      	ldrb	r3, [r7, #31]
 80097e6:	e01c      	b.n	8009822 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	699a      	ldr	r2, [r3, #24]
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	69db      	ldr	r3, [r3, #28]
 80097f0:	3b02      	subs	r3, #2
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d20b      	bcs.n	800980e <remove_chain+0xae>
			fs->free_clst++;
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	699b      	ldr	r3, [r3, #24]
 80097fa:	1c5a      	adds	r2, r3, #1
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8009800:	69bb      	ldr	r3, [r7, #24]
 8009802:	791b      	ldrb	r3, [r3, #4]
 8009804:	f043 0301 	orr.w	r3, r3, #1
 8009808:	b2da      	uxtb	r2, r3
 800980a:	69bb      	ldr	r3, [r7, #24]
 800980c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009812:	69bb      	ldr	r3, [r7, #24]
 8009814:	69db      	ldr	r3, [r3, #28]
 8009816:	68ba      	ldr	r2, [r7, #8]
 8009818:	429a      	cmp	r2, r3
 800981a:	d3c6      	bcc.n	80097aa <remove_chain+0x4a>
 800981c:	e000      	b.n	8009820 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800981e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009820:	2300      	movs	r3, #0
}
 8009822:	4618      	mov	r0, r3
 8009824:	3720      	adds	r7, #32
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}

0800982a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800982a:	b580      	push	{r7, lr}
 800982c:	b088      	sub	sp, #32
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
 8009832:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d10d      	bne.n	800985c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	695b      	ldr	r3, [r3, #20]
 8009844:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009846:	69bb      	ldr	r3, [r7, #24]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d004      	beq.n	8009856 <create_chain+0x2c>
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	69db      	ldr	r3, [r3, #28]
 8009850:	69ba      	ldr	r2, [r7, #24]
 8009852:	429a      	cmp	r2, r3
 8009854:	d31b      	bcc.n	800988e <create_chain+0x64>
 8009856:	2301      	movs	r3, #1
 8009858:	61bb      	str	r3, [r7, #24]
 800985a:	e018      	b.n	800988e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800985c:	6839      	ldr	r1, [r7, #0]
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f7ff fd91 	bl	8009386 <get_fat>
 8009864:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2b01      	cmp	r3, #1
 800986a:	d801      	bhi.n	8009870 <create_chain+0x46>
 800986c:	2301      	movs	r3, #1
 800986e:	e070      	b.n	8009952 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009876:	d101      	bne.n	800987c <create_chain+0x52>
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	e06a      	b.n	8009952 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	69db      	ldr	r3, [r3, #28]
 8009880:	68fa      	ldr	r2, [r7, #12]
 8009882:	429a      	cmp	r2, r3
 8009884:	d201      	bcs.n	800988a <create_chain+0x60>
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	e063      	b.n	8009952 <create_chain+0x128>
		scl = clst;
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800988e:	69bb      	ldr	r3, [r7, #24]
 8009890:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009892:	69fb      	ldr	r3, [r7, #28]
 8009894:	3301      	adds	r3, #1
 8009896:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	69db      	ldr	r3, [r3, #28]
 800989c:	69fa      	ldr	r2, [r7, #28]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d307      	bcc.n	80098b2 <create_chain+0x88>
				ncl = 2;
 80098a2:	2302      	movs	r3, #2
 80098a4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80098a6:	69fa      	ldr	r2, [r7, #28]
 80098a8:	69bb      	ldr	r3, [r7, #24]
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d901      	bls.n	80098b2 <create_chain+0x88>
 80098ae:	2300      	movs	r3, #0
 80098b0:	e04f      	b.n	8009952 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80098b2:	69f9      	ldr	r1, [r7, #28]
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f7ff fd66 	bl	8009386 <get_fat>
 80098ba:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d00e      	beq.n	80098e0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d003      	beq.n	80098d0 <create_chain+0xa6>
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098ce:	d101      	bne.n	80098d4 <create_chain+0xaa>
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	e03e      	b.n	8009952 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80098d4:	69fa      	ldr	r2, [r7, #28]
 80098d6:	69bb      	ldr	r3, [r7, #24]
 80098d8:	429a      	cmp	r2, r3
 80098da:	d1da      	bne.n	8009892 <create_chain+0x68>
 80098dc:	2300      	movs	r3, #0
 80098de:	e038      	b.n	8009952 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80098e0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80098e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80098e6:	69f9      	ldr	r1, [r7, #28]
 80098e8:	6938      	ldr	r0, [r7, #16]
 80098ea:	f7ff fe1f 	bl	800952c <put_fat>
 80098ee:	4603      	mov	r3, r0
 80098f0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80098f2:	7dfb      	ldrb	r3, [r7, #23]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d109      	bne.n	800990c <create_chain+0xe2>
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d006      	beq.n	800990c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80098fe:	69fa      	ldr	r2, [r7, #28]
 8009900:	6839      	ldr	r1, [r7, #0]
 8009902:	6938      	ldr	r0, [r7, #16]
 8009904:	f7ff fe12 	bl	800952c <put_fat>
 8009908:	4603      	mov	r3, r0
 800990a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800990c:	7dfb      	ldrb	r3, [r7, #23]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d116      	bne.n	8009940 <create_chain+0x116>
		fs->last_clst = ncl;
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	69fa      	ldr	r2, [r7, #28]
 8009916:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	699a      	ldr	r2, [r3, #24]
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	69db      	ldr	r3, [r3, #28]
 8009920:	3b02      	subs	r3, #2
 8009922:	429a      	cmp	r2, r3
 8009924:	d804      	bhi.n	8009930 <create_chain+0x106>
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	699b      	ldr	r3, [r3, #24]
 800992a:	1e5a      	subs	r2, r3, #1
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	791b      	ldrb	r3, [r3, #4]
 8009934:	f043 0301 	orr.w	r3, r3, #1
 8009938:	b2da      	uxtb	r2, r3
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	711a      	strb	r2, [r3, #4]
 800993e:	e007      	b.n	8009950 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009940:	7dfb      	ldrb	r3, [r7, #23]
 8009942:	2b01      	cmp	r3, #1
 8009944:	d102      	bne.n	800994c <create_chain+0x122>
 8009946:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800994a:	e000      	b.n	800994e <create_chain+0x124>
 800994c:	2301      	movs	r3, #1
 800994e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009950:	69fb      	ldr	r3, [r7, #28]
}
 8009952:	4618      	mov	r0, r3
 8009954:	3720      	adds	r7, #32
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b086      	sub	sp, #24
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
 8009962:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009970:	d204      	bcs.n	800997c <dir_sdi+0x22>
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	f003 031f 	and.w	r3, r3, #31
 8009978:	2b00      	cmp	r3, #0
 800997a:	d001      	beq.n	8009980 <dir_sdi+0x26>
		return FR_INT_ERR;
 800997c:	2302      	movs	r3, #2
 800997e:	e071      	b.n	8009a64 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	683a      	ldr	r2, [r7, #0]
 8009984:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	689b      	ldr	r3, [r3, #8]
 800998a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d106      	bne.n	80099a0 <dir_sdi+0x46>
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	2b02      	cmp	r3, #2
 8009998:	d902      	bls.n	80099a0 <dir_sdi+0x46>
		clst = fs->dirbase;
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800999e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d10c      	bne.n	80099c0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	095b      	lsrs	r3, r3, #5
 80099aa:	693a      	ldr	r2, [r7, #16]
 80099ac:	8912      	ldrh	r2, [r2, #8]
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d301      	bcc.n	80099b6 <dir_sdi+0x5c>
 80099b2:	2302      	movs	r3, #2
 80099b4:	e056      	b.n	8009a64 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	61da      	str	r2, [r3, #28]
 80099be:	e02d      	b.n	8009a1c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	895b      	ldrh	r3, [r3, #10]
 80099c4:	461a      	mov	r2, r3
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	899b      	ldrh	r3, [r3, #12]
 80099ca:	fb02 f303 	mul.w	r3, r2, r3
 80099ce:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80099d0:	e019      	b.n	8009a06 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6979      	ldr	r1, [r7, #20]
 80099d6:	4618      	mov	r0, r3
 80099d8:	f7ff fcd5 	bl	8009386 <get_fat>
 80099dc:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80099e4:	d101      	bne.n	80099ea <dir_sdi+0x90>
 80099e6:	2301      	movs	r3, #1
 80099e8:	e03c      	b.n	8009a64 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d904      	bls.n	80099fa <dir_sdi+0xa0>
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	69db      	ldr	r3, [r3, #28]
 80099f4:	697a      	ldr	r2, [r7, #20]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d301      	bcc.n	80099fe <dir_sdi+0xa4>
 80099fa:	2302      	movs	r3, #2
 80099fc:	e032      	b.n	8009a64 <dir_sdi+0x10a>
			ofs -= csz;
 80099fe:	683a      	ldr	r2, [r7, #0]
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	1ad3      	subs	r3, r2, r3
 8009a04:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009a06:	683a      	ldr	r2, [r7, #0]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d2e1      	bcs.n	80099d2 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8009a0e:	6979      	ldr	r1, [r7, #20]
 8009a10:	6938      	ldr	r0, [r7, #16]
 8009a12:	f7ff fc99 	bl	8009348 <clust2sect>
 8009a16:	4602      	mov	r2, r0
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	697a      	ldr	r2, [r7, #20]
 8009a20:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	69db      	ldr	r3, [r3, #28]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d101      	bne.n	8009a2e <dir_sdi+0xd4>
 8009a2a:	2302      	movs	r3, #2
 8009a2c:	e01a      	b.n	8009a64 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	69da      	ldr	r2, [r3, #28]
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	899b      	ldrh	r3, [r3, #12]
 8009a36:	4619      	mov	r1, r3
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8009a3e:	441a      	add	r2, r3
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	899b      	ldrh	r3, [r3, #12]
 8009a4e:	461a      	mov	r2, r3
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	fbb3 f0f2 	udiv	r0, r3, r2
 8009a56:	fb00 f202 	mul.w	r2, r0, r2
 8009a5a:	1a9b      	subs	r3, r3, r2
 8009a5c:	18ca      	adds	r2, r1, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009a62:	2300      	movs	r3, #0
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3718      	adds	r7, #24
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}

08009a6c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b086      	sub	sp, #24
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
 8009a74:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	695b      	ldr	r3, [r3, #20]
 8009a80:	3320      	adds	r3, #32
 8009a82:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	69db      	ldr	r3, [r3, #28]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d003      	beq.n	8009a94 <dir_next+0x28>
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a92:	d301      	bcc.n	8009a98 <dir_next+0x2c>
 8009a94:	2304      	movs	r3, #4
 8009a96:	e0bb      	b.n	8009c10 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	899b      	ldrh	r3, [r3, #12]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	fbb3 f1f2 	udiv	r1, r3, r2
 8009aa4:	fb01 f202 	mul.w	r2, r1, r2
 8009aa8:	1a9b      	subs	r3, r3, r2
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	f040 809d 	bne.w	8009bea <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	69db      	ldr	r3, [r3, #28]
 8009ab4:	1c5a      	adds	r2, r3, #1
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	699b      	ldr	r3, [r3, #24]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d10b      	bne.n	8009ada <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	095b      	lsrs	r3, r3, #5
 8009ac6:	68fa      	ldr	r2, [r7, #12]
 8009ac8:	8912      	ldrh	r2, [r2, #8]
 8009aca:	4293      	cmp	r3, r2
 8009acc:	f0c0 808d 	bcc.w	8009bea <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	61da      	str	r2, [r3, #28]
 8009ad6:	2304      	movs	r3, #4
 8009ad8:	e09a      	b.n	8009c10 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	899b      	ldrh	r3, [r3, #12]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ae6:	68fa      	ldr	r2, [r7, #12]
 8009ae8:	8952      	ldrh	r2, [r2, #10]
 8009aea:	3a01      	subs	r2, #1
 8009aec:	4013      	ands	r3, r2
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d17b      	bne.n	8009bea <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009af2:	687a      	ldr	r2, [r7, #4]
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	699b      	ldr	r3, [r3, #24]
 8009af8:	4619      	mov	r1, r3
 8009afa:	4610      	mov	r0, r2
 8009afc:	f7ff fc43 	bl	8009386 <get_fat>
 8009b00:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d801      	bhi.n	8009b0c <dir_next+0xa0>
 8009b08:	2302      	movs	r3, #2
 8009b0a:	e081      	b.n	8009c10 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b12:	d101      	bne.n	8009b18 <dir_next+0xac>
 8009b14:	2301      	movs	r3, #1
 8009b16:	e07b      	b.n	8009c10 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	69db      	ldr	r3, [r3, #28]
 8009b1c:	697a      	ldr	r2, [r7, #20]
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d359      	bcc.n	8009bd6 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d104      	bne.n	8009b32 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	61da      	str	r2, [r3, #28]
 8009b2e:	2304      	movs	r3, #4
 8009b30:	e06e      	b.n	8009c10 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009b32:	687a      	ldr	r2, [r7, #4]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	699b      	ldr	r3, [r3, #24]
 8009b38:	4619      	mov	r1, r3
 8009b3a:	4610      	mov	r0, r2
 8009b3c:	f7ff fe75 	bl	800982a <create_chain>
 8009b40:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d101      	bne.n	8009b4c <dir_next+0xe0>
 8009b48:	2307      	movs	r3, #7
 8009b4a:	e061      	b.n	8009c10 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d101      	bne.n	8009b56 <dir_next+0xea>
 8009b52:	2302      	movs	r3, #2
 8009b54:	e05c      	b.n	8009c10 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b5c:	d101      	bne.n	8009b62 <dir_next+0xf6>
 8009b5e:	2301      	movs	r3, #1
 8009b60:	e056      	b.n	8009c10 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009b62:	68f8      	ldr	r0, [r7, #12]
 8009b64:	f7ff fb0e 	bl	8009184 <sync_window>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d001      	beq.n	8009b72 <dir_next+0x106>
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e04e      	b.n	8009c10 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	899b      	ldrh	r3, [r3, #12]
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	2100      	movs	r1, #0
 8009b80:	f7ff f936 	bl	8008df0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009b84:	2300      	movs	r3, #0
 8009b86:	613b      	str	r3, [r7, #16]
 8009b88:	6979      	ldr	r1, [r7, #20]
 8009b8a:	68f8      	ldr	r0, [r7, #12]
 8009b8c:	f7ff fbdc 	bl	8009348 <clust2sect>
 8009b90:	4602      	mov	r2, r0
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	635a      	str	r2, [r3, #52]	@ 0x34
 8009b96:	e012      	b.n	8009bbe <dir_next+0x152>
						fs->wflag = 1;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009b9e:	68f8      	ldr	r0, [r7, #12]
 8009ba0:	f7ff faf0 	bl	8009184 <sync_window>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d001      	beq.n	8009bae <dir_next+0x142>
 8009baa:	2301      	movs	r3, #1
 8009bac:	e030      	b.n	8009c10 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009bae:	693b      	ldr	r3, [r7, #16]
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	613b      	str	r3, [r7, #16]
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bb8:	1c5a      	adds	r2, r3, #1
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	635a      	str	r2, [r3, #52]	@ 0x34
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	895b      	ldrh	r3, [r3, #10]
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d3e6      	bcc.n	8009b98 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	1ad2      	subs	r2, r2, r3
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	697a      	ldr	r2, [r7, #20]
 8009bda:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009bdc:	6979      	ldr	r1, [r7, #20]
 8009bde:	68f8      	ldr	r0, [r7, #12]
 8009be0:	f7ff fbb2 	bl	8009348 <clust2sect>
 8009be4:	4602      	mov	r2, r0
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	68ba      	ldr	r2, [r7, #8]
 8009bee:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	899b      	ldrh	r3, [r3, #12]
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	fbb3 f0f2 	udiv	r0, r3, r2
 8009c02:	fb00 f202 	mul.w	r2, r0, r2
 8009c06:	1a9b      	subs	r3, r3, r2
 8009c08:	18ca      	adds	r2, r1, r3
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009c0e:	2300      	movs	r3, #0
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	3718      	adds	r7, #24
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}

08009c18 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b086      	sub	sp, #24
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
 8009c20:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009c28:	2100      	movs	r1, #0
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f7ff fe95 	bl	800995a <dir_sdi>
 8009c30:	4603      	mov	r3, r0
 8009c32:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009c34:	7dfb      	ldrb	r3, [r7, #23]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d12b      	bne.n	8009c92 <dir_alloc+0x7a>
		n = 0;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	69db      	ldr	r3, [r3, #28]
 8009c42:	4619      	mov	r1, r3
 8009c44:	68f8      	ldr	r0, [r7, #12]
 8009c46:	f7ff fae1 	bl	800920c <move_window>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009c4e:	7dfb      	ldrb	r3, [r7, #23]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d11d      	bne.n	8009c90 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6a1b      	ldr	r3, [r3, #32]
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	2be5      	cmp	r3, #229	@ 0xe5
 8009c5c:	d004      	beq.n	8009c68 <dir_alloc+0x50>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6a1b      	ldr	r3, [r3, #32]
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d107      	bne.n	8009c78 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	613b      	str	r3, [r7, #16]
 8009c6e:	693a      	ldr	r2, [r7, #16]
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d102      	bne.n	8009c7c <dir_alloc+0x64>
 8009c76:	e00c      	b.n	8009c92 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009c78:	2300      	movs	r3, #0
 8009c7a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009c7c:	2101      	movs	r1, #1
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f7ff fef4 	bl	8009a6c <dir_next>
 8009c84:	4603      	mov	r3, r0
 8009c86:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009c88:	7dfb      	ldrb	r3, [r7, #23]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d0d7      	beq.n	8009c3e <dir_alloc+0x26>
 8009c8e:	e000      	b.n	8009c92 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009c90:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009c92:	7dfb      	ldrb	r3, [r7, #23]
 8009c94:	2b04      	cmp	r3, #4
 8009c96:	d101      	bne.n	8009c9c <dir_alloc+0x84>
 8009c98:	2307      	movs	r3, #7
 8009c9a:	75fb      	strb	r3, [r7, #23]
	return res;
 8009c9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3718      	adds	r7, #24
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}

08009ca6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009ca6:	b580      	push	{r7, lr}
 8009ca8:	b084      	sub	sp, #16
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6078      	str	r0, [r7, #4]
 8009cae:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	331a      	adds	r3, #26
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f7fe fff7 	bl	8008ca8 <ld_word>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	2b03      	cmp	r3, #3
 8009cc4:	d109      	bne.n	8009cda <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	3314      	adds	r3, #20
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f7fe ffec 	bl	8008ca8 <ld_word>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	041b      	lsls	r3, r3, #16
 8009cd4:	68fa      	ldr	r2, [r7, #12]
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009cda:	68fb      	ldr	r3, [r7, #12]
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3710      	adds	r7, #16
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b084      	sub	sp, #16
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	331a      	adds	r3, #26
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	b292      	uxth	r2, r2
 8009cf8:	4611      	mov	r1, r2
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f7ff f810 	bl	8008d20 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	781b      	ldrb	r3, [r3, #0]
 8009d04:	2b03      	cmp	r3, #3
 8009d06:	d109      	bne.n	8009d1c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	f103 0214 	add.w	r2, r3, #20
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	0c1b      	lsrs	r3, r3, #16
 8009d12:	b29b      	uxth	r3, r3
 8009d14:	4619      	mov	r1, r3
 8009d16:	4610      	mov	r0, r2
 8009d18:	f7ff f802 	bl	8008d20 <st_word>
	}
}
 8009d1c:	bf00      	nop
 8009d1e:	3710      	adds	r7, #16
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009d24:	b590      	push	{r4, r7, lr}
 8009d26:	b087      	sub	sp, #28
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	331a      	adds	r3, #26
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fe ffb8 	bl	8008ca8 <ld_word>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d001      	beq.n	8009d42 <cmp_lfn+0x1e>
 8009d3e:	2300      	movs	r3, #0
 8009d40:	e059      	b.n	8009df6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d4a:	1e5a      	subs	r2, r3, #1
 8009d4c:	4613      	mov	r3, r2
 8009d4e:	005b      	lsls	r3, r3, #1
 8009d50:	4413      	add	r3, r2
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	4413      	add	r3, r2
 8009d56:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009d58:	2301      	movs	r3, #1
 8009d5a:	81fb      	strh	r3, [r7, #14]
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	613b      	str	r3, [r7, #16]
 8009d60:	e033      	b.n	8009dca <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009d62:	4a27      	ldr	r2, [pc, #156]	@ (8009e00 <cmp_lfn+0xdc>)
 8009d64:	693b      	ldr	r3, [r7, #16]
 8009d66:	4413      	add	r3, r2
 8009d68:	781b      	ldrb	r3, [r3, #0]
 8009d6a:	461a      	mov	r2, r3
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	4413      	add	r3, r2
 8009d70:	4618      	mov	r0, r3
 8009d72:	f7fe ff99 	bl	8008ca8 <ld_word>
 8009d76:	4603      	mov	r3, r0
 8009d78:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8009d7a:	89fb      	ldrh	r3, [r7, #14]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d01a      	beq.n	8009db6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	2bfe      	cmp	r3, #254	@ 0xfe
 8009d84:	d812      	bhi.n	8009dac <cmp_lfn+0x88>
 8009d86:	89bb      	ldrh	r3, [r7, #12]
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f001 fbe7 	bl	800b55c <ff_wtoupper>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	461c      	mov	r4, r3
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	1c5a      	adds	r2, r3, #1
 8009d96:	617a      	str	r2, [r7, #20]
 8009d98:	005b      	lsls	r3, r3, #1
 8009d9a:	687a      	ldr	r2, [r7, #4]
 8009d9c:	4413      	add	r3, r2
 8009d9e:	881b      	ldrh	r3, [r3, #0]
 8009da0:	4618      	mov	r0, r3
 8009da2:	f001 fbdb 	bl	800b55c <ff_wtoupper>
 8009da6:	4603      	mov	r3, r0
 8009da8:	429c      	cmp	r4, r3
 8009daa:	d001      	beq.n	8009db0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8009dac:	2300      	movs	r3, #0
 8009dae:	e022      	b.n	8009df6 <cmp_lfn+0xd2>
			}
			wc = uc;
 8009db0:	89bb      	ldrh	r3, [r7, #12]
 8009db2:	81fb      	strh	r3, [r7, #14]
 8009db4:	e006      	b.n	8009dc4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009db6:	89bb      	ldrh	r3, [r7, #12]
 8009db8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d001      	beq.n	8009dc4 <cmp_lfn+0xa0>
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	e018      	b.n	8009df6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009dc4:	693b      	ldr	r3, [r7, #16]
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	613b      	str	r3, [r7, #16]
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	2b0c      	cmp	r3, #12
 8009dce:	d9c8      	bls.n	8009d62 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d00b      	beq.n	8009df4 <cmp_lfn+0xd0>
 8009ddc:	89fb      	ldrh	r3, [r7, #14]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d008      	beq.n	8009df4 <cmp_lfn+0xd0>
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	005b      	lsls	r3, r3, #1
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	4413      	add	r3, r2
 8009dea:	881b      	ldrh	r3, [r3, #0]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d001      	beq.n	8009df4 <cmp_lfn+0xd0>
 8009df0:	2300      	movs	r3, #0
 8009df2:	e000      	b.n	8009df6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009df4:	2301      	movs	r3, #1
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	371c      	adds	r7, #28
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd90      	pop	{r4, r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	0800ca24 	.word	0x0800ca24

08009e04 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b088      	sub	sp, #32
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	4611      	mov	r1, r2
 8009e10:	461a      	mov	r2, r3
 8009e12:	460b      	mov	r3, r1
 8009e14:	71fb      	strb	r3, [r7, #7]
 8009e16:	4613      	mov	r3, r2
 8009e18:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	330d      	adds	r3, #13
 8009e1e:	79ba      	ldrb	r2, [r7, #6]
 8009e20:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	330b      	adds	r3, #11
 8009e26:	220f      	movs	r2, #15
 8009e28:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	330c      	adds	r3, #12
 8009e2e:	2200      	movs	r2, #0
 8009e30:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8009e32:	68bb      	ldr	r3, [r7, #8]
 8009e34:	331a      	adds	r3, #26
 8009e36:	2100      	movs	r1, #0
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f7fe ff71 	bl	8008d20 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8009e3e:	79fb      	ldrb	r3, [r7, #7]
 8009e40:	1e5a      	subs	r2, r3, #1
 8009e42:	4613      	mov	r3, r2
 8009e44:	005b      	lsls	r3, r3, #1
 8009e46:	4413      	add	r3, r2
 8009e48:	009b      	lsls	r3, r3, #2
 8009e4a:	4413      	add	r3, r2
 8009e4c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	82fb      	strh	r3, [r7, #22]
 8009e52:	2300      	movs	r3, #0
 8009e54:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009e56:	8afb      	ldrh	r3, [r7, #22]
 8009e58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d007      	beq.n	8009e70 <put_lfn+0x6c>
 8009e60:	69fb      	ldr	r3, [r7, #28]
 8009e62:	1c5a      	adds	r2, r3, #1
 8009e64:	61fa      	str	r2, [r7, #28]
 8009e66:	005b      	lsls	r3, r3, #1
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	4413      	add	r3, r2
 8009e6c:	881b      	ldrh	r3, [r3, #0]
 8009e6e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009e70:	4a17      	ldr	r2, [pc, #92]	@ (8009ed0 <put_lfn+0xcc>)
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	4413      	add	r3, r2
 8009e76:	781b      	ldrb	r3, [r3, #0]
 8009e78:	461a      	mov	r2, r3
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	8afa      	ldrh	r2, [r7, #22]
 8009e80:	4611      	mov	r1, r2
 8009e82:	4618      	mov	r0, r3
 8009e84:	f7fe ff4c 	bl	8008d20 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009e88:	8afb      	ldrh	r3, [r7, #22]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d102      	bne.n	8009e94 <put_lfn+0x90>
 8009e8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009e92:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009e94:	69bb      	ldr	r3, [r7, #24]
 8009e96:	3301      	adds	r3, #1
 8009e98:	61bb      	str	r3, [r7, #24]
 8009e9a:	69bb      	ldr	r3, [r7, #24]
 8009e9c:	2b0c      	cmp	r3, #12
 8009e9e:	d9da      	bls.n	8009e56 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009ea0:	8afb      	ldrh	r3, [r7, #22]
 8009ea2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d006      	beq.n	8009eb8 <put_lfn+0xb4>
 8009eaa:	69fb      	ldr	r3, [r7, #28]
 8009eac:	005b      	lsls	r3, r3, #1
 8009eae:	68fa      	ldr	r2, [r7, #12]
 8009eb0:	4413      	add	r3, r2
 8009eb2:	881b      	ldrh	r3, [r3, #0]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d103      	bne.n	8009ec0 <put_lfn+0xbc>
 8009eb8:	79fb      	ldrb	r3, [r7, #7]
 8009eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ebe:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	79fa      	ldrb	r2, [r7, #7]
 8009ec4:	701a      	strb	r2, [r3, #0]
}
 8009ec6:	bf00      	nop
 8009ec8:	3720      	adds	r7, #32
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	0800ca24 	.word	0x0800ca24

08009ed4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b08c      	sub	sp, #48	@ 0x30
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	607a      	str	r2, [r7, #4]
 8009ee0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8009ee2:	220b      	movs	r2, #11
 8009ee4:	68b9      	ldr	r1, [r7, #8]
 8009ee6:	68f8      	ldr	r0, [r7, #12]
 8009ee8:	f7fe ff61 	bl	8008dae <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	2b05      	cmp	r3, #5
 8009ef0:	d92b      	bls.n	8009f4a <gen_numname+0x76>
		sr = seq;
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8009ef6:	e022      	b.n	8009f3e <gen_numname+0x6a>
			wc = *lfn++;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	1c9a      	adds	r2, r3, #2
 8009efc:	607a      	str	r2, [r7, #4]
 8009efe:	881b      	ldrh	r3, [r3, #0]
 8009f00:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8009f02:	2300      	movs	r3, #0
 8009f04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f06:	e017      	b.n	8009f38 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009f08:	69fb      	ldr	r3, [r7, #28]
 8009f0a:	005a      	lsls	r2, r3, #1
 8009f0c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009f0e:	f003 0301 	and.w	r3, r3, #1
 8009f12:	4413      	add	r3, r2
 8009f14:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8009f16:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009f18:	085b      	lsrs	r3, r3, #1
 8009f1a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8009f1c:	69fb      	ldr	r3, [r7, #28]
 8009f1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d005      	beq.n	8009f32 <gen_numname+0x5e>
 8009f26:	69fb      	ldr	r3, [r7, #28]
 8009f28:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8009f2c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8009f30:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8009f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f34:	3301      	adds	r3, #1
 8009f36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f3a:	2b0f      	cmp	r3, #15
 8009f3c:	d9e4      	bls.n	8009f08 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	881b      	ldrh	r3, [r3, #0]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d1d8      	bne.n	8009ef8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8009f46:	69fb      	ldr	r3, [r7, #28]
 8009f48:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009f4a:	2307      	movs	r3, #7
 8009f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	b2db      	uxtb	r3, r3
 8009f52:	f003 030f 	and.w	r3, r3, #15
 8009f56:	b2db      	uxtb	r3, r3
 8009f58:	3330      	adds	r3, #48	@ 0x30
 8009f5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8009f5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f62:	2b39      	cmp	r3, #57	@ 0x39
 8009f64:	d904      	bls.n	8009f70 <gen_numname+0x9c>
 8009f66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f6a:	3307      	adds	r3, #7
 8009f6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8009f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f72:	1e5a      	subs	r2, r3, #1
 8009f74:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009f76:	3330      	adds	r3, #48	@ 0x30
 8009f78:	443b      	add	r3, r7
 8009f7a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009f7e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	091b      	lsrs	r3, r3, #4
 8009f86:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d1df      	bne.n	8009f4e <gen_numname+0x7a>
	ns[i] = '~';
 8009f8e:	f107 0214 	add.w	r2, r7, #20
 8009f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f94:	4413      	add	r3, r2
 8009f96:	227e      	movs	r2, #126	@ 0x7e
 8009f98:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f9e:	e002      	b.n	8009fa6 <gen_numname+0xd2>
 8009fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa2:	3301      	adds	r3, #1
 8009fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8009fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009faa:	429a      	cmp	r2, r3
 8009fac:	d205      	bcs.n	8009fba <gen_numname+0xe6>
 8009fae:	68fa      	ldr	r2, [r7, #12]
 8009fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb2:	4413      	add	r3, r2
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	2b20      	cmp	r3, #32
 8009fb8:	d1f2      	bne.n	8009fa0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fbc:	2b07      	cmp	r3, #7
 8009fbe:	d807      	bhi.n	8009fd0 <gen_numname+0xfc>
 8009fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc2:	1c5a      	adds	r2, r3, #1
 8009fc4:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009fc6:	3330      	adds	r3, #48	@ 0x30
 8009fc8:	443b      	add	r3, r7
 8009fca:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009fce:	e000      	b.n	8009fd2 <gen_numname+0xfe>
 8009fd0:	2120      	movs	r1, #32
 8009fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd4:	1c5a      	adds	r2, r3, #1
 8009fd6:	627a      	str	r2, [r7, #36]	@ 0x24
 8009fd8:	68fa      	ldr	r2, [r7, #12]
 8009fda:	4413      	add	r3, r2
 8009fdc:	460a      	mov	r2, r1
 8009fde:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe2:	2b07      	cmp	r3, #7
 8009fe4:	d9e9      	bls.n	8009fba <gen_numname+0xe6>
}
 8009fe6:	bf00      	nop
 8009fe8:	bf00      	nop
 8009fea:	3730      	adds	r7, #48	@ 0x30
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b085      	sub	sp, #20
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009ffc:	230b      	movs	r3, #11
 8009ffe:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800a000:	7bfb      	ldrb	r3, [r7, #15]
 800a002:	b2da      	uxtb	r2, r3
 800a004:	0852      	lsrs	r2, r2, #1
 800a006:	01db      	lsls	r3, r3, #7
 800a008:	4313      	orrs	r3, r2
 800a00a:	b2da      	uxtb	r2, r3
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	1c59      	adds	r1, r3, #1
 800a010:	6079      	str	r1, [r7, #4]
 800a012:	781b      	ldrb	r3, [r3, #0]
 800a014:	4413      	add	r3, r2
 800a016:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	3b01      	subs	r3, #1
 800a01c:	60bb      	str	r3, [r7, #8]
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d1ed      	bne.n	800a000 <sum_sfn+0x10>
	return sum;
 800a024:	7bfb      	ldrb	r3, [r7, #15]
}
 800a026:	4618      	mov	r0, r3
 800a028:	3714      	adds	r7, #20
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr

0800a032 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800a032:	b580      	push	{r7, lr}
 800a034:	b086      	sub	sp, #24
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a040:	2100      	movs	r1, #0
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f7ff fc89 	bl	800995a <dir_sdi>
 800a048:	4603      	mov	r3, r0
 800a04a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a04c:	7dfb      	ldrb	r3, [r7, #23]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d001      	beq.n	800a056 <dir_find+0x24>
 800a052:	7dfb      	ldrb	r3, [r7, #23]
 800a054:	e0a9      	b.n	800a1aa <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800a056:	23ff      	movs	r3, #255	@ 0xff
 800a058:	753b      	strb	r3, [r7, #20]
 800a05a:	7d3b      	ldrb	r3, [r7, #20]
 800a05c:	757b      	strb	r3, [r7, #21]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a064:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	69db      	ldr	r3, [r3, #28]
 800a06a:	4619      	mov	r1, r3
 800a06c:	6938      	ldr	r0, [r7, #16]
 800a06e:	f7ff f8cd 	bl	800920c <move_window>
 800a072:	4603      	mov	r3, r0
 800a074:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a076:	7dfb      	ldrb	r3, [r7, #23]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	f040 8090 	bne.w	800a19e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6a1b      	ldr	r3, [r3, #32]
 800a082:	781b      	ldrb	r3, [r3, #0]
 800a084:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a086:	7dbb      	ldrb	r3, [r7, #22]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d102      	bne.n	800a092 <dir_find+0x60>
 800a08c:	2304      	movs	r3, #4
 800a08e:	75fb      	strb	r3, [r7, #23]
 800a090:	e08a      	b.n	800a1a8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6a1b      	ldr	r3, [r3, #32]
 800a096:	330b      	adds	r3, #11
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a09e:	73fb      	strb	r3, [r7, #15]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	7bfa      	ldrb	r2, [r7, #15]
 800a0a4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800a0a6:	7dbb      	ldrb	r3, [r7, #22]
 800a0a8:	2be5      	cmp	r3, #229	@ 0xe5
 800a0aa:	d007      	beq.n	800a0bc <dir_find+0x8a>
 800a0ac:	7bfb      	ldrb	r3, [r7, #15]
 800a0ae:	f003 0308 	and.w	r3, r3, #8
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d009      	beq.n	800a0ca <dir_find+0x98>
 800a0b6:	7bfb      	ldrb	r3, [r7, #15]
 800a0b8:	2b0f      	cmp	r3, #15
 800a0ba:	d006      	beq.n	800a0ca <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800a0bc:	23ff      	movs	r3, #255	@ 0xff
 800a0be:	757b      	strb	r3, [r7, #21]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a0c6:	631a      	str	r2, [r3, #48]	@ 0x30
 800a0c8:	e05e      	b.n	800a188 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800a0ca:	7bfb      	ldrb	r3, [r7, #15]
 800a0cc:	2b0f      	cmp	r3, #15
 800a0ce:	d136      	bne.n	800a13e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a0d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d154      	bne.n	800a188 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800a0de:	7dbb      	ldrb	r3, [r7, #22]
 800a0e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d00d      	beq.n	800a104 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6a1b      	ldr	r3, [r3, #32]
 800a0ec:	7b5b      	ldrb	r3, [r3, #13]
 800a0ee:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800a0f0:	7dbb      	ldrb	r3, [r7, #22]
 800a0f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a0f6:	75bb      	strb	r3, [r7, #22]
 800a0f8:	7dbb      	ldrb	r3, [r7, #22]
 800a0fa:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	695a      	ldr	r2, [r3, #20]
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800a104:	7dba      	ldrb	r2, [r7, #22]
 800a106:	7d7b      	ldrb	r3, [r7, #21]
 800a108:	429a      	cmp	r2, r3
 800a10a:	d115      	bne.n	800a138 <dir_find+0x106>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6a1b      	ldr	r3, [r3, #32]
 800a110:	330d      	adds	r3, #13
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	7d3a      	ldrb	r2, [r7, #20]
 800a116:	429a      	cmp	r2, r3
 800a118:	d10e      	bne.n	800a138 <dir_find+0x106>
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	691a      	ldr	r2, [r3, #16]
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6a1b      	ldr	r3, [r3, #32]
 800a122:	4619      	mov	r1, r3
 800a124:	4610      	mov	r0, r2
 800a126:	f7ff fdfd 	bl	8009d24 <cmp_lfn>
 800a12a:	4603      	mov	r3, r0
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d003      	beq.n	800a138 <dir_find+0x106>
 800a130:	7d7b      	ldrb	r3, [r7, #21]
 800a132:	3b01      	subs	r3, #1
 800a134:	b2db      	uxtb	r3, r3
 800a136:	e000      	b.n	800a13a <dir_find+0x108>
 800a138:	23ff      	movs	r3, #255	@ 0xff
 800a13a:	757b      	strb	r3, [r7, #21]
 800a13c:	e024      	b.n	800a188 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800a13e:	7d7b      	ldrb	r3, [r7, #21]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d109      	bne.n	800a158 <dir_find+0x126>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6a1b      	ldr	r3, [r3, #32]
 800a148:	4618      	mov	r0, r3
 800a14a:	f7ff ff51 	bl	8009ff0 <sum_sfn>
 800a14e:	4603      	mov	r3, r0
 800a150:	461a      	mov	r2, r3
 800a152:	7d3b      	ldrb	r3, [r7, #20]
 800a154:	4293      	cmp	r3, r2
 800a156:	d024      	beq.n	800a1a2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a15e:	f003 0301 	and.w	r3, r3, #1
 800a162:	2b00      	cmp	r3, #0
 800a164:	d10a      	bne.n	800a17c <dir_find+0x14a>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6a18      	ldr	r0, [r3, #32]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	3324      	adds	r3, #36	@ 0x24
 800a16e:	220b      	movs	r2, #11
 800a170:	4619      	mov	r1, r3
 800a172:	f7fe fe58 	bl	8008e26 <mem_cmp>
 800a176:	4603      	mov	r3, r0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d014      	beq.n	800a1a6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800a17c:	23ff      	movs	r3, #255	@ 0xff
 800a17e:	757b      	strb	r3, [r7, #21]
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a186:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800a188:	2100      	movs	r1, #0
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f7ff fc6e 	bl	8009a6c <dir_next>
 800a190:	4603      	mov	r3, r0
 800a192:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a194:	7dfb      	ldrb	r3, [r7, #23]
 800a196:	2b00      	cmp	r3, #0
 800a198:	f43f af65 	beq.w	800a066 <dir_find+0x34>
 800a19c:	e004      	b.n	800a1a8 <dir_find+0x176>
		if (res != FR_OK) break;
 800a19e:	bf00      	nop
 800a1a0:	e002      	b.n	800a1a8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800a1a2:	bf00      	nop
 800a1a4:	e000      	b.n	800a1a8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800a1a6:	bf00      	nop

	return res;
 800a1a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3718      	adds	r7, #24
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
	...

0800a1b4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b08c      	sub	sp, #48	@ 0x30
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a1c8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d001      	beq.n	800a1d4 <dir_register+0x20>
 800a1d0:	2306      	movs	r3, #6
 800a1d2:	e0e0      	b.n	800a396 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1d8:	e002      	b.n	800a1e0 <dir_register+0x2c>
 800a1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1dc:	3301      	adds	r3, #1
 800a1de:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1e0:	69fb      	ldr	r3, [r7, #28]
 800a1e2:	691a      	ldr	r2, [r3, #16]
 800a1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e6:	005b      	lsls	r3, r3, #1
 800a1e8:	4413      	add	r3, r2
 800a1ea:	881b      	ldrh	r3, [r3, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d1f4      	bne.n	800a1da <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800a1f6:	f107 030c 	add.w	r3, r7, #12
 800a1fa:	220c      	movs	r2, #12
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	f7fe fdd6 	bl	8008dae <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800a202:	7dfb      	ldrb	r3, [r7, #23]
 800a204:	f003 0301 	and.w	r3, r3, #1
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d032      	beq.n	800a272 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2240      	movs	r2, #64	@ 0x40
 800a210:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800a214:	2301      	movs	r3, #1
 800a216:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a218:	e016      	b.n	800a248 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800a220:	69fb      	ldr	r3, [r7, #28]
 800a222:	691a      	ldr	r2, [r3, #16]
 800a224:	f107 010c 	add.w	r1, r7, #12
 800a228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a22a:	f7ff fe53 	bl	8009ed4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f7ff feff 	bl	800a032 <dir_find>
 800a234:	4603      	mov	r3, r0
 800a236:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800a23a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d106      	bne.n	800a250 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800a242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a244:	3301      	adds	r3, #1
 800a246:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a24a:	2b63      	cmp	r3, #99	@ 0x63
 800a24c:	d9e5      	bls.n	800a21a <dir_register+0x66>
 800a24e:	e000      	b.n	800a252 <dir_register+0x9e>
			if (res != FR_OK) break;
 800a250:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800a252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a254:	2b64      	cmp	r3, #100	@ 0x64
 800a256:	d101      	bne.n	800a25c <dir_register+0xa8>
 800a258:	2307      	movs	r3, #7
 800a25a:	e09c      	b.n	800a396 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800a25c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a260:	2b04      	cmp	r3, #4
 800a262:	d002      	beq.n	800a26a <dir_register+0xb6>
 800a264:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a268:	e095      	b.n	800a396 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800a26a:	7dfa      	ldrb	r2, [r7, #23]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800a272:	7dfb      	ldrb	r3, [r7, #23]
 800a274:	f003 0302 	and.w	r3, r3, #2
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d007      	beq.n	800a28c <dir_register+0xd8>
 800a27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a27e:	330c      	adds	r3, #12
 800a280:	4a47      	ldr	r2, [pc, #284]	@ (800a3a0 <dir_register+0x1ec>)
 800a282:	fba2 2303 	umull	r2, r3, r2, r3
 800a286:	089b      	lsrs	r3, r3, #2
 800a288:	3301      	adds	r3, #1
 800a28a:	e000      	b.n	800a28e <dir_register+0xda>
 800a28c:	2301      	movs	r3, #1
 800a28e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800a290:	6a39      	ldr	r1, [r7, #32]
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f7ff fcc0 	bl	8009c18 <dir_alloc>
 800a298:	4603      	mov	r3, r0
 800a29a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800a29e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d148      	bne.n	800a338 <dir_register+0x184>
 800a2a6:	6a3b      	ldr	r3, [r7, #32]
 800a2a8:	3b01      	subs	r3, #1
 800a2aa:	623b      	str	r3, [r7, #32]
 800a2ac:	6a3b      	ldr	r3, [r7, #32]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d042      	beq.n	800a338 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	695a      	ldr	r2, [r3, #20]
 800a2b6:	6a3b      	ldr	r3, [r7, #32]
 800a2b8:	015b      	lsls	r3, r3, #5
 800a2ba:	1ad3      	subs	r3, r2, r3
 800a2bc:	4619      	mov	r1, r3
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f7ff fb4b 	bl	800995a <dir_sdi>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a2ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d132      	bne.n	800a338 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	3324      	adds	r3, #36	@ 0x24
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f7ff fe8a 	bl	8009ff0 <sum_sfn>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	69db      	ldr	r3, [r3, #28]
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	69f8      	ldr	r0, [r7, #28]
 800a2e8:	f7fe ff90 	bl	800920c <move_window>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800a2f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d11d      	bne.n	800a336 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	6918      	ldr	r0, [r3, #16]
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6a19      	ldr	r1, [r3, #32]
 800a302:	6a3b      	ldr	r3, [r7, #32]
 800a304:	b2da      	uxtb	r2, r3
 800a306:	7efb      	ldrb	r3, [r7, #27]
 800a308:	f7ff fd7c 	bl	8009e04 <put_lfn>
				fs->wflag = 1;
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	2201      	movs	r2, #1
 800a310:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800a312:	2100      	movs	r1, #0
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f7ff fba9 	bl	8009a6c <dir_next>
 800a31a:	4603      	mov	r3, r0
 800a31c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800a320:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a324:	2b00      	cmp	r3, #0
 800a326:	d107      	bne.n	800a338 <dir_register+0x184>
 800a328:	6a3b      	ldr	r3, [r7, #32]
 800a32a:	3b01      	subs	r3, #1
 800a32c:	623b      	str	r3, [r7, #32]
 800a32e:	6a3b      	ldr	r3, [r7, #32]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d1d5      	bne.n	800a2e0 <dir_register+0x12c>
 800a334:	e000      	b.n	800a338 <dir_register+0x184>
				if (res != FR_OK) break;
 800a336:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a338:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d128      	bne.n	800a392 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	69db      	ldr	r3, [r3, #28]
 800a344:	4619      	mov	r1, r3
 800a346:	69f8      	ldr	r0, [r7, #28]
 800a348:	f7fe ff60 	bl	800920c <move_window>
 800a34c:	4603      	mov	r3, r0
 800a34e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a352:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a356:	2b00      	cmp	r3, #0
 800a358:	d11b      	bne.n	800a392 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6a1b      	ldr	r3, [r3, #32]
 800a35e:	2220      	movs	r2, #32
 800a360:	2100      	movs	r1, #0
 800a362:	4618      	mov	r0, r3
 800a364:	f7fe fd44 	bl	8008df0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6a18      	ldr	r0, [r3, #32]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	3324      	adds	r3, #36	@ 0x24
 800a370:	220b      	movs	r2, #11
 800a372:	4619      	mov	r1, r3
 800a374:	f7fe fd1b 	bl	8008dae <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6a1b      	ldr	r3, [r3, #32]
 800a382:	330c      	adds	r3, #12
 800a384:	f002 0218 	and.w	r2, r2, #24
 800a388:	b2d2      	uxtb	r2, r2
 800a38a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800a38c:	69fb      	ldr	r3, [r7, #28]
 800a38e:	2201      	movs	r2, #1
 800a390:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a392:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a396:	4618      	mov	r0, r3
 800a398:	3730      	adds	r7, #48	@ 0x30
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	4ec4ec4f 	.word	0x4ec4ec4f

0800a3a4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b08a      	sub	sp, #40	@ 0x28
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	613b      	str	r3, [r7, #16]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	691b      	ldr	r3, [r3, #16]
 800a3ba:	60fb      	str	r3, [r7, #12]
 800a3bc:	2300      	movs	r3, #0
 800a3be:	617b      	str	r3, [r7, #20]
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800a3c4:	69bb      	ldr	r3, [r7, #24]
 800a3c6:	1c5a      	adds	r2, r3, #1
 800a3c8:	61ba      	str	r2, [r7, #24]
 800a3ca:	693a      	ldr	r2, [r7, #16]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	781b      	ldrb	r3, [r3, #0]
 800a3d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800a3d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3d4:	2b1f      	cmp	r3, #31
 800a3d6:	d940      	bls.n	800a45a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800a3d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3da:	2b2f      	cmp	r3, #47	@ 0x2f
 800a3dc:	d006      	beq.n	800a3ec <create_name+0x48>
 800a3de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3e0:	2b5c      	cmp	r3, #92	@ 0x5c
 800a3e2:	d110      	bne.n	800a406 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a3e4:	e002      	b.n	800a3ec <create_name+0x48>
 800a3e6:	69bb      	ldr	r3, [r7, #24]
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	61bb      	str	r3, [r7, #24]
 800a3ec:	693a      	ldr	r2, [r7, #16]
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	4413      	add	r3, r2
 800a3f2:	781b      	ldrb	r3, [r3, #0]
 800a3f4:	2b2f      	cmp	r3, #47	@ 0x2f
 800a3f6:	d0f6      	beq.n	800a3e6 <create_name+0x42>
 800a3f8:	693a      	ldr	r2, [r7, #16]
 800a3fa:	69bb      	ldr	r3, [r7, #24]
 800a3fc:	4413      	add	r3, r2
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	2b5c      	cmp	r3, #92	@ 0x5c
 800a402:	d0f0      	beq.n	800a3e6 <create_name+0x42>
			break;
 800a404:	e02a      	b.n	800a45c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	2bfe      	cmp	r3, #254	@ 0xfe
 800a40a:	d901      	bls.n	800a410 <create_name+0x6c>
 800a40c:	2306      	movs	r3, #6
 800a40e:	e17d      	b.n	800a70c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800a410:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a412:	b2db      	uxtb	r3, r3
 800a414:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800a416:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a418:	2101      	movs	r1, #1
 800a41a:	4618      	mov	r0, r3
 800a41c:	f001 f862 	bl	800b4e4 <ff_convert>
 800a420:	4603      	mov	r3, r0
 800a422:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800a424:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <create_name+0x8a>
 800a42a:	2306      	movs	r3, #6
 800a42c:	e16e      	b.n	800a70c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800a42e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a430:	2b7f      	cmp	r3, #127	@ 0x7f
 800a432:	d809      	bhi.n	800a448 <create_name+0xa4>
 800a434:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a436:	4619      	mov	r1, r3
 800a438:	488d      	ldr	r0, [pc, #564]	@ (800a670 <create_name+0x2cc>)
 800a43a:	f7fe fd1b 	bl	8008e74 <chk_chr>
 800a43e:	4603      	mov	r3, r0
 800a440:	2b00      	cmp	r3, #0
 800a442:	d001      	beq.n	800a448 <create_name+0xa4>
 800a444:	2306      	movs	r3, #6
 800a446:	e161      	b.n	800a70c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	1c5a      	adds	r2, r3, #1
 800a44c:	617a      	str	r2, [r7, #20]
 800a44e:	005b      	lsls	r3, r3, #1
 800a450:	68fa      	ldr	r2, [r7, #12]
 800a452:	4413      	add	r3, r2
 800a454:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a456:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800a458:	e7b4      	b.n	800a3c4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800a45a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800a45c:	693a      	ldr	r2, [r7, #16]
 800a45e:	69bb      	ldr	r3, [r7, #24]
 800a460:	441a      	add	r2, r3
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a466:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a468:	2b1f      	cmp	r3, #31
 800a46a:	d801      	bhi.n	800a470 <create_name+0xcc>
 800a46c:	2304      	movs	r3, #4
 800a46e:	e000      	b.n	800a472 <create_name+0xce>
 800a470:	2300      	movs	r3, #0
 800a472:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a476:	e011      	b.n	800a49c <create_name+0xf8>
		w = lfn[di - 1];
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a47e:	3b01      	subs	r3, #1
 800a480:	005b      	lsls	r3, r3, #1
 800a482:	68fa      	ldr	r2, [r7, #12]
 800a484:	4413      	add	r3, r2
 800a486:	881b      	ldrh	r3, [r3, #0]
 800a488:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800a48a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a48c:	2b20      	cmp	r3, #32
 800a48e:	d002      	beq.n	800a496 <create_name+0xf2>
 800a490:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a492:	2b2e      	cmp	r3, #46	@ 0x2e
 800a494:	d106      	bne.n	800a4a4 <create_name+0x100>
		di--;
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	3b01      	subs	r3, #1
 800a49a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d1ea      	bne.n	800a478 <create_name+0xd4>
 800a4a2:	e000      	b.n	800a4a6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800a4a4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	005b      	lsls	r3, r3, #1
 800a4aa:	68fa      	ldr	r2, [r7, #12]
 800a4ac:	4413      	add	r3, r2
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d101      	bne.n	800a4bc <create_name+0x118>
 800a4b8:	2306      	movs	r3, #6
 800a4ba:	e127      	b.n	800a70c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	3324      	adds	r3, #36	@ 0x24
 800a4c0:	220b      	movs	r2, #11
 800a4c2:	2120      	movs	r1, #32
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7fe fc93 	bl	8008df0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	61bb      	str	r3, [r7, #24]
 800a4ce:	e002      	b.n	800a4d6 <create_name+0x132>
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	61bb      	str	r3, [r7, #24]
 800a4d6:	69bb      	ldr	r3, [r7, #24]
 800a4d8:	005b      	lsls	r3, r3, #1
 800a4da:	68fa      	ldr	r2, [r7, #12]
 800a4dc:	4413      	add	r3, r2
 800a4de:	881b      	ldrh	r3, [r3, #0]
 800a4e0:	2b20      	cmp	r3, #32
 800a4e2:	d0f5      	beq.n	800a4d0 <create_name+0x12c>
 800a4e4:	69bb      	ldr	r3, [r7, #24]
 800a4e6:	005b      	lsls	r3, r3, #1
 800a4e8:	68fa      	ldr	r2, [r7, #12]
 800a4ea:	4413      	add	r3, r2
 800a4ec:	881b      	ldrh	r3, [r3, #0]
 800a4ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4f0:	d0ee      	beq.n	800a4d0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800a4f2:	69bb      	ldr	r3, [r7, #24]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d009      	beq.n	800a50c <create_name+0x168>
 800a4f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4fc:	f043 0303 	orr.w	r3, r3, #3
 800a500:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800a504:	e002      	b.n	800a50c <create_name+0x168>
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	3b01      	subs	r3, #1
 800a50a:	617b      	str	r3, [r7, #20]
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d009      	beq.n	800a526 <create_name+0x182>
 800a512:	697b      	ldr	r3, [r7, #20]
 800a514:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a518:	3b01      	subs	r3, #1
 800a51a:	005b      	lsls	r3, r3, #1
 800a51c:	68fa      	ldr	r2, [r7, #12]
 800a51e:	4413      	add	r3, r2
 800a520:	881b      	ldrh	r3, [r3, #0]
 800a522:	2b2e      	cmp	r3, #46	@ 0x2e
 800a524:	d1ef      	bne.n	800a506 <create_name+0x162>

	i = b = 0; ni = 8;
 800a526:	2300      	movs	r3, #0
 800a528:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a52c:	2300      	movs	r3, #0
 800a52e:	623b      	str	r3, [r7, #32]
 800a530:	2308      	movs	r3, #8
 800a532:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	1c5a      	adds	r2, r3, #1
 800a538:	61ba      	str	r2, [r7, #24]
 800a53a:	005b      	lsls	r3, r3, #1
 800a53c:	68fa      	ldr	r2, [r7, #12]
 800a53e:	4413      	add	r3, r2
 800a540:	881b      	ldrh	r3, [r3, #0]
 800a542:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800a544:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a546:	2b00      	cmp	r3, #0
 800a548:	f000 8090 	beq.w	800a66c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800a54c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a54e:	2b20      	cmp	r3, #32
 800a550:	d006      	beq.n	800a560 <create_name+0x1bc>
 800a552:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a554:	2b2e      	cmp	r3, #46	@ 0x2e
 800a556:	d10a      	bne.n	800a56e <create_name+0x1ca>
 800a558:	69ba      	ldr	r2, [r7, #24]
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d006      	beq.n	800a56e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800a560:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a564:	f043 0303 	orr.w	r3, r3, #3
 800a568:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a56c:	e07d      	b.n	800a66a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800a56e:	6a3a      	ldr	r2, [r7, #32]
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	429a      	cmp	r2, r3
 800a574:	d203      	bcs.n	800a57e <create_name+0x1da>
 800a576:	69ba      	ldr	r2, [r7, #24]
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d123      	bne.n	800a5c6 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	2b0b      	cmp	r3, #11
 800a582:	d106      	bne.n	800a592 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800a584:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a588:	f043 0303 	orr.w	r3, r3, #3
 800a58c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a590:	e075      	b.n	800a67e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800a592:	69ba      	ldr	r2, [r7, #24]
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	429a      	cmp	r2, r3
 800a598:	d005      	beq.n	800a5a6 <create_name+0x202>
 800a59a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a59e:	f043 0303 	orr.w	r3, r3, #3
 800a5a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800a5a6:	69ba      	ldr	r2, [r7, #24]
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	429a      	cmp	r2, r3
 800a5ac:	d866      	bhi.n	800a67c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	61bb      	str	r3, [r7, #24]
 800a5b2:	2308      	movs	r3, #8
 800a5b4:	623b      	str	r3, [r7, #32]
 800a5b6:	230b      	movs	r3, #11
 800a5b8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800a5ba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a5c4:	e051      	b.n	800a66a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800a5c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5c8:	2b7f      	cmp	r3, #127	@ 0x7f
 800a5ca:	d914      	bls.n	800a5f6 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800a5cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5ce:	2100      	movs	r1, #0
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f000 ff87 	bl	800b4e4 <ff_convert>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800a5da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d004      	beq.n	800a5ea <create_name+0x246>
 800a5e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5e2:	3b80      	subs	r3, #128	@ 0x80
 800a5e4:	4a23      	ldr	r2, [pc, #140]	@ (800a674 <create_name+0x2d0>)
 800a5e6:	5cd3      	ldrb	r3, [r2, r3]
 800a5e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800a5ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5ee:	f043 0302 	orr.w	r3, r3, #2
 800a5f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800a5f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d007      	beq.n	800a60c <create_name+0x268>
 800a5fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a5fe:	4619      	mov	r1, r3
 800a600:	481d      	ldr	r0, [pc, #116]	@ (800a678 <create_name+0x2d4>)
 800a602:	f7fe fc37 	bl	8008e74 <chk_chr>
 800a606:	4603      	mov	r3, r0
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d008      	beq.n	800a61e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800a60c:	235f      	movs	r3, #95	@ 0x5f
 800a60e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a610:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a614:	f043 0303 	orr.w	r3, r3, #3
 800a618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a61c:	e01b      	b.n	800a656 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800a61e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a620:	2b40      	cmp	r3, #64	@ 0x40
 800a622:	d909      	bls.n	800a638 <create_name+0x294>
 800a624:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a626:	2b5a      	cmp	r3, #90	@ 0x5a
 800a628:	d806      	bhi.n	800a638 <create_name+0x294>
					b |= 2;
 800a62a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a62e:	f043 0302 	orr.w	r3, r3, #2
 800a632:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a636:	e00e      	b.n	800a656 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800a638:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a63a:	2b60      	cmp	r3, #96	@ 0x60
 800a63c:	d90b      	bls.n	800a656 <create_name+0x2b2>
 800a63e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a640:	2b7a      	cmp	r3, #122	@ 0x7a
 800a642:	d808      	bhi.n	800a656 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800a644:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a648:	f043 0301 	orr.w	r3, r3, #1
 800a64c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a650:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a652:	3b20      	subs	r3, #32
 800a654:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800a656:	6a3b      	ldr	r3, [r7, #32]
 800a658:	1c5a      	adds	r2, r3, #1
 800a65a:	623a      	str	r2, [r7, #32]
 800a65c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a65e:	b2d1      	uxtb	r1, r2
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	4413      	add	r3, r2
 800a664:	460a      	mov	r2, r1
 800a666:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800a66a:	e763      	b.n	800a534 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800a66c:	bf00      	nop
 800a66e:	e006      	b.n	800a67e <create_name+0x2da>
 800a670:	0800c928 	.word	0x0800c928
 800a674:	0800c9a4 	.word	0x0800c9a4
 800a678:	0800c934 	.word	0x0800c934
			if (si > di) break;			/* No extension */
 800a67c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a684:	2be5      	cmp	r3, #229	@ 0xe5
 800a686:	d103      	bne.n	800a690 <create_name+0x2ec>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2205      	movs	r2, #5
 800a68c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800a690:	69fb      	ldr	r3, [r7, #28]
 800a692:	2b08      	cmp	r3, #8
 800a694:	d104      	bne.n	800a6a0 <create_name+0x2fc>
 800a696:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a6a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a6a4:	f003 030c 	and.w	r3, r3, #12
 800a6a8:	2b0c      	cmp	r3, #12
 800a6aa:	d005      	beq.n	800a6b8 <create_name+0x314>
 800a6ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a6b0:	f003 0303 	and.w	r3, r3, #3
 800a6b4:	2b03      	cmp	r3, #3
 800a6b6:	d105      	bne.n	800a6c4 <create_name+0x320>
 800a6b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6bc:	f043 0302 	orr.w	r3, r3, #2
 800a6c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a6c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6c8:	f003 0302 	and.w	r3, r3, #2
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d117      	bne.n	800a700 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a6d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a6d4:	f003 0303 	and.w	r3, r3, #3
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d105      	bne.n	800a6e8 <create_name+0x344>
 800a6dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6e0:	f043 0310 	orr.w	r3, r3, #16
 800a6e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a6e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a6ec:	f003 030c 	and.w	r3, r3, #12
 800a6f0:	2b04      	cmp	r3, #4
 800a6f2:	d105      	bne.n	800a700 <create_name+0x35c>
 800a6f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6f8:	f043 0308 	orr.w	r3, r3, #8
 800a6fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a706:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800a70a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	3728      	adds	r7, #40	@ 0x28
 800a710:	46bd      	mov	sp, r7
 800a712:	bd80      	pop	{r7, pc}

0800a714 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b086      	sub	sp, #24
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a728:	e002      	b.n	800a730 <follow_path+0x1c>
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	3301      	adds	r3, #1
 800a72e:	603b      	str	r3, [r7, #0]
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	2b2f      	cmp	r3, #47	@ 0x2f
 800a736:	d0f8      	beq.n	800a72a <follow_path+0x16>
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	781b      	ldrb	r3, [r3, #0]
 800a73c:	2b5c      	cmp	r3, #92	@ 0x5c
 800a73e:	d0f4      	beq.n	800a72a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	2200      	movs	r2, #0
 800a744:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	781b      	ldrb	r3, [r3, #0]
 800a74a:	2b1f      	cmp	r3, #31
 800a74c:	d80a      	bhi.n	800a764 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2280      	movs	r2, #128	@ 0x80
 800a752:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800a756:	2100      	movs	r1, #0
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f7ff f8fe 	bl	800995a <dir_sdi>
 800a75e:	4603      	mov	r3, r0
 800a760:	75fb      	strb	r3, [r7, #23]
 800a762:	e048      	b.n	800a7f6 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a764:	463b      	mov	r3, r7
 800a766:	4619      	mov	r1, r3
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f7ff fe1b 	bl	800a3a4 <create_name>
 800a76e:	4603      	mov	r3, r0
 800a770:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a772:	7dfb      	ldrb	r3, [r7, #23]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d139      	bne.n	800a7ec <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f7ff fc5a 	bl	800a032 <dir_find>
 800a77e:	4603      	mov	r3, r0
 800a780:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a788:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a78a:	7dfb      	ldrb	r3, [r7, #23]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d00a      	beq.n	800a7a6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a790:	7dfb      	ldrb	r3, [r7, #23]
 800a792:	2b04      	cmp	r3, #4
 800a794:	d12c      	bne.n	800a7f0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a796:	7afb      	ldrb	r3, [r7, #11]
 800a798:	f003 0304 	and.w	r3, r3, #4
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d127      	bne.n	800a7f0 <follow_path+0xdc>
 800a7a0:	2305      	movs	r3, #5
 800a7a2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a7a4:	e024      	b.n	800a7f0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a7a6:	7afb      	ldrb	r3, [r7, #11]
 800a7a8:	f003 0304 	and.w	r3, r3, #4
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d121      	bne.n	800a7f4 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	799b      	ldrb	r3, [r3, #6]
 800a7b4:	f003 0310 	and.w	r3, r3, #16
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d102      	bne.n	800a7c2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a7bc:	2305      	movs	r3, #5
 800a7be:	75fb      	strb	r3, [r7, #23]
 800a7c0:	e019      	b.n	800a7f6 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	695b      	ldr	r3, [r3, #20]
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	8992      	ldrh	r2, [r2, #12]
 800a7d0:	fbb3 f0f2 	udiv	r0, r3, r2
 800a7d4:	fb00 f202 	mul.w	r2, r0, r2
 800a7d8:	1a9b      	subs	r3, r3, r2
 800a7da:	440b      	add	r3, r1
 800a7dc:	4619      	mov	r1, r3
 800a7de:	68f8      	ldr	r0, [r7, #12]
 800a7e0:	f7ff fa61 	bl	8009ca6 <ld_clust>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a7ea:	e7bb      	b.n	800a764 <follow_path+0x50>
			if (res != FR_OK) break;
 800a7ec:	bf00      	nop
 800a7ee:	e002      	b.n	800a7f6 <follow_path+0xe2>
				break;
 800a7f0:	bf00      	nop
 800a7f2:	e000      	b.n	800a7f6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a7f4:	bf00      	nop
			}
		}
	}

	return res;
 800a7f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3718      	adds	r7, #24
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}

0800a800 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a800:	b480      	push	{r7}
 800a802:	b087      	sub	sp, #28
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a808:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a80c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d031      	beq.n	800a87a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	617b      	str	r3, [r7, #20]
 800a81c:	e002      	b.n	800a824 <get_ldnumber+0x24>
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	3301      	adds	r3, #1
 800a822:	617b      	str	r3, [r7, #20]
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	2b1f      	cmp	r3, #31
 800a82a:	d903      	bls.n	800a834 <get_ldnumber+0x34>
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	781b      	ldrb	r3, [r3, #0]
 800a830:	2b3a      	cmp	r3, #58	@ 0x3a
 800a832:	d1f4      	bne.n	800a81e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	781b      	ldrb	r3, [r3, #0]
 800a838:	2b3a      	cmp	r3, #58	@ 0x3a
 800a83a:	d11c      	bne.n	800a876 <get_ldnumber+0x76>
			tp = *path;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	1c5a      	adds	r2, r3, #1
 800a846:	60fa      	str	r2, [r7, #12]
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	3b30      	subs	r3, #48	@ 0x30
 800a84c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a84e:	68bb      	ldr	r3, [r7, #8]
 800a850:	2b09      	cmp	r3, #9
 800a852:	d80e      	bhi.n	800a872 <get_ldnumber+0x72>
 800a854:	68fa      	ldr	r2, [r7, #12]
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	429a      	cmp	r2, r3
 800a85a:	d10a      	bne.n	800a872 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d107      	bne.n	800a872 <get_ldnumber+0x72>
					vol = (int)i;
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	3301      	adds	r3, #1
 800a86a:	617b      	str	r3, [r7, #20]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	697a      	ldr	r2, [r7, #20]
 800a870:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	e002      	b.n	800a87c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a876:	2300      	movs	r3, #0
 800a878:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a87a:	693b      	ldr	r3, [r7, #16]
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	371c      	adds	r7, #28
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr

0800a888 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b082      	sub	sp, #8
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2200      	movs	r2, #0
 800a896:	70da      	strb	r2, [r3, #3]
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a89e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a8a0:	6839      	ldr	r1, [r7, #0]
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f7fe fcb2 	bl	800920c <move_window>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d001      	beq.n	800a8b2 <check_fs+0x2a>
 800a8ae:	2304      	movs	r3, #4
 800a8b0:	e038      	b.n	800a924 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	3338      	adds	r3, #56	@ 0x38
 800a8b6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7fe f9f4 	bl	8008ca8 <ld_word>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	461a      	mov	r2, r3
 800a8c4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d001      	beq.n	800a8d0 <check_fs+0x48>
 800a8cc:	2303      	movs	r3, #3
 800a8ce:	e029      	b.n	800a924 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a8d6:	2be9      	cmp	r3, #233	@ 0xe9
 800a8d8:	d009      	beq.n	800a8ee <check_fs+0x66>
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a8e0:	2beb      	cmp	r3, #235	@ 0xeb
 800a8e2:	d11e      	bne.n	800a922 <check_fs+0x9a>
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800a8ea:	2b90      	cmp	r3, #144	@ 0x90
 800a8ec:	d119      	bne.n	800a922 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	3338      	adds	r3, #56	@ 0x38
 800a8f2:	3336      	adds	r3, #54	@ 0x36
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7fe f9f0 	bl	8008cda <ld_dword>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a900:	4a0a      	ldr	r2, [pc, #40]	@ (800a92c <check_fs+0xa4>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d101      	bne.n	800a90a <check_fs+0x82>
 800a906:	2300      	movs	r3, #0
 800a908:	e00c      	b.n	800a924 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	3338      	adds	r3, #56	@ 0x38
 800a90e:	3352      	adds	r3, #82	@ 0x52
 800a910:	4618      	mov	r0, r3
 800a912:	f7fe f9e2 	bl	8008cda <ld_dword>
 800a916:	4603      	mov	r3, r0
 800a918:	4a05      	ldr	r2, [pc, #20]	@ (800a930 <check_fs+0xa8>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d101      	bne.n	800a922 <check_fs+0x9a>
 800a91e:	2300      	movs	r3, #0
 800a920:	e000      	b.n	800a924 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a922:	2302      	movs	r3, #2
}
 800a924:	4618      	mov	r0, r3
 800a926:	3708      	adds	r7, #8
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}
 800a92c:	00544146 	.word	0x00544146
 800a930:	33544146 	.word	0x33544146

0800a934 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b096      	sub	sp, #88	@ 0x58
 800a938:	af00      	add	r7, sp, #0
 800a93a:	60f8      	str	r0, [r7, #12]
 800a93c:	60b9      	str	r1, [r7, #8]
 800a93e:	4613      	mov	r3, r2
 800a940:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	2200      	movs	r2, #0
 800a946:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a948:	68f8      	ldr	r0, [r7, #12]
 800a94a:	f7ff ff59 	bl	800a800 <get_ldnumber>
 800a94e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a952:	2b00      	cmp	r3, #0
 800a954:	da01      	bge.n	800a95a <find_volume+0x26>
 800a956:	230b      	movs	r3, #11
 800a958:	e262      	b.n	800ae20 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a95a:	4a9f      	ldr	r2, [pc, #636]	@ (800abd8 <find_volume+0x2a4>)
 800a95c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a95e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a962:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a966:	2b00      	cmp	r3, #0
 800a968:	d101      	bne.n	800a96e <find_volume+0x3a>
 800a96a:	230c      	movs	r3, #12
 800a96c:	e258      	b.n	800ae20 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a972:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a974:	79fb      	ldrb	r3, [r7, #7]
 800a976:	f023 0301 	bic.w	r3, r3, #1
 800a97a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a97c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a97e:	781b      	ldrb	r3, [r3, #0]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d01a      	beq.n	800a9ba <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a986:	785b      	ldrb	r3, [r3, #1]
 800a988:	4618      	mov	r0, r3
 800a98a:	f7fe f8ed 	bl	8008b68 <disk_status>
 800a98e:	4603      	mov	r3, r0
 800a990:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a994:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a998:	f003 0301 	and.w	r3, r3, #1
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d10c      	bne.n	800a9ba <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a9a0:	79fb      	ldrb	r3, [r7, #7]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d007      	beq.n	800a9b6 <find_volume+0x82>
 800a9a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a9aa:	f003 0304 	and.w	r3, r3, #4
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d001      	beq.n	800a9b6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a9b2:	230a      	movs	r3, #10
 800a9b4:	e234      	b.n	800ae20 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	e232      	b.n	800ae20 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a9ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9bc:	2200      	movs	r2, #0
 800a9be:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a9c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9c2:	b2da      	uxtb	r2, r3
 800a9c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9c6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ca:	785b      	ldrb	r3, [r3, #1]
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f7fe f8e5 	bl	8008b9c <disk_initialize>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a9d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a9dc:	f003 0301 	and.w	r3, r3, #1
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d001      	beq.n	800a9e8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a9e4:	2303      	movs	r3, #3
 800a9e6:	e21b      	b.n	800ae20 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a9e8:	79fb      	ldrb	r3, [r7, #7]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d007      	beq.n	800a9fe <find_volume+0xca>
 800a9ee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a9f2:	f003 0304 	and.w	r3, r3, #4
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d001      	beq.n	800a9fe <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a9fa:	230a      	movs	r3, #10
 800a9fc:	e210      	b.n	800ae20 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a9fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa00:	7858      	ldrb	r0, [r3, #1]
 800aa02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa04:	330c      	adds	r3, #12
 800aa06:	461a      	mov	r2, r3
 800aa08:	2102      	movs	r1, #2
 800aa0a:	f7fe f92f 	bl	8008c6c <disk_ioctl>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d001      	beq.n	800aa18 <find_volume+0xe4>
 800aa14:	2301      	movs	r3, #1
 800aa16:	e203      	b.n	800ae20 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800aa18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa1a:	899b      	ldrh	r3, [r3, #12]
 800aa1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa20:	d80d      	bhi.n	800aa3e <find_volume+0x10a>
 800aa22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa24:	899b      	ldrh	r3, [r3, #12]
 800aa26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa2a:	d308      	bcc.n	800aa3e <find_volume+0x10a>
 800aa2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa2e:	899b      	ldrh	r3, [r3, #12]
 800aa30:	461a      	mov	r2, r3
 800aa32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa34:	899b      	ldrh	r3, [r3, #12]
 800aa36:	3b01      	subs	r3, #1
 800aa38:	4013      	ands	r3, r2
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d001      	beq.n	800aa42 <find_volume+0x10e>
 800aa3e:	2301      	movs	r3, #1
 800aa40:	e1ee      	b.n	800ae20 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800aa42:	2300      	movs	r3, #0
 800aa44:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800aa46:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aa48:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800aa4a:	f7ff ff1d 	bl	800a888 <check_fs>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800aa54:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800aa58:	2b02      	cmp	r3, #2
 800aa5a:	d149      	bne.n	800aaf0 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa60:	e01e      	b.n	800aaa0 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800aa62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa64:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800aa68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa6a:	011b      	lsls	r3, r3, #4
 800aa6c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800aa70:	4413      	add	r3, r2
 800aa72:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800aa74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa76:	3304      	adds	r3, #4
 800aa78:	781b      	ldrb	r3, [r3, #0]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d006      	beq.n	800aa8c <find_volume+0x158>
 800aa7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa80:	3308      	adds	r3, #8
 800aa82:	4618      	mov	r0, r3
 800aa84:	f7fe f929 	bl	8008cda <ld_dword>
 800aa88:	4602      	mov	r2, r0
 800aa8a:	e000      	b.n	800aa8e <find_volume+0x15a>
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa90:	009b      	lsls	r3, r3, #2
 800aa92:	3358      	adds	r3, #88	@ 0x58
 800aa94:	443b      	add	r3, r7
 800aa96:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800aa9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	643b      	str	r3, [r7, #64]	@ 0x40
 800aaa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaa2:	2b03      	cmp	r3, #3
 800aaa4:	d9dd      	bls.n	800aa62 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800aaaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d002      	beq.n	800aab6 <find_volume+0x182>
 800aab0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aab2:	3b01      	subs	r3, #1
 800aab4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800aab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aab8:	009b      	lsls	r3, r3, #2
 800aaba:	3358      	adds	r3, #88	@ 0x58
 800aabc:	443b      	add	r3, r7
 800aabe:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800aac2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800aac4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d005      	beq.n	800aad6 <find_volume+0x1a2>
 800aaca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aacc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800aace:	f7ff fedb 	bl	800a888 <check_fs>
 800aad2:	4603      	mov	r3, r0
 800aad4:	e000      	b.n	800aad8 <find_volume+0x1a4>
 800aad6:	2303      	movs	r3, #3
 800aad8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800aadc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d905      	bls.n	800aaf0 <find_volume+0x1bc>
 800aae4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aae6:	3301      	adds	r3, #1
 800aae8:	643b      	str	r3, [r7, #64]	@ 0x40
 800aaea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaec:	2b03      	cmp	r3, #3
 800aaee:	d9e2      	bls.n	800aab6 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800aaf0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800aaf4:	2b04      	cmp	r3, #4
 800aaf6:	d101      	bne.n	800aafc <find_volume+0x1c8>
 800aaf8:	2301      	movs	r3, #1
 800aafa:	e191      	b.n	800ae20 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800aafc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ab00:	2b01      	cmp	r3, #1
 800ab02:	d901      	bls.n	800ab08 <find_volume+0x1d4>
 800ab04:	230d      	movs	r3, #13
 800ab06:	e18b      	b.n	800ae20 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ab08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab0a:	3338      	adds	r3, #56	@ 0x38
 800ab0c:	330b      	adds	r3, #11
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f7fe f8ca 	bl	8008ca8 <ld_word>
 800ab14:	4603      	mov	r3, r0
 800ab16:	461a      	mov	r2, r3
 800ab18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab1a:	899b      	ldrh	r3, [r3, #12]
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d001      	beq.n	800ab24 <find_volume+0x1f0>
 800ab20:	230d      	movs	r3, #13
 800ab22:	e17d      	b.n	800ae20 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ab24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab26:	3338      	adds	r3, #56	@ 0x38
 800ab28:	3316      	adds	r3, #22
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f7fe f8bc 	bl	8008ca8 <ld_word>
 800ab30:	4603      	mov	r3, r0
 800ab32:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800ab34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d106      	bne.n	800ab48 <find_volume+0x214>
 800ab3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab3c:	3338      	adds	r3, #56	@ 0x38
 800ab3e:	3324      	adds	r3, #36	@ 0x24
 800ab40:	4618      	mov	r0, r3
 800ab42:	f7fe f8ca 	bl	8008cda <ld_dword>
 800ab46:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800ab48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ab4c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ab4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab50:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800ab54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab56:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ab58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab5a:	789b      	ldrb	r3, [r3, #2]
 800ab5c:	2b01      	cmp	r3, #1
 800ab5e:	d005      	beq.n	800ab6c <find_volume+0x238>
 800ab60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab62:	789b      	ldrb	r3, [r3, #2]
 800ab64:	2b02      	cmp	r3, #2
 800ab66:	d001      	beq.n	800ab6c <find_volume+0x238>
 800ab68:	230d      	movs	r3, #13
 800ab6a:	e159      	b.n	800ae20 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ab6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab6e:	789b      	ldrb	r3, [r3, #2]
 800ab70:	461a      	mov	r2, r3
 800ab72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab74:	fb02 f303 	mul.w	r3, r2, r3
 800ab78:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ab7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ab80:	461a      	mov	r2, r3
 800ab82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab84:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ab86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab88:	895b      	ldrh	r3, [r3, #10]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d008      	beq.n	800aba0 <find_volume+0x26c>
 800ab8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab90:	895b      	ldrh	r3, [r3, #10]
 800ab92:	461a      	mov	r2, r3
 800ab94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab96:	895b      	ldrh	r3, [r3, #10]
 800ab98:	3b01      	subs	r3, #1
 800ab9a:	4013      	ands	r3, r2
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d001      	beq.n	800aba4 <find_volume+0x270>
 800aba0:	230d      	movs	r3, #13
 800aba2:	e13d      	b.n	800ae20 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800aba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba6:	3338      	adds	r3, #56	@ 0x38
 800aba8:	3311      	adds	r3, #17
 800abaa:	4618      	mov	r0, r3
 800abac:	f7fe f87c 	bl	8008ca8 <ld_word>
 800abb0:	4603      	mov	r3, r0
 800abb2:	461a      	mov	r2, r3
 800abb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800abb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abba:	891b      	ldrh	r3, [r3, #8]
 800abbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800abbe:	8992      	ldrh	r2, [r2, #12]
 800abc0:	0952      	lsrs	r2, r2, #5
 800abc2:	b292      	uxth	r2, r2
 800abc4:	fbb3 f1f2 	udiv	r1, r3, r2
 800abc8:	fb01 f202 	mul.w	r2, r1, r2
 800abcc:	1a9b      	subs	r3, r3, r2
 800abce:	b29b      	uxth	r3, r3
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d003      	beq.n	800abdc <find_volume+0x2a8>
 800abd4:	230d      	movs	r3, #13
 800abd6:	e123      	b.n	800ae20 <find_volume+0x4ec>
 800abd8:	20008b9c 	.word	0x20008b9c

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800abdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abde:	3338      	adds	r3, #56	@ 0x38
 800abe0:	3313      	adds	r3, #19
 800abe2:	4618      	mov	r0, r3
 800abe4:	f7fe f860 	bl	8008ca8 <ld_word>
 800abe8:	4603      	mov	r3, r0
 800abea:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800abec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d106      	bne.n	800ac00 <find_volume+0x2cc>
 800abf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abf4:	3338      	adds	r3, #56	@ 0x38
 800abf6:	3320      	adds	r3, #32
 800abf8:	4618      	mov	r0, r3
 800abfa:	f7fe f86e 	bl	8008cda <ld_dword>
 800abfe:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800ac00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac02:	3338      	adds	r3, #56	@ 0x38
 800ac04:	330e      	adds	r3, #14
 800ac06:	4618      	mov	r0, r3
 800ac08:	f7fe f84e 	bl	8008ca8 <ld_word>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800ac10:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d101      	bne.n	800ac1a <find_volume+0x2e6>
 800ac16:	230d      	movs	r3, #13
 800ac18:	e102      	b.n	800ae20 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800ac1a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ac1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac1e:	4413      	add	r3, r2
 800ac20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ac22:	8911      	ldrh	r1, [r2, #8]
 800ac24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ac26:	8992      	ldrh	r2, [r2, #12]
 800ac28:	0952      	lsrs	r2, r2, #5
 800ac2a:	b292      	uxth	r2, r2
 800ac2c:	fbb1 f2f2 	udiv	r2, r1, r2
 800ac30:	b292      	uxth	r2, r2
 800ac32:	4413      	add	r3, r2
 800ac34:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ac36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac3a:	429a      	cmp	r2, r3
 800ac3c:	d201      	bcs.n	800ac42 <find_volume+0x30e>
 800ac3e:	230d      	movs	r3, #13
 800ac40:	e0ee      	b.n	800ae20 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ac42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac46:	1ad3      	subs	r3, r2, r3
 800ac48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ac4a:	8952      	ldrh	r2, [r2, #10]
 800ac4c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac50:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ac52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d101      	bne.n	800ac5c <find_volume+0x328>
 800ac58:	230d      	movs	r3, #13
 800ac5a:	e0e1      	b.n	800ae20 <find_volume+0x4ec>
		fmt = FS_FAT32;
 800ac5c:	2303      	movs	r3, #3
 800ac5e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ac62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac64:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d802      	bhi.n	800ac72 <find_volume+0x33e>
 800ac6c:	2302      	movs	r3, #2
 800ac6e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ac72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac74:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	d802      	bhi.n	800ac82 <find_volume+0x34e>
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ac82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac84:	1c9a      	adds	r2, r3, #2
 800ac86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac88:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800ac8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac8c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ac8e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ac90:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ac92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac94:	441a      	add	r2, r3
 800ac96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac98:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800ac9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ac9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac9e:	441a      	add	r2, r3
 800aca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aca2:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800aca4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800aca8:	2b03      	cmp	r3, #3
 800acaa:	d11e      	bne.n	800acea <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800acac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acae:	3338      	adds	r3, #56	@ 0x38
 800acb0:	332a      	adds	r3, #42	@ 0x2a
 800acb2:	4618      	mov	r0, r3
 800acb4:	f7fd fff8 	bl	8008ca8 <ld_word>
 800acb8:	4603      	mov	r3, r0
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d001      	beq.n	800acc2 <find_volume+0x38e>
 800acbe:	230d      	movs	r3, #13
 800acc0:	e0ae      	b.n	800ae20 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800acc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acc4:	891b      	ldrh	r3, [r3, #8]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d001      	beq.n	800acce <find_volume+0x39a>
 800acca:	230d      	movs	r3, #13
 800accc:	e0a8      	b.n	800ae20 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800acce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acd0:	3338      	adds	r3, #56	@ 0x38
 800acd2:	332c      	adds	r3, #44	@ 0x2c
 800acd4:	4618      	mov	r0, r3
 800acd6:	f7fe f800 	bl	8008cda <ld_dword>
 800acda:	4602      	mov	r2, r0
 800acdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acde:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ace0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ace2:	69db      	ldr	r3, [r3, #28]
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	647b      	str	r3, [r7, #68]	@ 0x44
 800ace8:	e01f      	b.n	800ad2a <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800acea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acec:	891b      	ldrh	r3, [r3, #8]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d101      	bne.n	800acf6 <find_volume+0x3c2>
 800acf2:	230d      	movs	r3, #13
 800acf4:	e094      	b.n	800ae20 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800acf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acf8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800acfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acfc:	441a      	add	r2, r3
 800acfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad00:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ad02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ad06:	2b02      	cmp	r3, #2
 800ad08:	d103      	bne.n	800ad12 <find_volume+0x3de>
 800ad0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad0c:	69db      	ldr	r3, [r3, #28]
 800ad0e:	005b      	lsls	r3, r3, #1
 800ad10:	e00a      	b.n	800ad28 <find_volume+0x3f4>
 800ad12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad14:	69da      	ldr	r2, [r3, #28]
 800ad16:	4613      	mov	r3, r2
 800ad18:	005b      	lsls	r3, r3, #1
 800ad1a:	4413      	add	r3, r2
 800ad1c:	085a      	lsrs	r2, r3, #1
 800ad1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad20:	69db      	ldr	r3, [r3, #28]
 800ad22:	f003 0301 	and.w	r3, r3, #1
 800ad26:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ad28:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ad2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad2c:	6a1a      	ldr	r2, [r3, #32]
 800ad2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad30:	899b      	ldrh	r3, [r3, #12]
 800ad32:	4619      	mov	r1, r3
 800ad34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad36:	440b      	add	r3, r1
 800ad38:	3b01      	subs	r3, #1
 800ad3a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ad3c:	8989      	ldrh	r1, [r1, #12]
 800ad3e:	fbb3 f3f1 	udiv	r3, r3, r1
 800ad42:	429a      	cmp	r2, r3
 800ad44:	d201      	bcs.n	800ad4a <find_volume+0x416>
 800ad46:	230d      	movs	r3, #13
 800ad48:	e06a      	b.n	800ae20 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ad4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ad50:	619a      	str	r2, [r3, #24]
 800ad52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad54:	699a      	ldr	r2, [r3, #24]
 800ad56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad58:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800ad5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad5c:	2280      	movs	r2, #128	@ 0x80
 800ad5e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ad60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ad64:	2b03      	cmp	r3, #3
 800ad66:	d149      	bne.n	800adfc <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ad68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad6a:	3338      	adds	r3, #56	@ 0x38
 800ad6c:	3330      	adds	r3, #48	@ 0x30
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f7fd ff9a 	bl	8008ca8 <ld_word>
 800ad74:	4603      	mov	r3, r0
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d140      	bne.n	800adfc <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ad7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	4619      	mov	r1, r3
 800ad80:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ad82:	f7fe fa43 	bl	800920c <move_window>
 800ad86:	4603      	mov	r3, r0
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d137      	bne.n	800adfc <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800ad8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad8e:	2200      	movs	r2, #0
 800ad90:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ad92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad94:	3338      	adds	r3, #56	@ 0x38
 800ad96:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f7fd ff84 	bl	8008ca8 <ld_word>
 800ada0:	4603      	mov	r3, r0
 800ada2:	461a      	mov	r2, r3
 800ada4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ada8:	429a      	cmp	r2, r3
 800adaa:	d127      	bne.n	800adfc <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800adac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adae:	3338      	adds	r3, #56	@ 0x38
 800adb0:	4618      	mov	r0, r3
 800adb2:	f7fd ff92 	bl	8008cda <ld_dword>
 800adb6:	4603      	mov	r3, r0
 800adb8:	4a1b      	ldr	r2, [pc, #108]	@ (800ae28 <find_volume+0x4f4>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d11e      	bne.n	800adfc <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800adbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adc0:	3338      	adds	r3, #56	@ 0x38
 800adc2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800adc6:	4618      	mov	r0, r3
 800adc8:	f7fd ff87 	bl	8008cda <ld_dword>
 800adcc:	4603      	mov	r3, r0
 800adce:	4a17      	ldr	r2, [pc, #92]	@ (800ae2c <find_volume+0x4f8>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d113      	bne.n	800adfc <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800add4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800add6:	3338      	adds	r3, #56	@ 0x38
 800add8:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800addc:	4618      	mov	r0, r3
 800adde:	f7fd ff7c 	bl	8008cda <ld_dword>
 800ade2:	4602      	mov	r2, r0
 800ade4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ade6:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ade8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adea:	3338      	adds	r3, #56	@ 0x38
 800adec:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800adf0:	4618      	mov	r0, r3
 800adf2:	f7fd ff72 	bl	8008cda <ld_dword>
 800adf6:	4602      	mov	r2, r0
 800adf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adfa:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800adfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adfe:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ae02:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ae04:	4b0a      	ldr	r3, [pc, #40]	@ (800ae30 <find_volume+0x4fc>)
 800ae06:	881b      	ldrh	r3, [r3, #0]
 800ae08:	3301      	adds	r3, #1
 800ae0a:	b29a      	uxth	r2, r3
 800ae0c:	4b08      	ldr	r3, [pc, #32]	@ (800ae30 <find_volume+0x4fc>)
 800ae0e:	801a      	strh	r2, [r3, #0]
 800ae10:	4b07      	ldr	r3, [pc, #28]	@ (800ae30 <find_volume+0x4fc>)
 800ae12:	881a      	ldrh	r2, [r3, #0]
 800ae14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae16:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ae18:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ae1a:	f7fe f98f 	bl	800913c <clear_lock>
#endif
	return FR_OK;
 800ae1e:	2300      	movs	r3, #0
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3758      	adds	r7, #88	@ 0x58
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}
 800ae28:	41615252 	.word	0x41615252
 800ae2c:	61417272 	.word	0x61417272
 800ae30:	20008ba0 	.word	0x20008ba0

0800ae34 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b084      	sub	sp, #16
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ae3e:	2309      	movs	r3, #9
 800ae40:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d01c      	beq.n	800ae82 <validate+0x4e>
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d018      	beq.n	800ae82 <validate+0x4e>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d013      	beq.n	800ae82 <validate+0x4e>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	889a      	ldrh	r2, [r3, #4]
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	88db      	ldrh	r3, [r3, #6]
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d10c      	bne.n	800ae82 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	785b      	ldrb	r3, [r3, #1]
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f7fd fe7a 	bl	8008b68 <disk_status>
 800ae74:	4603      	mov	r3, r0
 800ae76:	f003 0301 	and.w	r3, r3, #1
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d101      	bne.n	800ae82 <validate+0x4e>
			res = FR_OK;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ae82:	7bfb      	ldrb	r3, [r7, #15]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d102      	bne.n	800ae8e <validate+0x5a>
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	e000      	b.n	800ae90 <validate+0x5c>
 800ae8e:	2300      	movs	r3, #0
 800ae90:	683a      	ldr	r2, [r7, #0]
 800ae92:	6013      	str	r3, [r2, #0]
	return res;
 800ae94:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae96:	4618      	mov	r0, r3
 800ae98:	3710      	adds	r7, #16
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	bd80      	pop	{r7, pc}
	...

0800aea0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b088      	sub	sp, #32
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	60f8      	str	r0, [r7, #12]
 800aea8:	60b9      	str	r1, [r7, #8]
 800aeaa:	4613      	mov	r3, r2
 800aeac:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800aeb2:	f107 0310 	add.w	r3, r7, #16
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	f7ff fca2 	bl	800a800 <get_ldnumber>
 800aebc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800aebe:	69fb      	ldr	r3, [r7, #28]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	da01      	bge.n	800aec8 <f_mount+0x28>
 800aec4:	230b      	movs	r3, #11
 800aec6:	e02b      	b.n	800af20 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800aec8:	4a17      	ldr	r2, [pc, #92]	@ (800af28 <f_mount+0x88>)
 800aeca:	69fb      	ldr	r3, [r7, #28]
 800aecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aed0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800aed2:	69bb      	ldr	r3, [r7, #24]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d005      	beq.n	800aee4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800aed8:	69b8      	ldr	r0, [r7, #24]
 800aeda:	f7fe f92f 	bl	800913c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800aede:	69bb      	ldr	r3, [r7, #24]
 800aee0:	2200      	movs	r2, #0
 800aee2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d002      	beq.n	800aef0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2200      	movs	r2, #0
 800aeee:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800aef0:	68fa      	ldr	r2, [r7, #12]
 800aef2:	490d      	ldr	r1, [pc, #52]	@ (800af28 <f_mount+0x88>)
 800aef4:	69fb      	ldr	r3, [r7, #28]
 800aef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d002      	beq.n	800af06 <f_mount+0x66>
 800af00:	79fb      	ldrb	r3, [r7, #7]
 800af02:	2b01      	cmp	r3, #1
 800af04:	d001      	beq.n	800af0a <f_mount+0x6a>
 800af06:	2300      	movs	r3, #0
 800af08:	e00a      	b.n	800af20 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800af0a:	f107 010c 	add.w	r1, r7, #12
 800af0e:	f107 0308 	add.w	r3, r7, #8
 800af12:	2200      	movs	r2, #0
 800af14:	4618      	mov	r0, r3
 800af16:	f7ff fd0d 	bl	800a934 <find_volume>
 800af1a:	4603      	mov	r3, r0
 800af1c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800af1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800af20:	4618      	mov	r0, r3
 800af22:	3720      	adds	r7, #32
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}
 800af28:	20008b9c 	.word	0x20008b9c

0800af2c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b09a      	sub	sp, #104	@ 0x68
 800af30:	af00      	add	r7, sp, #0
 800af32:	60f8      	str	r0, [r7, #12]
 800af34:	60b9      	str	r1, [r7, #8]
 800af36:	4613      	mov	r3, r2
 800af38:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d101      	bne.n	800af44 <f_open+0x18>
 800af40:	2309      	movs	r3, #9
 800af42:	e1c7      	b.n	800b2d4 <f_open+0x3a8>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800af44:	79fb      	ldrb	r3, [r7, #7]
 800af46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af4a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800af4c:	79fa      	ldrb	r2, [r7, #7]
 800af4e:	f107 0110 	add.w	r1, r7, #16
 800af52:	f107 0308 	add.w	r3, r7, #8
 800af56:	4618      	mov	r0, r3
 800af58:	f7ff fcec 	bl	800a934 <find_volume>
 800af5c:	4603      	mov	r3, r0
 800af5e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800af62:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800af66:	2b00      	cmp	r3, #0
 800af68:	f040 81ab 	bne.w	800b2c2 <f_open+0x396>
		dj.obj.fs = fs;
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800af70:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800af74:	f000 fb7c 	bl	800b670 <ff_memalloc>
 800af78:	65b8      	str	r0, [r7, #88]	@ 0x58
 800af7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d101      	bne.n	800af84 <f_open+0x58>
 800af80:	2311      	movs	r3, #17
 800af82:	e1a7      	b.n	800b2d4 <f_open+0x3a8>
 800af84:	693b      	ldr	r3, [r7, #16]
 800af86:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af88:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800af8a:	68ba      	ldr	r2, [r7, #8]
 800af8c:	f107 0314 	add.w	r3, r7, #20
 800af90:	4611      	mov	r1, r2
 800af92:	4618      	mov	r0, r3
 800af94:	f7ff fbbe 	bl	800a714 <follow_path>
 800af98:	4603      	mov	r3, r0
 800af9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800af9e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d118      	bne.n	800afd8 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800afa6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800afaa:	b25b      	sxtb	r3, r3
 800afac:	2b00      	cmp	r3, #0
 800afae:	da03      	bge.n	800afb8 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800afb0:	2306      	movs	r3, #6
 800afb2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800afb6:	e00f      	b.n	800afd8 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800afb8:	79fb      	ldrb	r3, [r7, #7]
 800afba:	2b01      	cmp	r3, #1
 800afbc:	bf8c      	ite	hi
 800afbe:	2301      	movhi	r3, #1
 800afc0:	2300      	movls	r3, #0
 800afc2:	b2db      	uxtb	r3, r3
 800afc4:	461a      	mov	r2, r3
 800afc6:	f107 0314 	add.w	r3, r7, #20
 800afca:	4611      	mov	r1, r2
 800afcc:	4618      	mov	r0, r3
 800afce:	f7fd ff6d 	bl	8008eac <chk_lock>
 800afd2:	4603      	mov	r3, r0
 800afd4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800afd8:	79fb      	ldrb	r3, [r7, #7]
 800afda:	f003 031c 	and.w	r3, r3, #28
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d07f      	beq.n	800b0e2 <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800afe2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d017      	beq.n	800b01a <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800afea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800afee:	2b04      	cmp	r3, #4
 800aff0:	d10e      	bne.n	800b010 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800aff2:	f7fd ffb7 	bl	8008f64 <enq_lock>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d006      	beq.n	800b00a <f_open+0xde>
 800affc:	f107 0314 	add.w	r3, r7, #20
 800b000:	4618      	mov	r0, r3
 800b002:	f7ff f8d7 	bl	800a1b4 <dir_register>
 800b006:	4603      	mov	r3, r0
 800b008:	e000      	b.n	800b00c <f_open+0xe0>
 800b00a:	2312      	movs	r3, #18
 800b00c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b010:	79fb      	ldrb	r3, [r7, #7]
 800b012:	f043 0308 	orr.w	r3, r3, #8
 800b016:	71fb      	strb	r3, [r7, #7]
 800b018:	e010      	b.n	800b03c <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b01a:	7ebb      	ldrb	r3, [r7, #26]
 800b01c:	f003 0311 	and.w	r3, r3, #17
 800b020:	2b00      	cmp	r3, #0
 800b022:	d003      	beq.n	800b02c <f_open+0x100>
					res = FR_DENIED;
 800b024:	2307      	movs	r3, #7
 800b026:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b02a:	e007      	b.n	800b03c <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800b02c:	79fb      	ldrb	r3, [r7, #7]
 800b02e:	f003 0304 	and.w	r3, r3, #4
 800b032:	2b00      	cmp	r3, #0
 800b034:	d002      	beq.n	800b03c <f_open+0x110>
 800b036:	2308      	movs	r3, #8
 800b038:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800b03c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b040:	2b00      	cmp	r3, #0
 800b042:	d168      	bne.n	800b116 <f_open+0x1ea>
 800b044:	79fb      	ldrb	r3, [r7, #7]
 800b046:	f003 0308 	and.w	r3, r3, #8
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d063      	beq.n	800b116 <f_open+0x1ea>
				dw = GET_FATTIME();
 800b04e:	f7fd fb3b 	bl	80086c8 <get_fattime>
 800b052:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800b054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b056:	330e      	adds	r3, #14
 800b058:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fd fe7b 	bl	8008d56 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800b060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b062:	3316      	adds	r3, #22
 800b064:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b066:	4618      	mov	r0, r3
 800b068:	f7fd fe75 	bl	8008d56 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800b06c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b06e:	330b      	adds	r3, #11
 800b070:	2220      	movs	r2, #32
 800b072:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b078:	4611      	mov	r1, r2
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7fe fe13 	bl	8009ca6 <ld_clust>
 800b080:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b086:	2200      	movs	r2, #0
 800b088:	4618      	mov	r0, r3
 800b08a:	f7fe fe2b 	bl	8009ce4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800b08e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b090:	331c      	adds	r3, #28
 800b092:	2100      	movs	r1, #0
 800b094:	4618      	mov	r0, r3
 800b096:	f7fd fe5e 	bl	8008d56 <st_dword>
					fs->wflag = 1;
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	2201      	movs	r2, #1
 800b09e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800b0a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d037      	beq.n	800b116 <f_open+0x1ea>
						dw = fs->winsect;
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0aa:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800b0ac:	f107 0314 	add.w	r3, r7, #20
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	f7fe fb53 	bl	8009760 <remove_chain>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800b0c0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d126      	bne.n	800b116 <f_open+0x1ea>
							res = move_window(fs, dw);
 800b0c8:	693b      	ldr	r3, [r7, #16]
 800b0ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f7fe f89d 	bl	800920c <move_window>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b0dc:	3a01      	subs	r2, #1
 800b0de:	615a      	str	r2, [r3, #20]
 800b0e0:	e019      	b.n	800b116 <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800b0e2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d115      	bne.n	800b116 <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800b0ea:	7ebb      	ldrb	r3, [r7, #26]
 800b0ec:	f003 0310 	and.w	r3, r3, #16
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d003      	beq.n	800b0fc <f_open+0x1d0>
					res = FR_NO_FILE;
 800b0f4:	2304      	movs	r3, #4
 800b0f6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b0fa:	e00c      	b.n	800b116 <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800b0fc:	79fb      	ldrb	r3, [r7, #7]
 800b0fe:	f003 0302 	and.w	r3, r3, #2
 800b102:	2b00      	cmp	r3, #0
 800b104:	d007      	beq.n	800b116 <f_open+0x1ea>
 800b106:	7ebb      	ldrb	r3, [r7, #26]
 800b108:	f003 0301 	and.w	r3, r3, #1
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d002      	beq.n	800b116 <f_open+0x1ea>
						res = FR_DENIED;
 800b110:	2307      	movs	r3, #7
 800b112:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800b116:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d126      	bne.n	800b16c <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800b11e:	79fb      	ldrb	r3, [r7, #7]
 800b120:	f003 0308 	and.w	r3, r3, #8
 800b124:	2b00      	cmp	r3, #0
 800b126:	d003      	beq.n	800b130 <f_open+0x204>
				mode |= FA_MODIFIED;
 800b128:	79fb      	ldrb	r3, [r7, #7]
 800b12a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b12e:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800b130:	693b      	ldr	r3, [r7, #16]
 800b132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800b138:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b13e:	79fb      	ldrb	r3, [r7, #7]
 800b140:	2b01      	cmp	r3, #1
 800b142:	bf8c      	ite	hi
 800b144:	2301      	movhi	r3, #1
 800b146:	2300      	movls	r3, #0
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	461a      	mov	r2, r3
 800b14c:	f107 0314 	add.w	r3, r7, #20
 800b150:	4611      	mov	r1, r2
 800b152:	4618      	mov	r0, r3
 800b154:	f7fd ff28 	bl	8008fa8 <inc_lock>
 800b158:	4602      	mov	r2, r0
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	691b      	ldr	r3, [r3, #16]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d102      	bne.n	800b16c <f_open+0x240>
 800b166:	2302      	movs	r3, #2
 800b168:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800b16c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b170:	2b00      	cmp	r3, #0
 800b172:	f040 80a3 	bne.w	800b2bc <f_open+0x390>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b17a:	4611      	mov	r1, r2
 800b17c:	4618      	mov	r0, r3
 800b17e:	f7fe fd92 	bl	8009ca6 <ld_clust>
 800b182:	4602      	mov	r2, r0
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800b188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b18a:	331c      	adds	r3, #28
 800b18c:	4618      	mov	r0, r3
 800b18e:	f7fd fda4 	bl	8008cda <ld_dword>
 800b192:	4602      	mov	r2, r0
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	2200      	movs	r2, #0
 800b19c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800b19e:	693a      	ldr	r2, [r7, #16]
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	88da      	ldrh	r2, [r3, #6]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	79fa      	ldrb	r2, [r7, #7]
 800b1b0:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	3330      	adds	r3, #48	@ 0x30
 800b1c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b1cc:	2100      	movs	r1, #0
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	f7fd fe0e 	bl	8008df0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800b1d4:	79fb      	ldrb	r3, [r7, #7]
 800b1d6:	f003 0320 	and.w	r3, r3, #32
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d06e      	beq.n	800b2bc <f_open+0x390>
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	68db      	ldr	r3, [r3, #12]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d06a      	beq.n	800b2bc <f_open+0x390>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	68da      	ldr	r2, [r3, #12]
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	895b      	ldrh	r3, [r3, #10]
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	899b      	ldrh	r3, [r3, #12]
 800b1f8:	fb02 f303 	mul.w	r3, r2, r3
 800b1fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	68db      	ldr	r3, [r3, #12]
 800b208:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b20a:	e016      	b.n	800b23a <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b210:	4618      	mov	r0, r3
 800b212:	f7fe f8b8 	bl	8009386 <get_fat>
 800b216:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800b218:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b21a:	2b01      	cmp	r3, #1
 800b21c:	d802      	bhi.n	800b224 <f_open+0x2f8>
 800b21e:	2302      	movs	r3, #2
 800b220:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b224:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b226:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b22a:	d102      	bne.n	800b232 <f_open+0x306>
 800b22c:	2301      	movs	r3, #1
 800b22e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b232:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b234:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b236:	1ad3      	subs	r3, r2, r3
 800b238:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b23a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d103      	bne.n	800b24a <f_open+0x31e>
 800b242:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b244:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b246:	429a      	cmp	r2, r3
 800b248:	d8e0      	bhi.n	800b20c <f_open+0x2e0>
				}
				fp->clust = clst;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b24e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b250:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b254:	2b00      	cmp	r3, #0
 800b256:	d131      	bne.n	800b2bc <f_open+0x390>
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	899b      	ldrh	r3, [r3, #12]
 800b25c:	461a      	mov	r2, r3
 800b25e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b260:	fbb3 f1f2 	udiv	r1, r3, r2
 800b264:	fb01 f202 	mul.w	r2, r1, r2
 800b268:	1a9b      	subs	r3, r3, r2
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d026      	beq.n	800b2bc <f_open+0x390>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b272:	4618      	mov	r0, r3
 800b274:	f7fe f868 	bl	8009348 <clust2sect>
 800b278:	64b8      	str	r0, [r7, #72]	@ 0x48
 800b27a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d103      	bne.n	800b288 <f_open+0x35c>
						res = FR_INT_ERR;
 800b280:	2302      	movs	r3, #2
 800b282:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b286:	e019      	b.n	800b2bc <f_open+0x390>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	899b      	ldrh	r3, [r3, #12]
 800b28c:	461a      	mov	r2, r3
 800b28e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b290:	fbb3 f2f2 	udiv	r2, r3, r2
 800b294:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b296:	441a      	add	r2, r3
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	7858      	ldrb	r0, [r3, #1]
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	6a1a      	ldr	r2, [r3, #32]
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	f7fd fc9e 	bl	8008bec <disk_read>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d002      	beq.n	800b2bc <f_open+0x390>
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800b2bc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b2be:	f000 f9e3 	bl	800b688 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b2c2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d002      	beq.n	800b2d0 <f_open+0x3a4>
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b2d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3768      	adds	r7, #104	@ 0x68
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b086      	sub	sp, #24
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f107 0208 	add.w	r2, r7, #8
 800b2ea:	4611      	mov	r1, r2
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7ff fda1 	bl	800ae34 <validate>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b2f6:	7dfb      	ldrb	r3, [r7, #23]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d168      	bne.n	800b3ce <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	7d1b      	ldrb	r3, [r3, #20]
 800b300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b304:	2b00      	cmp	r3, #0
 800b306:	d062      	beq.n	800b3ce <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	7d1b      	ldrb	r3, [r3, #20]
 800b30c:	b25b      	sxtb	r3, r3
 800b30e:	2b00      	cmp	r3, #0
 800b310:	da15      	bge.n	800b33e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	7858      	ldrb	r0, [r3, #1]
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6a1a      	ldr	r2, [r3, #32]
 800b320:	2301      	movs	r3, #1
 800b322:	f7fd fc83 	bl	8008c2c <disk_write>
 800b326:	4603      	mov	r3, r0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d001      	beq.n	800b330 <f_sync+0x54>
 800b32c:	2301      	movs	r3, #1
 800b32e:	e04f      	b.n	800b3d0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	7d1b      	ldrb	r3, [r3, #20]
 800b334:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b338:	b2da      	uxtb	r2, r3
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b33e:	f7fd f9c3 	bl	80086c8 <get_fattime>
 800b342:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b344:	68ba      	ldr	r2, [r7, #8]
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b34a:	4619      	mov	r1, r3
 800b34c:	4610      	mov	r0, r2
 800b34e:	f7fd ff5d 	bl	800920c <move_window>
 800b352:	4603      	mov	r3, r0
 800b354:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b356:	7dfb      	ldrb	r3, [r7, #23]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d138      	bne.n	800b3ce <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b360:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	330b      	adds	r3, #11
 800b366:	781a      	ldrb	r2, [r3, #0]
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	330b      	adds	r3, #11
 800b36c:	f042 0220 	orr.w	r2, r2, #32
 800b370:	b2d2      	uxtb	r2, r2
 800b372:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	6818      	ldr	r0, [r3, #0]
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	689b      	ldr	r3, [r3, #8]
 800b37c:	461a      	mov	r2, r3
 800b37e:	68f9      	ldr	r1, [r7, #12]
 800b380:	f7fe fcb0 	bl	8009ce4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	f103 021c 	add.w	r2, r3, #28
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	68db      	ldr	r3, [r3, #12]
 800b38e:	4619      	mov	r1, r3
 800b390:	4610      	mov	r0, r2
 800b392:	f7fd fce0 	bl	8008d56 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	3316      	adds	r3, #22
 800b39a:	6939      	ldr	r1, [r7, #16]
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7fd fcda 	bl	8008d56 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	3312      	adds	r3, #18
 800b3a6:	2100      	movs	r1, #0
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	f7fd fcb9 	bl	8008d20 <st_word>
					fs->wflag = 1;
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	2201      	movs	r2, #1
 800b3b2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	f7fd ff56 	bl	8009268 <sync_fs>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	7d1b      	ldrb	r3, [r3, #20]
 800b3c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b3c8:	b2da      	uxtb	r2, r3
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b3ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	3718      	adds	r7, #24
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	bd80      	pop	{r7, pc}

0800b3d8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b084      	sub	sp, #16
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f7ff ff7b 	bl	800b2dc <f_sync>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b3ea:	7bfb      	ldrb	r3, [r7, #15]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d118      	bne.n	800b422 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f107 0208 	add.w	r2, r7, #8
 800b3f6:	4611      	mov	r1, r2
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f7ff fd1b 	bl	800ae34 <validate>
 800b3fe:	4603      	mov	r3, r0
 800b400:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b402:	7bfb      	ldrb	r3, [r7, #15]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d10c      	bne.n	800b422 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	691b      	ldr	r3, [r3, #16]
 800b40c:	4618      	mov	r0, r3
 800b40e:	f7fd fe59 	bl	80090c4 <dec_lock>
 800b412:	4603      	mov	r3, r0
 800b414:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b416:	7bfb      	ldrb	r3, [r7, #15]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d102      	bne.n	800b422 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2200      	movs	r2, #0
 800b420:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b422:	7bfb      	ldrb	r3, [r7, #15]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3710      	adds	r7, #16
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b087      	sub	sp, #28
 800b430:	af00      	add	r7, sp, #0
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	60b9      	str	r1, [r7, #8]
 800b436:	4613      	mov	r3, r2
 800b438:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b43a:	2301      	movs	r3, #1
 800b43c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b43e:	2300      	movs	r3, #0
 800b440:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b442:	4b1f      	ldr	r3, [pc, #124]	@ (800b4c0 <FATFS_LinkDriverEx+0x94>)
 800b444:	7a5b      	ldrb	r3, [r3, #9]
 800b446:	b2db      	uxtb	r3, r3
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d131      	bne.n	800b4b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b44c:	4b1c      	ldr	r3, [pc, #112]	@ (800b4c0 <FATFS_LinkDriverEx+0x94>)
 800b44e:	7a5b      	ldrb	r3, [r3, #9]
 800b450:	b2db      	uxtb	r3, r3
 800b452:	461a      	mov	r2, r3
 800b454:	4b1a      	ldr	r3, [pc, #104]	@ (800b4c0 <FATFS_LinkDriverEx+0x94>)
 800b456:	2100      	movs	r1, #0
 800b458:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b45a:	4b19      	ldr	r3, [pc, #100]	@ (800b4c0 <FATFS_LinkDriverEx+0x94>)
 800b45c:	7a5b      	ldrb	r3, [r3, #9]
 800b45e:	b2db      	uxtb	r3, r3
 800b460:	4a17      	ldr	r2, [pc, #92]	@ (800b4c0 <FATFS_LinkDriverEx+0x94>)
 800b462:	009b      	lsls	r3, r3, #2
 800b464:	4413      	add	r3, r2
 800b466:	68fa      	ldr	r2, [r7, #12]
 800b468:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b46a:	4b15      	ldr	r3, [pc, #84]	@ (800b4c0 <FATFS_LinkDriverEx+0x94>)
 800b46c:	7a5b      	ldrb	r3, [r3, #9]
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	461a      	mov	r2, r3
 800b472:	4b13      	ldr	r3, [pc, #76]	@ (800b4c0 <FATFS_LinkDriverEx+0x94>)
 800b474:	4413      	add	r3, r2
 800b476:	79fa      	ldrb	r2, [r7, #7]
 800b478:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b47a:	4b11      	ldr	r3, [pc, #68]	@ (800b4c0 <FATFS_LinkDriverEx+0x94>)
 800b47c:	7a5b      	ldrb	r3, [r3, #9]
 800b47e:	b2db      	uxtb	r3, r3
 800b480:	1c5a      	adds	r2, r3, #1
 800b482:	b2d1      	uxtb	r1, r2
 800b484:	4a0e      	ldr	r2, [pc, #56]	@ (800b4c0 <FATFS_LinkDriverEx+0x94>)
 800b486:	7251      	strb	r1, [r2, #9]
 800b488:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b48a:	7dbb      	ldrb	r3, [r7, #22]
 800b48c:	3330      	adds	r3, #48	@ 0x30
 800b48e:	b2da      	uxtb	r2, r3
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	3301      	adds	r3, #1
 800b498:	223a      	movs	r2, #58	@ 0x3a
 800b49a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	3302      	adds	r3, #2
 800b4a0:	222f      	movs	r2, #47	@ 0x2f
 800b4a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	3303      	adds	r3, #3
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b4b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	371c      	adds	r7, #28
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4bc:	4770      	bx	lr
 800b4be:	bf00      	nop
 800b4c0:	20008bc4 	.word	0x20008bc4

0800b4c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b082      	sub	sp, #8
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	6839      	ldr	r1, [r7, #0]
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f7ff ffaa 	bl	800b42c <FATFS_LinkDriverEx>
 800b4d8:	4603      	mov	r3, r0
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3708      	adds	r7, #8
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}
	...

0800b4e4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b085      	sub	sp, #20
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	6039      	str	r1, [r7, #0]
 800b4ee:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b4f0:	88fb      	ldrh	r3, [r7, #6]
 800b4f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4f4:	d802      	bhi.n	800b4fc <ff_convert+0x18>
		c = chr;
 800b4f6:	88fb      	ldrh	r3, [r7, #6]
 800b4f8:	81fb      	strh	r3, [r7, #14]
 800b4fa:	e025      	b.n	800b548 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d00b      	beq.n	800b51a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b502:	88fb      	ldrh	r3, [r7, #6]
 800b504:	2bff      	cmp	r3, #255	@ 0xff
 800b506:	d805      	bhi.n	800b514 <ff_convert+0x30>
 800b508:	88fb      	ldrh	r3, [r7, #6]
 800b50a:	3b80      	subs	r3, #128	@ 0x80
 800b50c:	4a12      	ldr	r2, [pc, #72]	@ (800b558 <ff_convert+0x74>)
 800b50e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b512:	e000      	b.n	800b516 <ff_convert+0x32>
 800b514:	2300      	movs	r3, #0
 800b516:	81fb      	strh	r3, [r7, #14]
 800b518:	e016      	b.n	800b548 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b51a:	2300      	movs	r3, #0
 800b51c:	81fb      	strh	r3, [r7, #14]
 800b51e:	e009      	b.n	800b534 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b520:	89fb      	ldrh	r3, [r7, #14]
 800b522:	4a0d      	ldr	r2, [pc, #52]	@ (800b558 <ff_convert+0x74>)
 800b524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b528:	88fa      	ldrh	r2, [r7, #6]
 800b52a:	429a      	cmp	r2, r3
 800b52c:	d006      	beq.n	800b53c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b52e:	89fb      	ldrh	r3, [r7, #14]
 800b530:	3301      	adds	r3, #1
 800b532:	81fb      	strh	r3, [r7, #14]
 800b534:	89fb      	ldrh	r3, [r7, #14]
 800b536:	2b7f      	cmp	r3, #127	@ 0x7f
 800b538:	d9f2      	bls.n	800b520 <ff_convert+0x3c>
 800b53a:	e000      	b.n	800b53e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b53c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b53e:	89fb      	ldrh	r3, [r7, #14]
 800b540:	3380      	adds	r3, #128	@ 0x80
 800b542:	b29b      	uxth	r3, r3
 800b544:	b2db      	uxtb	r3, r3
 800b546:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b548:	89fb      	ldrh	r3, [r7, #14]
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3714      	adds	r7, #20
 800b54e:	46bd      	mov	sp, r7
 800b550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b554:	4770      	bx	lr
 800b556:	bf00      	nop
 800b558:	0800ca34 	.word	0x0800ca34

0800b55c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b55c:	b480      	push	{r7}
 800b55e:	b087      	sub	sp, #28
 800b560:	af00      	add	r7, sp, #0
 800b562:	4603      	mov	r3, r0
 800b564:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b566:	88fb      	ldrh	r3, [r7, #6]
 800b568:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b56c:	d201      	bcs.n	800b572 <ff_wtoupper+0x16>
 800b56e:	4b3e      	ldr	r3, [pc, #248]	@ (800b668 <ff_wtoupper+0x10c>)
 800b570:	e000      	b.n	800b574 <ff_wtoupper+0x18>
 800b572:	4b3e      	ldr	r3, [pc, #248]	@ (800b66c <ff_wtoupper+0x110>)
 800b574:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	1c9a      	adds	r2, r3, #2
 800b57a:	617a      	str	r2, [r7, #20]
 800b57c:	881b      	ldrh	r3, [r3, #0]
 800b57e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b580:	8a7b      	ldrh	r3, [r7, #18]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d068      	beq.n	800b658 <ff_wtoupper+0xfc>
 800b586:	88fa      	ldrh	r2, [r7, #6]
 800b588:	8a7b      	ldrh	r3, [r7, #18]
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d364      	bcc.n	800b658 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	1c9a      	adds	r2, r3, #2
 800b592:	617a      	str	r2, [r7, #20]
 800b594:	881b      	ldrh	r3, [r3, #0]
 800b596:	823b      	strh	r3, [r7, #16]
 800b598:	8a3b      	ldrh	r3, [r7, #16]
 800b59a:	0a1b      	lsrs	r3, r3, #8
 800b59c:	81fb      	strh	r3, [r7, #14]
 800b59e:	8a3b      	ldrh	r3, [r7, #16]
 800b5a0:	b2db      	uxtb	r3, r3
 800b5a2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b5a4:	88fa      	ldrh	r2, [r7, #6]
 800b5a6:	8a79      	ldrh	r1, [r7, #18]
 800b5a8:	8a3b      	ldrh	r3, [r7, #16]
 800b5aa:	440b      	add	r3, r1
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	da49      	bge.n	800b644 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b5b0:	89fb      	ldrh	r3, [r7, #14]
 800b5b2:	2b08      	cmp	r3, #8
 800b5b4:	d84f      	bhi.n	800b656 <ff_wtoupper+0xfa>
 800b5b6:	a201      	add	r2, pc, #4	@ (adr r2, 800b5bc <ff_wtoupper+0x60>)
 800b5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5bc:	0800b5e1 	.word	0x0800b5e1
 800b5c0:	0800b5f3 	.word	0x0800b5f3
 800b5c4:	0800b609 	.word	0x0800b609
 800b5c8:	0800b611 	.word	0x0800b611
 800b5cc:	0800b619 	.word	0x0800b619
 800b5d0:	0800b621 	.word	0x0800b621
 800b5d4:	0800b629 	.word	0x0800b629
 800b5d8:	0800b631 	.word	0x0800b631
 800b5dc:	0800b639 	.word	0x0800b639
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b5e0:	88fa      	ldrh	r2, [r7, #6]
 800b5e2:	8a7b      	ldrh	r3, [r7, #18]
 800b5e4:	1ad3      	subs	r3, r2, r3
 800b5e6:	005b      	lsls	r3, r3, #1
 800b5e8:	697a      	ldr	r2, [r7, #20]
 800b5ea:	4413      	add	r3, r2
 800b5ec:	881b      	ldrh	r3, [r3, #0]
 800b5ee:	80fb      	strh	r3, [r7, #6]
 800b5f0:	e027      	b.n	800b642 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b5f2:	88fa      	ldrh	r2, [r7, #6]
 800b5f4:	8a7b      	ldrh	r3, [r7, #18]
 800b5f6:	1ad3      	subs	r3, r2, r3
 800b5f8:	b29b      	uxth	r3, r3
 800b5fa:	f003 0301 	and.w	r3, r3, #1
 800b5fe:	b29b      	uxth	r3, r3
 800b600:	88fa      	ldrh	r2, [r7, #6]
 800b602:	1ad3      	subs	r3, r2, r3
 800b604:	80fb      	strh	r3, [r7, #6]
 800b606:	e01c      	b.n	800b642 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b608:	88fb      	ldrh	r3, [r7, #6]
 800b60a:	3b10      	subs	r3, #16
 800b60c:	80fb      	strh	r3, [r7, #6]
 800b60e:	e018      	b.n	800b642 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b610:	88fb      	ldrh	r3, [r7, #6]
 800b612:	3b20      	subs	r3, #32
 800b614:	80fb      	strh	r3, [r7, #6]
 800b616:	e014      	b.n	800b642 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b618:	88fb      	ldrh	r3, [r7, #6]
 800b61a:	3b30      	subs	r3, #48	@ 0x30
 800b61c:	80fb      	strh	r3, [r7, #6]
 800b61e:	e010      	b.n	800b642 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b620:	88fb      	ldrh	r3, [r7, #6]
 800b622:	3b1a      	subs	r3, #26
 800b624:	80fb      	strh	r3, [r7, #6]
 800b626:	e00c      	b.n	800b642 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b628:	88fb      	ldrh	r3, [r7, #6]
 800b62a:	3308      	adds	r3, #8
 800b62c:	80fb      	strh	r3, [r7, #6]
 800b62e:	e008      	b.n	800b642 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b630:	88fb      	ldrh	r3, [r7, #6]
 800b632:	3b50      	subs	r3, #80	@ 0x50
 800b634:	80fb      	strh	r3, [r7, #6]
 800b636:	e004      	b.n	800b642 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b638:	88fb      	ldrh	r3, [r7, #6]
 800b63a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800b63e:	80fb      	strh	r3, [r7, #6]
 800b640:	bf00      	nop
			}
			break;
 800b642:	e008      	b.n	800b656 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b644:	89fb      	ldrh	r3, [r7, #14]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d195      	bne.n	800b576 <ff_wtoupper+0x1a>
 800b64a:	8a3b      	ldrh	r3, [r7, #16]
 800b64c:	005b      	lsls	r3, r3, #1
 800b64e:	697a      	ldr	r2, [r7, #20]
 800b650:	4413      	add	r3, r2
 800b652:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b654:	e78f      	b.n	800b576 <ff_wtoupper+0x1a>
			break;
 800b656:	bf00      	nop
	}

	return chr;
 800b658:	88fb      	ldrh	r3, [r7, #6]
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	371c      	adds	r7, #28
 800b65e:	46bd      	mov	sp, r7
 800b660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b664:	4770      	bx	lr
 800b666:	bf00      	nop
 800b668:	0800cb34 	.word	0x0800cb34
 800b66c:	0800cd28 	.word	0x0800cd28

0800b670 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b082      	sub	sp, #8
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f000 f811 	bl	800b6a0 <malloc>
 800b67e:	4603      	mov	r3, r0
}
 800b680:	4618      	mov	r0, r3
 800b682:	3708      	adds	r7, #8
 800b684:	46bd      	mov	sp, r7
 800b686:	bd80      	pop	{r7, pc}

0800b688 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b082      	sub	sp, #8
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f000 f80d 	bl	800b6b0 <free>
}
 800b696:	bf00      	nop
 800b698:	3708      	adds	r7, #8
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}
	...

0800b6a0 <malloc>:
 800b6a0:	4b02      	ldr	r3, [pc, #8]	@ (800b6ac <malloc+0xc>)
 800b6a2:	4601      	mov	r1, r0
 800b6a4:	6818      	ldr	r0, [r3, #0]
 800b6a6:	f000 b82d 	b.w	800b704 <_malloc_r>
 800b6aa:	bf00      	nop
 800b6ac:	2000001c 	.word	0x2000001c

0800b6b0 <free>:
 800b6b0:	4b02      	ldr	r3, [pc, #8]	@ (800b6bc <free+0xc>)
 800b6b2:	4601      	mov	r1, r0
 800b6b4:	6818      	ldr	r0, [r3, #0]
 800b6b6:	f000 ba29 	b.w	800bb0c <_free_r>
 800b6ba:	bf00      	nop
 800b6bc:	2000001c 	.word	0x2000001c

0800b6c0 <sbrk_aligned>:
 800b6c0:	b570      	push	{r4, r5, r6, lr}
 800b6c2:	4e0f      	ldr	r6, [pc, #60]	@ (800b700 <sbrk_aligned+0x40>)
 800b6c4:	460c      	mov	r4, r1
 800b6c6:	6831      	ldr	r1, [r6, #0]
 800b6c8:	4605      	mov	r5, r0
 800b6ca:	b911      	cbnz	r1, 800b6d2 <sbrk_aligned+0x12>
 800b6cc:	f000 f9e0 	bl	800ba90 <_sbrk_r>
 800b6d0:	6030      	str	r0, [r6, #0]
 800b6d2:	4621      	mov	r1, r4
 800b6d4:	4628      	mov	r0, r5
 800b6d6:	f000 f9db 	bl	800ba90 <_sbrk_r>
 800b6da:	1c43      	adds	r3, r0, #1
 800b6dc:	d103      	bne.n	800b6e6 <sbrk_aligned+0x26>
 800b6de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	bd70      	pop	{r4, r5, r6, pc}
 800b6e6:	1cc4      	adds	r4, r0, #3
 800b6e8:	f024 0403 	bic.w	r4, r4, #3
 800b6ec:	42a0      	cmp	r0, r4
 800b6ee:	d0f8      	beq.n	800b6e2 <sbrk_aligned+0x22>
 800b6f0:	1a21      	subs	r1, r4, r0
 800b6f2:	4628      	mov	r0, r5
 800b6f4:	f000 f9cc 	bl	800ba90 <_sbrk_r>
 800b6f8:	3001      	adds	r0, #1
 800b6fa:	d1f2      	bne.n	800b6e2 <sbrk_aligned+0x22>
 800b6fc:	e7ef      	b.n	800b6de <sbrk_aligned+0x1e>
 800b6fe:	bf00      	nop
 800b700:	20008bd0 	.word	0x20008bd0

0800b704 <_malloc_r>:
 800b704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b708:	1ccd      	adds	r5, r1, #3
 800b70a:	f025 0503 	bic.w	r5, r5, #3
 800b70e:	3508      	adds	r5, #8
 800b710:	2d0c      	cmp	r5, #12
 800b712:	bf38      	it	cc
 800b714:	250c      	movcc	r5, #12
 800b716:	2d00      	cmp	r5, #0
 800b718:	4606      	mov	r6, r0
 800b71a:	db01      	blt.n	800b720 <_malloc_r+0x1c>
 800b71c:	42a9      	cmp	r1, r5
 800b71e:	d904      	bls.n	800b72a <_malloc_r+0x26>
 800b720:	230c      	movs	r3, #12
 800b722:	6033      	str	r3, [r6, #0]
 800b724:	2000      	movs	r0, #0
 800b726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b72a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b800 <_malloc_r+0xfc>
 800b72e:	f000 f869 	bl	800b804 <__malloc_lock>
 800b732:	f8d8 3000 	ldr.w	r3, [r8]
 800b736:	461c      	mov	r4, r3
 800b738:	bb44      	cbnz	r4, 800b78c <_malloc_r+0x88>
 800b73a:	4629      	mov	r1, r5
 800b73c:	4630      	mov	r0, r6
 800b73e:	f7ff ffbf 	bl	800b6c0 <sbrk_aligned>
 800b742:	1c43      	adds	r3, r0, #1
 800b744:	4604      	mov	r4, r0
 800b746:	d158      	bne.n	800b7fa <_malloc_r+0xf6>
 800b748:	f8d8 4000 	ldr.w	r4, [r8]
 800b74c:	4627      	mov	r7, r4
 800b74e:	2f00      	cmp	r7, #0
 800b750:	d143      	bne.n	800b7da <_malloc_r+0xd6>
 800b752:	2c00      	cmp	r4, #0
 800b754:	d04b      	beq.n	800b7ee <_malloc_r+0xea>
 800b756:	6823      	ldr	r3, [r4, #0]
 800b758:	4639      	mov	r1, r7
 800b75a:	4630      	mov	r0, r6
 800b75c:	eb04 0903 	add.w	r9, r4, r3
 800b760:	f000 f996 	bl	800ba90 <_sbrk_r>
 800b764:	4581      	cmp	r9, r0
 800b766:	d142      	bne.n	800b7ee <_malloc_r+0xea>
 800b768:	6821      	ldr	r1, [r4, #0]
 800b76a:	1a6d      	subs	r5, r5, r1
 800b76c:	4629      	mov	r1, r5
 800b76e:	4630      	mov	r0, r6
 800b770:	f7ff ffa6 	bl	800b6c0 <sbrk_aligned>
 800b774:	3001      	adds	r0, #1
 800b776:	d03a      	beq.n	800b7ee <_malloc_r+0xea>
 800b778:	6823      	ldr	r3, [r4, #0]
 800b77a:	442b      	add	r3, r5
 800b77c:	6023      	str	r3, [r4, #0]
 800b77e:	f8d8 3000 	ldr.w	r3, [r8]
 800b782:	685a      	ldr	r2, [r3, #4]
 800b784:	bb62      	cbnz	r2, 800b7e0 <_malloc_r+0xdc>
 800b786:	f8c8 7000 	str.w	r7, [r8]
 800b78a:	e00f      	b.n	800b7ac <_malloc_r+0xa8>
 800b78c:	6822      	ldr	r2, [r4, #0]
 800b78e:	1b52      	subs	r2, r2, r5
 800b790:	d420      	bmi.n	800b7d4 <_malloc_r+0xd0>
 800b792:	2a0b      	cmp	r2, #11
 800b794:	d917      	bls.n	800b7c6 <_malloc_r+0xc2>
 800b796:	1961      	adds	r1, r4, r5
 800b798:	42a3      	cmp	r3, r4
 800b79a:	6025      	str	r5, [r4, #0]
 800b79c:	bf18      	it	ne
 800b79e:	6059      	strne	r1, [r3, #4]
 800b7a0:	6863      	ldr	r3, [r4, #4]
 800b7a2:	bf08      	it	eq
 800b7a4:	f8c8 1000 	streq.w	r1, [r8]
 800b7a8:	5162      	str	r2, [r4, r5]
 800b7aa:	604b      	str	r3, [r1, #4]
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	f000 f82f 	bl	800b810 <__malloc_unlock>
 800b7b2:	f104 000b 	add.w	r0, r4, #11
 800b7b6:	1d23      	adds	r3, r4, #4
 800b7b8:	f020 0007 	bic.w	r0, r0, #7
 800b7bc:	1ac2      	subs	r2, r0, r3
 800b7be:	bf1c      	itt	ne
 800b7c0:	1a1b      	subne	r3, r3, r0
 800b7c2:	50a3      	strne	r3, [r4, r2]
 800b7c4:	e7af      	b.n	800b726 <_malloc_r+0x22>
 800b7c6:	6862      	ldr	r2, [r4, #4]
 800b7c8:	42a3      	cmp	r3, r4
 800b7ca:	bf0c      	ite	eq
 800b7cc:	f8c8 2000 	streq.w	r2, [r8]
 800b7d0:	605a      	strne	r2, [r3, #4]
 800b7d2:	e7eb      	b.n	800b7ac <_malloc_r+0xa8>
 800b7d4:	4623      	mov	r3, r4
 800b7d6:	6864      	ldr	r4, [r4, #4]
 800b7d8:	e7ae      	b.n	800b738 <_malloc_r+0x34>
 800b7da:	463c      	mov	r4, r7
 800b7dc:	687f      	ldr	r7, [r7, #4]
 800b7de:	e7b6      	b.n	800b74e <_malloc_r+0x4a>
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	42a3      	cmp	r3, r4
 800b7e6:	d1fb      	bne.n	800b7e0 <_malloc_r+0xdc>
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	6053      	str	r3, [r2, #4]
 800b7ec:	e7de      	b.n	800b7ac <_malloc_r+0xa8>
 800b7ee:	230c      	movs	r3, #12
 800b7f0:	6033      	str	r3, [r6, #0]
 800b7f2:	4630      	mov	r0, r6
 800b7f4:	f000 f80c 	bl	800b810 <__malloc_unlock>
 800b7f8:	e794      	b.n	800b724 <_malloc_r+0x20>
 800b7fa:	6005      	str	r5, [r0, #0]
 800b7fc:	e7d6      	b.n	800b7ac <_malloc_r+0xa8>
 800b7fe:	bf00      	nop
 800b800:	20008bd4 	.word	0x20008bd4

0800b804 <__malloc_lock>:
 800b804:	4801      	ldr	r0, [pc, #4]	@ (800b80c <__malloc_lock+0x8>)
 800b806:	f000 b97e 	b.w	800bb06 <__retarget_lock_acquire_recursive>
 800b80a:	bf00      	nop
 800b80c:	20008d14 	.word	0x20008d14

0800b810 <__malloc_unlock>:
 800b810:	4801      	ldr	r0, [pc, #4]	@ (800b818 <__malloc_unlock+0x8>)
 800b812:	f000 b979 	b.w	800bb08 <__retarget_lock_release_recursive>
 800b816:	bf00      	nop
 800b818:	20008d14 	.word	0x20008d14

0800b81c <std>:
 800b81c:	2300      	movs	r3, #0
 800b81e:	b510      	push	{r4, lr}
 800b820:	4604      	mov	r4, r0
 800b822:	e9c0 3300 	strd	r3, r3, [r0]
 800b826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b82a:	6083      	str	r3, [r0, #8]
 800b82c:	8181      	strh	r1, [r0, #12]
 800b82e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b830:	81c2      	strh	r2, [r0, #14]
 800b832:	6183      	str	r3, [r0, #24]
 800b834:	4619      	mov	r1, r3
 800b836:	2208      	movs	r2, #8
 800b838:	305c      	adds	r0, #92	@ 0x5c
 800b83a:	f000 f921 	bl	800ba80 <memset>
 800b83e:	4b0d      	ldr	r3, [pc, #52]	@ (800b874 <std+0x58>)
 800b840:	6263      	str	r3, [r4, #36]	@ 0x24
 800b842:	4b0d      	ldr	r3, [pc, #52]	@ (800b878 <std+0x5c>)
 800b844:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b846:	4b0d      	ldr	r3, [pc, #52]	@ (800b87c <std+0x60>)
 800b848:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b84a:	4b0d      	ldr	r3, [pc, #52]	@ (800b880 <std+0x64>)
 800b84c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b84e:	4b0d      	ldr	r3, [pc, #52]	@ (800b884 <std+0x68>)
 800b850:	6224      	str	r4, [r4, #32]
 800b852:	429c      	cmp	r4, r3
 800b854:	d006      	beq.n	800b864 <std+0x48>
 800b856:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b85a:	4294      	cmp	r4, r2
 800b85c:	d002      	beq.n	800b864 <std+0x48>
 800b85e:	33d0      	adds	r3, #208	@ 0xd0
 800b860:	429c      	cmp	r4, r3
 800b862:	d105      	bne.n	800b870 <std+0x54>
 800b864:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b86c:	f000 b94a 	b.w	800bb04 <__retarget_lock_init_recursive>
 800b870:	bd10      	pop	{r4, pc}
 800b872:	bf00      	nop
 800b874:	0800c295 	.word	0x0800c295
 800b878:	0800c2b7 	.word	0x0800c2b7
 800b87c:	0800c2ef 	.word	0x0800c2ef
 800b880:	0800c313 	.word	0x0800c313
 800b884:	20008bd8 	.word	0x20008bd8

0800b888 <stdio_exit_handler>:
 800b888:	4a02      	ldr	r2, [pc, #8]	@ (800b894 <stdio_exit_handler+0xc>)
 800b88a:	4903      	ldr	r1, [pc, #12]	@ (800b898 <stdio_exit_handler+0x10>)
 800b88c:	4803      	ldr	r0, [pc, #12]	@ (800b89c <stdio_exit_handler+0x14>)
 800b88e:	f000 b869 	b.w	800b964 <_fwalk_sglue>
 800b892:	bf00      	nop
 800b894:	20000010 	.word	0x20000010
 800b898:	0800c245 	.word	0x0800c245
 800b89c:	20000020 	.word	0x20000020

0800b8a0 <cleanup_stdio>:
 800b8a0:	6841      	ldr	r1, [r0, #4]
 800b8a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b8d4 <cleanup_stdio+0x34>)
 800b8a4:	4299      	cmp	r1, r3
 800b8a6:	b510      	push	{r4, lr}
 800b8a8:	4604      	mov	r4, r0
 800b8aa:	d001      	beq.n	800b8b0 <cleanup_stdio+0x10>
 800b8ac:	f000 fcca 	bl	800c244 <_fflush_r>
 800b8b0:	68a1      	ldr	r1, [r4, #8]
 800b8b2:	4b09      	ldr	r3, [pc, #36]	@ (800b8d8 <cleanup_stdio+0x38>)
 800b8b4:	4299      	cmp	r1, r3
 800b8b6:	d002      	beq.n	800b8be <cleanup_stdio+0x1e>
 800b8b8:	4620      	mov	r0, r4
 800b8ba:	f000 fcc3 	bl	800c244 <_fflush_r>
 800b8be:	68e1      	ldr	r1, [r4, #12]
 800b8c0:	4b06      	ldr	r3, [pc, #24]	@ (800b8dc <cleanup_stdio+0x3c>)
 800b8c2:	4299      	cmp	r1, r3
 800b8c4:	d004      	beq.n	800b8d0 <cleanup_stdio+0x30>
 800b8c6:	4620      	mov	r0, r4
 800b8c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8cc:	f000 bcba 	b.w	800c244 <_fflush_r>
 800b8d0:	bd10      	pop	{r4, pc}
 800b8d2:	bf00      	nop
 800b8d4:	20008bd8 	.word	0x20008bd8
 800b8d8:	20008c40 	.word	0x20008c40
 800b8dc:	20008ca8 	.word	0x20008ca8

0800b8e0 <global_stdio_init.part.0>:
 800b8e0:	b510      	push	{r4, lr}
 800b8e2:	4b0b      	ldr	r3, [pc, #44]	@ (800b910 <global_stdio_init.part.0+0x30>)
 800b8e4:	4c0b      	ldr	r4, [pc, #44]	@ (800b914 <global_stdio_init.part.0+0x34>)
 800b8e6:	4a0c      	ldr	r2, [pc, #48]	@ (800b918 <global_stdio_init.part.0+0x38>)
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	4620      	mov	r0, r4
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	2104      	movs	r1, #4
 800b8f0:	f7ff ff94 	bl	800b81c <std>
 800b8f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b8f8:	2201      	movs	r2, #1
 800b8fa:	2109      	movs	r1, #9
 800b8fc:	f7ff ff8e 	bl	800b81c <std>
 800b900:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b904:	2202      	movs	r2, #2
 800b906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b90a:	2112      	movs	r1, #18
 800b90c:	f7ff bf86 	b.w	800b81c <std>
 800b910:	20008d10 	.word	0x20008d10
 800b914:	20008bd8 	.word	0x20008bd8
 800b918:	0800b889 	.word	0x0800b889

0800b91c <__sfp_lock_acquire>:
 800b91c:	4801      	ldr	r0, [pc, #4]	@ (800b924 <__sfp_lock_acquire+0x8>)
 800b91e:	f000 b8f2 	b.w	800bb06 <__retarget_lock_acquire_recursive>
 800b922:	bf00      	nop
 800b924:	20008d15 	.word	0x20008d15

0800b928 <__sfp_lock_release>:
 800b928:	4801      	ldr	r0, [pc, #4]	@ (800b930 <__sfp_lock_release+0x8>)
 800b92a:	f000 b8ed 	b.w	800bb08 <__retarget_lock_release_recursive>
 800b92e:	bf00      	nop
 800b930:	20008d15 	.word	0x20008d15

0800b934 <__sinit>:
 800b934:	b510      	push	{r4, lr}
 800b936:	4604      	mov	r4, r0
 800b938:	f7ff fff0 	bl	800b91c <__sfp_lock_acquire>
 800b93c:	6a23      	ldr	r3, [r4, #32]
 800b93e:	b11b      	cbz	r3, 800b948 <__sinit+0x14>
 800b940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b944:	f7ff bff0 	b.w	800b928 <__sfp_lock_release>
 800b948:	4b04      	ldr	r3, [pc, #16]	@ (800b95c <__sinit+0x28>)
 800b94a:	6223      	str	r3, [r4, #32]
 800b94c:	4b04      	ldr	r3, [pc, #16]	@ (800b960 <__sinit+0x2c>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d1f5      	bne.n	800b940 <__sinit+0xc>
 800b954:	f7ff ffc4 	bl	800b8e0 <global_stdio_init.part.0>
 800b958:	e7f2      	b.n	800b940 <__sinit+0xc>
 800b95a:	bf00      	nop
 800b95c:	0800b8a1 	.word	0x0800b8a1
 800b960:	20008d10 	.word	0x20008d10

0800b964 <_fwalk_sglue>:
 800b964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b968:	4607      	mov	r7, r0
 800b96a:	4688      	mov	r8, r1
 800b96c:	4614      	mov	r4, r2
 800b96e:	2600      	movs	r6, #0
 800b970:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b974:	f1b9 0901 	subs.w	r9, r9, #1
 800b978:	d505      	bpl.n	800b986 <_fwalk_sglue+0x22>
 800b97a:	6824      	ldr	r4, [r4, #0]
 800b97c:	2c00      	cmp	r4, #0
 800b97e:	d1f7      	bne.n	800b970 <_fwalk_sglue+0xc>
 800b980:	4630      	mov	r0, r6
 800b982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b986:	89ab      	ldrh	r3, [r5, #12]
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d907      	bls.n	800b99c <_fwalk_sglue+0x38>
 800b98c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b990:	3301      	adds	r3, #1
 800b992:	d003      	beq.n	800b99c <_fwalk_sglue+0x38>
 800b994:	4629      	mov	r1, r5
 800b996:	4638      	mov	r0, r7
 800b998:	47c0      	blx	r8
 800b99a:	4306      	orrs	r6, r0
 800b99c:	3568      	adds	r5, #104	@ 0x68
 800b99e:	e7e9      	b.n	800b974 <_fwalk_sglue+0x10>

0800b9a0 <iprintf>:
 800b9a0:	b40f      	push	{r0, r1, r2, r3}
 800b9a2:	b507      	push	{r0, r1, r2, lr}
 800b9a4:	4906      	ldr	r1, [pc, #24]	@ (800b9c0 <iprintf+0x20>)
 800b9a6:	ab04      	add	r3, sp, #16
 800b9a8:	6808      	ldr	r0, [r1, #0]
 800b9aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9ae:	6881      	ldr	r1, [r0, #8]
 800b9b0:	9301      	str	r3, [sp, #4]
 800b9b2:	f000 f91f 	bl	800bbf4 <_vfiprintf_r>
 800b9b6:	b003      	add	sp, #12
 800b9b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9bc:	b004      	add	sp, #16
 800b9be:	4770      	bx	lr
 800b9c0:	2000001c 	.word	0x2000001c

0800b9c4 <_puts_r>:
 800b9c4:	6a03      	ldr	r3, [r0, #32]
 800b9c6:	b570      	push	{r4, r5, r6, lr}
 800b9c8:	6884      	ldr	r4, [r0, #8]
 800b9ca:	4605      	mov	r5, r0
 800b9cc:	460e      	mov	r6, r1
 800b9ce:	b90b      	cbnz	r3, 800b9d4 <_puts_r+0x10>
 800b9d0:	f7ff ffb0 	bl	800b934 <__sinit>
 800b9d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b9d6:	07db      	lsls	r3, r3, #31
 800b9d8:	d405      	bmi.n	800b9e6 <_puts_r+0x22>
 800b9da:	89a3      	ldrh	r3, [r4, #12]
 800b9dc:	0598      	lsls	r0, r3, #22
 800b9de:	d402      	bmi.n	800b9e6 <_puts_r+0x22>
 800b9e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b9e2:	f000 f890 	bl	800bb06 <__retarget_lock_acquire_recursive>
 800b9e6:	89a3      	ldrh	r3, [r4, #12]
 800b9e8:	0719      	lsls	r1, r3, #28
 800b9ea:	d502      	bpl.n	800b9f2 <_puts_r+0x2e>
 800b9ec:	6923      	ldr	r3, [r4, #16]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d135      	bne.n	800ba5e <_puts_r+0x9a>
 800b9f2:	4621      	mov	r1, r4
 800b9f4:	4628      	mov	r0, r5
 800b9f6:	f000 fccf 	bl	800c398 <__swsetup_r>
 800b9fa:	b380      	cbz	r0, 800ba5e <_puts_r+0x9a>
 800b9fc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ba00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba02:	07da      	lsls	r2, r3, #31
 800ba04:	d405      	bmi.n	800ba12 <_puts_r+0x4e>
 800ba06:	89a3      	ldrh	r3, [r4, #12]
 800ba08:	059b      	lsls	r3, r3, #22
 800ba0a:	d402      	bmi.n	800ba12 <_puts_r+0x4e>
 800ba0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba0e:	f000 f87b 	bl	800bb08 <__retarget_lock_release_recursive>
 800ba12:	4628      	mov	r0, r5
 800ba14:	bd70      	pop	{r4, r5, r6, pc}
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	da04      	bge.n	800ba24 <_puts_r+0x60>
 800ba1a:	69a2      	ldr	r2, [r4, #24]
 800ba1c:	429a      	cmp	r2, r3
 800ba1e:	dc17      	bgt.n	800ba50 <_puts_r+0x8c>
 800ba20:	290a      	cmp	r1, #10
 800ba22:	d015      	beq.n	800ba50 <_puts_r+0x8c>
 800ba24:	6823      	ldr	r3, [r4, #0]
 800ba26:	1c5a      	adds	r2, r3, #1
 800ba28:	6022      	str	r2, [r4, #0]
 800ba2a:	7019      	strb	r1, [r3, #0]
 800ba2c:	68a3      	ldr	r3, [r4, #8]
 800ba2e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ba32:	3b01      	subs	r3, #1
 800ba34:	60a3      	str	r3, [r4, #8]
 800ba36:	2900      	cmp	r1, #0
 800ba38:	d1ed      	bne.n	800ba16 <_puts_r+0x52>
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	da11      	bge.n	800ba62 <_puts_r+0x9e>
 800ba3e:	4622      	mov	r2, r4
 800ba40:	210a      	movs	r1, #10
 800ba42:	4628      	mov	r0, r5
 800ba44:	f000 fc69 	bl	800c31a <__swbuf_r>
 800ba48:	3001      	adds	r0, #1
 800ba4a:	d0d7      	beq.n	800b9fc <_puts_r+0x38>
 800ba4c:	250a      	movs	r5, #10
 800ba4e:	e7d7      	b.n	800ba00 <_puts_r+0x3c>
 800ba50:	4622      	mov	r2, r4
 800ba52:	4628      	mov	r0, r5
 800ba54:	f000 fc61 	bl	800c31a <__swbuf_r>
 800ba58:	3001      	adds	r0, #1
 800ba5a:	d1e7      	bne.n	800ba2c <_puts_r+0x68>
 800ba5c:	e7ce      	b.n	800b9fc <_puts_r+0x38>
 800ba5e:	3e01      	subs	r6, #1
 800ba60:	e7e4      	b.n	800ba2c <_puts_r+0x68>
 800ba62:	6823      	ldr	r3, [r4, #0]
 800ba64:	1c5a      	adds	r2, r3, #1
 800ba66:	6022      	str	r2, [r4, #0]
 800ba68:	220a      	movs	r2, #10
 800ba6a:	701a      	strb	r2, [r3, #0]
 800ba6c:	e7ee      	b.n	800ba4c <_puts_r+0x88>
	...

0800ba70 <puts>:
 800ba70:	4b02      	ldr	r3, [pc, #8]	@ (800ba7c <puts+0xc>)
 800ba72:	4601      	mov	r1, r0
 800ba74:	6818      	ldr	r0, [r3, #0]
 800ba76:	f7ff bfa5 	b.w	800b9c4 <_puts_r>
 800ba7a:	bf00      	nop
 800ba7c:	2000001c 	.word	0x2000001c

0800ba80 <memset>:
 800ba80:	4402      	add	r2, r0
 800ba82:	4603      	mov	r3, r0
 800ba84:	4293      	cmp	r3, r2
 800ba86:	d100      	bne.n	800ba8a <memset+0xa>
 800ba88:	4770      	bx	lr
 800ba8a:	f803 1b01 	strb.w	r1, [r3], #1
 800ba8e:	e7f9      	b.n	800ba84 <memset+0x4>

0800ba90 <_sbrk_r>:
 800ba90:	b538      	push	{r3, r4, r5, lr}
 800ba92:	4d06      	ldr	r5, [pc, #24]	@ (800baac <_sbrk_r+0x1c>)
 800ba94:	2300      	movs	r3, #0
 800ba96:	4604      	mov	r4, r0
 800ba98:	4608      	mov	r0, r1
 800ba9a:	602b      	str	r3, [r5, #0]
 800ba9c:	f7f5 ff10 	bl	80018c0 <_sbrk>
 800baa0:	1c43      	adds	r3, r0, #1
 800baa2:	d102      	bne.n	800baaa <_sbrk_r+0x1a>
 800baa4:	682b      	ldr	r3, [r5, #0]
 800baa6:	b103      	cbz	r3, 800baaa <_sbrk_r+0x1a>
 800baa8:	6023      	str	r3, [r4, #0]
 800baaa:	bd38      	pop	{r3, r4, r5, pc}
 800baac:	20008d18 	.word	0x20008d18

0800bab0 <__errno>:
 800bab0:	4b01      	ldr	r3, [pc, #4]	@ (800bab8 <__errno+0x8>)
 800bab2:	6818      	ldr	r0, [r3, #0]
 800bab4:	4770      	bx	lr
 800bab6:	bf00      	nop
 800bab8:	2000001c 	.word	0x2000001c

0800babc <__libc_init_array>:
 800babc:	b570      	push	{r4, r5, r6, lr}
 800babe:	4d0d      	ldr	r5, [pc, #52]	@ (800baf4 <__libc_init_array+0x38>)
 800bac0:	4c0d      	ldr	r4, [pc, #52]	@ (800baf8 <__libc_init_array+0x3c>)
 800bac2:	1b64      	subs	r4, r4, r5
 800bac4:	10a4      	asrs	r4, r4, #2
 800bac6:	2600      	movs	r6, #0
 800bac8:	42a6      	cmp	r6, r4
 800baca:	d109      	bne.n	800bae0 <__libc_init_array+0x24>
 800bacc:	4d0b      	ldr	r5, [pc, #44]	@ (800bafc <__libc_init_array+0x40>)
 800bace:	4c0c      	ldr	r4, [pc, #48]	@ (800bb00 <__libc_init_array+0x44>)
 800bad0:	f000 fd82 	bl	800c5d8 <_init>
 800bad4:	1b64      	subs	r4, r4, r5
 800bad6:	10a4      	asrs	r4, r4, #2
 800bad8:	2600      	movs	r6, #0
 800bada:	42a6      	cmp	r6, r4
 800badc:	d105      	bne.n	800baea <__libc_init_array+0x2e>
 800bade:	bd70      	pop	{r4, r5, r6, pc}
 800bae0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bae4:	4798      	blx	r3
 800bae6:	3601      	adds	r6, #1
 800bae8:	e7ee      	b.n	800bac8 <__libc_init_array+0xc>
 800baea:	f855 3b04 	ldr.w	r3, [r5], #4
 800baee:	4798      	blx	r3
 800baf0:	3601      	adds	r6, #1
 800baf2:	e7f2      	b.n	800bada <__libc_init_array+0x1e>
 800baf4:	0800ce20 	.word	0x0800ce20
 800baf8:	0800ce20 	.word	0x0800ce20
 800bafc:	0800ce20 	.word	0x0800ce20
 800bb00:	0800ce24 	.word	0x0800ce24

0800bb04 <__retarget_lock_init_recursive>:
 800bb04:	4770      	bx	lr

0800bb06 <__retarget_lock_acquire_recursive>:
 800bb06:	4770      	bx	lr

0800bb08 <__retarget_lock_release_recursive>:
 800bb08:	4770      	bx	lr
	...

0800bb0c <_free_r>:
 800bb0c:	b538      	push	{r3, r4, r5, lr}
 800bb0e:	4605      	mov	r5, r0
 800bb10:	2900      	cmp	r1, #0
 800bb12:	d041      	beq.n	800bb98 <_free_r+0x8c>
 800bb14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb18:	1f0c      	subs	r4, r1, #4
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	bfb8      	it	lt
 800bb1e:	18e4      	addlt	r4, r4, r3
 800bb20:	f7ff fe70 	bl	800b804 <__malloc_lock>
 800bb24:	4a1d      	ldr	r2, [pc, #116]	@ (800bb9c <_free_r+0x90>)
 800bb26:	6813      	ldr	r3, [r2, #0]
 800bb28:	b933      	cbnz	r3, 800bb38 <_free_r+0x2c>
 800bb2a:	6063      	str	r3, [r4, #4]
 800bb2c:	6014      	str	r4, [r2, #0]
 800bb2e:	4628      	mov	r0, r5
 800bb30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb34:	f7ff be6c 	b.w	800b810 <__malloc_unlock>
 800bb38:	42a3      	cmp	r3, r4
 800bb3a:	d908      	bls.n	800bb4e <_free_r+0x42>
 800bb3c:	6820      	ldr	r0, [r4, #0]
 800bb3e:	1821      	adds	r1, r4, r0
 800bb40:	428b      	cmp	r3, r1
 800bb42:	bf01      	itttt	eq
 800bb44:	6819      	ldreq	r1, [r3, #0]
 800bb46:	685b      	ldreq	r3, [r3, #4]
 800bb48:	1809      	addeq	r1, r1, r0
 800bb4a:	6021      	streq	r1, [r4, #0]
 800bb4c:	e7ed      	b.n	800bb2a <_free_r+0x1e>
 800bb4e:	461a      	mov	r2, r3
 800bb50:	685b      	ldr	r3, [r3, #4]
 800bb52:	b10b      	cbz	r3, 800bb58 <_free_r+0x4c>
 800bb54:	42a3      	cmp	r3, r4
 800bb56:	d9fa      	bls.n	800bb4e <_free_r+0x42>
 800bb58:	6811      	ldr	r1, [r2, #0]
 800bb5a:	1850      	adds	r0, r2, r1
 800bb5c:	42a0      	cmp	r0, r4
 800bb5e:	d10b      	bne.n	800bb78 <_free_r+0x6c>
 800bb60:	6820      	ldr	r0, [r4, #0]
 800bb62:	4401      	add	r1, r0
 800bb64:	1850      	adds	r0, r2, r1
 800bb66:	4283      	cmp	r3, r0
 800bb68:	6011      	str	r1, [r2, #0]
 800bb6a:	d1e0      	bne.n	800bb2e <_free_r+0x22>
 800bb6c:	6818      	ldr	r0, [r3, #0]
 800bb6e:	685b      	ldr	r3, [r3, #4]
 800bb70:	6053      	str	r3, [r2, #4]
 800bb72:	4408      	add	r0, r1
 800bb74:	6010      	str	r0, [r2, #0]
 800bb76:	e7da      	b.n	800bb2e <_free_r+0x22>
 800bb78:	d902      	bls.n	800bb80 <_free_r+0x74>
 800bb7a:	230c      	movs	r3, #12
 800bb7c:	602b      	str	r3, [r5, #0]
 800bb7e:	e7d6      	b.n	800bb2e <_free_r+0x22>
 800bb80:	6820      	ldr	r0, [r4, #0]
 800bb82:	1821      	adds	r1, r4, r0
 800bb84:	428b      	cmp	r3, r1
 800bb86:	bf04      	itt	eq
 800bb88:	6819      	ldreq	r1, [r3, #0]
 800bb8a:	685b      	ldreq	r3, [r3, #4]
 800bb8c:	6063      	str	r3, [r4, #4]
 800bb8e:	bf04      	itt	eq
 800bb90:	1809      	addeq	r1, r1, r0
 800bb92:	6021      	streq	r1, [r4, #0]
 800bb94:	6054      	str	r4, [r2, #4]
 800bb96:	e7ca      	b.n	800bb2e <_free_r+0x22>
 800bb98:	bd38      	pop	{r3, r4, r5, pc}
 800bb9a:	bf00      	nop
 800bb9c:	20008bd4 	.word	0x20008bd4

0800bba0 <__sfputc_r>:
 800bba0:	6893      	ldr	r3, [r2, #8]
 800bba2:	3b01      	subs	r3, #1
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	b410      	push	{r4}
 800bba8:	6093      	str	r3, [r2, #8]
 800bbaa:	da08      	bge.n	800bbbe <__sfputc_r+0x1e>
 800bbac:	6994      	ldr	r4, [r2, #24]
 800bbae:	42a3      	cmp	r3, r4
 800bbb0:	db01      	blt.n	800bbb6 <__sfputc_r+0x16>
 800bbb2:	290a      	cmp	r1, #10
 800bbb4:	d103      	bne.n	800bbbe <__sfputc_r+0x1e>
 800bbb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbba:	f000 bbae 	b.w	800c31a <__swbuf_r>
 800bbbe:	6813      	ldr	r3, [r2, #0]
 800bbc0:	1c58      	adds	r0, r3, #1
 800bbc2:	6010      	str	r0, [r2, #0]
 800bbc4:	7019      	strb	r1, [r3, #0]
 800bbc6:	4608      	mov	r0, r1
 800bbc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbcc:	4770      	bx	lr

0800bbce <__sfputs_r>:
 800bbce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbd0:	4606      	mov	r6, r0
 800bbd2:	460f      	mov	r7, r1
 800bbd4:	4614      	mov	r4, r2
 800bbd6:	18d5      	adds	r5, r2, r3
 800bbd8:	42ac      	cmp	r4, r5
 800bbda:	d101      	bne.n	800bbe0 <__sfputs_r+0x12>
 800bbdc:	2000      	movs	r0, #0
 800bbde:	e007      	b.n	800bbf0 <__sfputs_r+0x22>
 800bbe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbe4:	463a      	mov	r2, r7
 800bbe6:	4630      	mov	r0, r6
 800bbe8:	f7ff ffda 	bl	800bba0 <__sfputc_r>
 800bbec:	1c43      	adds	r3, r0, #1
 800bbee:	d1f3      	bne.n	800bbd8 <__sfputs_r+0xa>
 800bbf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bbf4 <_vfiprintf_r>:
 800bbf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbf8:	460d      	mov	r5, r1
 800bbfa:	b09d      	sub	sp, #116	@ 0x74
 800bbfc:	4614      	mov	r4, r2
 800bbfe:	4698      	mov	r8, r3
 800bc00:	4606      	mov	r6, r0
 800bc02:	b118      	cbz	r0, 800bc0c <_vfiprintf_r+0x18>
 800bc04:	6a03      	ldr	r3, [r0, #32]
 800bc06:	b90b      	cbnz	r3, 800bc0c <_vfiprintf_r+0x18>
 800bc08:	f7ff fe94 	bl	800b934 <__sinit>
 800bc0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc0e:	07d9      	lsls	r1, r3, #31
 800bc10:	d405      	bmi.n	800bc1e <_vfiprintf_r+0x2a>
 800bc12:	89ab      	ldrh	r3, [r5, #12]
 800bc14:	059a      	lsls	r2, r3, #22
 800bc16:	d402      	bmi.n	800bc1e <_vfiprintf_r+0x2a>
 800bc18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc1a:	f7ff ff74 	bl	800bb06 <__retarget_lock_acquire_recursive>
 800bc1e:	89ab      	ldrh	r3, [r5, #12]
 800bc20:	071b      	lsls	r3, r3, #28
 800bc22:	d501      	bpl.n	800bc28 <_vfiprintf_r+0x34>
 800bc24:	692b      	ldr	r3, [r5, #16]
 800bc26:	b99b      	cbnz	r3, 800bc50 <_vfiprintf_r+0x5c>
 800bc28:	4629      	mov	r1, r5
 800bc2a:	4630      	mov	r0, r6
 800bc2c:	f000 fbb4 	bl	800c398 <__swsetup_r>
 800bc30:	b170      	cbz	r0, 800bc50 <_vfiprintf_r+0x5c>
 800bc32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc34:	07dc      	lsls	r4, r3, #31
 800bc36:	d504      	bpl.n	800bc42 <_vfiprintf_r+0x4e>
 800bc38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc3c:	b01d      	add	sp, #116	@ 0x74
 800bc3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc42:	89ab      	ldrh	r3, [r5, #12]
 800bc44:	0598      	lsls	r0, r3, #22
 800bc46:	d4f7      	bmi.n	800bc38 <_vfiprintf_r+0x44>
 800bc48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc4a:	f7ff ff5d 	bl	800bb08 <__retarget_lock_release_recursive>
 800bc4e:	e7f3      	b.n	800bc38 <_vfiprintf_r+0x44>
 800bc50:	2300      	movs	r3, #0
 800bc52:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc54:	2320      	movs	r3, #32
 800bc56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc5a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc5e:	2330      	movs	r3, #48	@ 0x30
 800bc60:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800be10 <_vfiprintf_r+0x21c>
 800bc64:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc68:	f04f 0901 	mov.w	r9, #1
 800bc6c:	4623      	mov	r3, r4
 800bc6e:	469a      	mov	sl, r3
 800bc70:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc74:	b10a      	cbz	r2, 800bc7a <_vfiprintf_r+0x86>
 800bc76:	2a25      	cmp	r2, #37	@ 0x25
 800bc78:	d1f9      	bne.n	800bc6e <_vfiprintf_r+0x7a>
 800bc7a:	ebba 0b04 	subs.w	fp, sl, r4
 800bc7e:	d00b      	beq.n	800bc98 <_vfiprintf_r+0xa4>
 800bc80:	465b      	mov	r3, fp
 800bc82:	4622      	mov	r2, r4
 800bc84:	4629      	mov	r1, r5
 800bc86:	4630      	mov	r0, r6
 800bc88:	f7ff ffa1 	bl	800bbce <__sfputs_r>
 800bc8c:	3001      	adds	r0, #1
 800bc8e:	f000 80a7 	beq.w	800bde0 <_vfiprintf_r+0x1ec>
 800bc92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc94:	445a      	add	r2, fp
 800bc96:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc98:	f89a 3000 	ldrb.w	r3, [sl]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	f000 809f 	beq.w	800bde0 <_vfiprintf_r+0x1ec>
 800bca2:	2300      	movs	r3, #0
 800bca4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bca8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcac:	f10a 0a01 	add.w	sl, sl, #1
 800bcb0:	9304      	str	r3, [sp, #16]
 800bcb2:	9307      	str	r3, [sp, #28]
 800bcb4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcb8:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcba:	4654      	mov	r4, sl
 800bcbc:	2205      	movs	r2, #5
 800bcbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcc2:	4853      	ldr	r0, [pc, #332]	@ (800be10 <_vfiprintf_r+0x21c>)
 800bcc4:	f7f4 faa4 	bl	8000210 <memchr>
 800bcc8:	9a04      	ldr	r2, [sp, #16]
 800bcca:	b9d8      	cbnz	r0, 800bd04 <_vfiprintf_r+0x110>
 800bccc:	06d1      	lsls	r1, r2, #27
 800bcce:	bf44      	itt	mi
 800bcd0:	2320      	movmi	r3, #32
 800bcd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcd6:	0713      	lsls	r3, r2, #28
 800bcd8:	bf44      	itt	mi
 800bcda:	232b      	movmi	r3, #43	@ 0x2b
 800bcdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bce0:	f89a 3000 	ldrb.w	r3, [sl]
 800bce4:	2b2a      	cmp	r3, #42	@ 0x2a
 800bce6:	d015      	beq.n	800bd14 <_vfiprintf_r+0x120>
 800bce8:	9a07      	ldr	r2, [sp, #28]
 800bcea:	4654      	mov	r4, sl
 800bcec:	2000      	movs	r0, #0
 800bcee:	f04f 0c0a 	mov.w	ip, #10
 800bcf2:	4621      	mov	r1, r4
 800bcf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcf8:	3b30      	subs	r3, #48	@ 0x30
 800bcfa:	2b09      	cmp	r3, #9
 800bcfc:	d94b      	bls.n	800bd96 <_vfiprintf_r+0x1a2>
 800bcfe:	b1b0      	cbz	r0, 800bd2e <_vfiprintf_r+0x13a>
 800bd00:	9207      	str	r2, [sp, #28]
 800bd02:	e014      	b.n	800bd2e <_vfiprintf_r+0x13a>
 800bd04:	eba0 0308 	sub.w	r3, r0, r8
 800bd08:	fa09 f303 	lsl.w	r3, r9, r3
 800bd0c:	4313      	orrs	r3, r2
 800bd0e:	9304      	str	r3, [sp, #16]
 800bd10:	46a2      	mov	sl, r4
 800bd12:	e7d2      	b.n	800bcba <_vfiprintf_r+0xc6>
 800bd14:	9b03      	ldr	r3, [sp, #12]
 800bd16:	1d19      	adds	r1, r3, #4
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	9103      	str	r1, [sp, #12]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	bfbb      	ittet	lt
 800bd20:	425b      	neglt	r3, r3
 800bd22:	f042 0202 	orrlt.w	r2, r2, #2
 800bd26:	9307      	strge	r3, [sp, #28]
 800bd28:	9307      	strlt	r3, [sp, #28]
 800bd2a:	bfb8      	it	lt
 800bd2c:	9204      	strlt	r2, [sp, #16]
 800bd2e:	7823      	ldrb	r3, [r4, #0]
 800bd30:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd32:	d10a      	bne.n	800bd4a <_vfiprintf_r+0x156>
 800bd34:	7863      	ldrb	r3, [r4, #1]
 800bd36:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd38:	d132      	bne.n	800bda0 <_vfiprintf_r+0x1ac>
 800bd3a:	9b03      	ldr	r3, [sp, #12]
 800bd3c:	1d1a      	adds	r2, r3, #4
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	9203      	str	r2, [sp, #12]
 800bd42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd46:	3402      	adds	r4, #2
 800bd48:	9305      	str	r3, [sp, #20]
 800bd4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800be20 <_vfiprintf_r+0x22c>
 800bd4e:	7821      	ldrb	r1, [r4, #0]
 800bd50:	2203      	movs	r2, #3
 800bd52:	4650      	mov	r0, sl
 800bd54:	f7f4 fa5c 	bl	8000210 <memchr>
 800bd58:	b138      	cbz	r0, 800bd6a <_vfiprintf_r+0x176>
 800bd5a:	9b04      	ldr	r3, [sp, #16]
 800bd5c:	eba0 000a 	sub.w	r0, r0, sl
 800bd60:	2240      	movs	r2, #64	@ 0x40
 800bd62:	4082      	lsls	r2, r0
 800bd64:	4313      	orrs	r3, r2
 800bd66:	3401      	adds	r4, #1
 800bd68:	9304      	str	r3, [sp, #16]
 800bd6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd6e:	4829      	ldr	r0, [pc, #164]	@ (800be14 <_vfiprintf_r+0x220>)
 800bd70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd74:	2206      	movs	r2, #6
 800bd76:	f7f4 fa4b 	bl	8000210 <memchr>
 800bd7a:	2800      	cmp	r0, #0
 800bd7c:	d03f      	beq.n	800bdfe <_vfiprintf_r+0x20a>
 800bd7e:	4b26      	ldr	r3, [pc, #152]	@ (800be18 <_vfiprintf_r+0x224>)
 800bd80:	bb1b      	cbnz	r3, 800bdca <_vfiprintf_r+0x1d6>
 800bd82:	9b03      	ldr	r3, [sp, #12]
 800bd84:	3307      	adds	r3, #7
 800bd86:	f023 0307 	bic.w	r3, r3, #7
 800bd8a:	3308      	adds	r3, #8
 800bd8c:	9303      	str	r3, [sp, #12]
 800bd8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd90:	443b      	add	r3, r7
 800bd92:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd94:	e76a      	b.n	800bc6c <_vfiprintf_r+0x78>
 800bd96:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd9a:	460c      	mov	r4, r1
 800bd9c:	2001      	movs	r0, #1
 800bd9e:	e7a8      	b.n	800bcf2 <_vfiprintf_r+0xfe>
 800bda0:	2300      	movs	r3, #0
 800bda2:	3401      	adds	r4, #1
 800bda4:	9305      	str	r3, [sp, #20]
 800bda6:	4619      	mov	r1, r3
 800bda8:	f04f 0c0a 	mov.w	ip, #10
 800bdac:	4620      	mov	r0, r4
 800bdae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdb2:	3a30      	subs	r2, #48	@ 0x30
 800bdb4:	2a09      	cmp	r2, #9
 800bdb6:	d903      	bls.n	800bdc0 <_vfiprintf_r+0x1cc>
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d0c6      	beq.n	800bd4a <_vfiprintf_r+0x156>
 800bdbc:	9105      	str	r1, [sp, #20]
 800bdbe:	e7c4      	b.n	800bd4a <_vfiprintf_r+0x156>
 800bdc0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdc4:	4604      	mov	r4, r0
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	e7f0      	b.n	800bdac <_vfiprintf_r+0x1b8>
 800bdca:	ab03      	add	r3, sp, #12
 800bdcc:	9300      	str	r3, [sp, #0]
 800bdce:	462a      	mov	r2, r5
 800bdd0:	4b12      	ldr	r3, [pc, #72]	@ (800be1c <_vfiprintf_r+0x228>)
 800bdd2:	a904      	add	r1, sp, #16
 800bdd4:	4630      	mov	r0, r6
 800bdd6:	f3af 8000 	nop.w
 800bdda:	4607      	mov	r7, r0
 800bddc:	1c78      	adds	r0, r7, #1
 800bdde:	d1d6      	bne.n	800bd8e <_vfiprintf_r+0x19a>
 800bde0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bde2:	07d9      	lsls	r1, r3, #31
 800bde4:	d405      	bmi.n	800bdf2 <_vfiprintf_r+0x1fe>
 800bde6:	89ab      	ldrh	r3, [r5, #12]
 800bde8:	059a      	lsls	r2, r3, #22
 800bdea:	d402      	bmi.n	800bdf2 <_vfiprintf_r+0x1fe>
 800bdec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdee:	f7ff fe8b 	bl	800bb08 <__retarget_lock_release_recursive>
 800bdf2:	89ab      	ldrh	r3, [r5, #12]
 800bdf4:	065b      	lsls	r3, r3, #25
 800bdf6:	f53f af1f 	bmi.w	800bc38 <_vfiprintf_r+0x44>
 800bdfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bdfc:	e71e      	b.n	800bc3c <_vfiprintf_r+0x48>
 800bdfe:	ab03      	add	r3, sp, #12
 800be00:	9300      	str	r3, [sp, #0]
 800be02:	462a      	mov	r2, r5
 800be04:	4b05      	ldr	r3, [pc, #20]	@ (800be1c <_vfiprintf_r+0x228>)
 800be06:	a904      	add	r1, sp, #16
 800be08:	4630      	mov	r0, r6
 800be0a:	f000 f879 	bl	800bf00 <_printf_i>
 800be0e:	e7e4      	b.n	800bdda <_vfiprintf_r+0x1e6>
 800be10:	0800cde4 	.word	0x0800cde4
 800be14:	0800cdee 	.word	0x0800cdee
 800be18:	00000000 	.word	0x00000000
 800be1c:	0800bbcf 	.word	0x0800bbcf
 800be20:	0800cdea 	.word	0x0800cdea

0800be24 <_printf_common>:
 800be24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be28:	4616      	mov	r6, r2
 800be2a:	4698      	mov	r8, r3
 800be2c:	688a      	ldr	r2, [r1, #8]
 800be2e:	690b      	ldr	r3, [r1, #16]
 800be30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800be34:	4293      	cmp	r3, r2
 800be36:	bfb8      	it	lt
 800be38:	4613      	movlt	r3, r2
 800be3a:	6033      	str	r3, [r6, #0]
 800be3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800be40:	4607      	mov	r7, r0
 800be42:	460c      	mov	r4, r1
 800be44:	b10a      	cbz	r2, 800be4a <_printf_common+0x26>
 800be46:	3301      	adds	r3, #1
 800be48:	6033      	str	r3, [r6, #0]
 800be4a:	6823      	ldr	r3, [r4, #0]
 800be4c:	0699      	lsls	r1, r3, #26
 800be4e:	bf42      	ittt	mi
 800be50:	6833      	ldrmi	r3, [r6, #0]
 800be52:	3302      	addmi	r3, #2
 800be54:	6033      	strmi	r3, [r6, #0]
 800be56:	6825      	ldr	r5, [r4, #0]
 800be58:	f015 0506 	ands.w	r5, r5, #6
 800be5c:	d106      	bne.n	800be6c <_printf_common+0x48>
 800be5e:	f104 0a19 	add.w	sl, r4, #25
 800be62:	68e3      	ldr	r3, [r4, #12]
 800be64:	6832      	ldr	r2, [r6, #0]
 800be66:	1a9b      	subs	r3, r3, r2
 800be68:	42ab      	cmp	r3, r5
 800be6a:	dc26      	bgt.n	800beba <_printf_common+0x96>
 800be6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800be70:	6822      	ldr	r2, [r4, #0]
 800be72:	3b00      	subs	r3, #0
 800be74:	bf18      	it	ne
 800be76:	2301      	movne	r3, #1
 800be78:	0692      	lsls	r2, r2, #26
 800be7a:	d42b      	bmi.n	800bed4 <_printf_common+0xb0>
 800be7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800be80:	4641      	mov	r1, r8
 800be82:	4638      	mov	r0, r7
 800be84:	47c8      	blx	r9
 800be86:	3001      	adds	r0, #1
 800be88:	d01e      	beq.n	800bec8 <_printf_common+0xa4>
 800be8a:	6823      	ldr	r3, [r4, #0]
 800be8c:	6922      	ldr	r2, [r4, #16]
 800be8e:	f003 0306 	and.w	r3, r3, #6
 800be92:	2b04      	cmp	r3, #4
 800be94:	bf02      	ittt	eq
 800be96:	68e5      	ldreq	r5, [r4, #12]
 800be98:	6833      	ldreq	r3, [r6, #0]
 800be9a:	1aed      	subeq	r5, r5, r3
 800be9c:	68a3      	ldr	r3, [r4, #8]
 800be9e:	bf0c      	ite	eq
 800bea0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bea4:	2500      	movne	r5, #0
 800bea6:	4293      	cmp	r3, r2
 800bea8:	bfc4      	itt	gt
 800beaa:	1a9b      	subgt	r3, r3, r2
 800beac:	18ed      	addgt	r5, r5, r3
 800beae:	2600      	movs	r6, #0
 800beb0:	341a      	adds	r4, #26
 800beb2:	42b5      	cmp	r5, r6
 800beb4:	d11a      	bne.n	800beec <_printf_common+0xc8>
 800beb6:	2000      	movs	r0, #0
 800beb8:	e008      	b.n	800becc <_printf_common+0xa8>
 800beba:	2301      	movs	r3, #1
 800bebc:	4652      	mov	r2, sl
 800bebe:	4641      	mov	r1, r8
 800bec0:	4638      	mov	r0, r7
 800bec2:	47c8      	blx	r9
 800bec4:	3001      	adds	r0, #1
 800bec6:	d103      	bne.n	800bed0 <_printf_common+0xac>
 800bec8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800becc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bed0:	3501      	adds	r5, #1
 800bed2:	e7c6      	b.n	800be62 <_printf_common+0x3e>
 800bed4:	18e1      	adds	r1, r4, r3
 800bed6:	1c5a      	adds	r2, r3, #1
 800bed8:	2030      	movs	r0, #48	@ 0x30
 800beda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bede:	4422      	add	r2, r4
 800bee0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bee4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bee8:	3302      	adds	r3, #2
 800beea:	e7c7      	b.n	800be7c <_printf_common+0x58>
 800beec:	2301      	movs	r3, #1
 800beee:	4622      	mov	r2, r4
 800bef0:	4641      	mov	r1, r8
 800bef2:	4638      	mov	r0, r7
 800bef4:	47c8      	blx	r9
 800bef6:	3001      	adds	r0, #1
 800bef8:	d0e6      	beq.n	800bec8 <_printf_common+0xa4>
 800befa:	3601      	adds	r6, #1
 800befc:	e7d9      	b.n	800beb2 <_printf_common+0x8e>
	...

0800bf00 <_printf_i>:
 800bf00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf04:	7e0f      	ldrb	r7, [r1, #24]
 800bf06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf08:	2f78      	cmp	r7, #120	@ 0x78
 800bf0a:	4691      	mov	r9, r2
 800bf0c:	4680      	mov	r8, r0
 800bf0e:	460c      	mov	r4, r1
 800bf10:	469a      	mov	sl, r3
 800bf12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bf16:	d807      	bhi.n	800bf28 <_printf_i+0x28>
 800bf18:	2f62      	cmp	r7, #98	@ 0x62
 800bf1a:	d80a      	bhi.n	800bf32 <_printf_i+0x32>
 800bf1c:	2f00      	cmp	r7, #0
 800bf1e:	f000 80d1 	beq.w	800c0c4 <_printf_i+0x1c4>
 800bf22:	2f58      	cmp	r7, #88	@ 0x58
 800bf24:	f000 80b8 	beq.w	800c098 <_printf_i+0x198>
 800bf28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bf2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bf30:	e03a      	b.n	800bfa8 <_printf_i+0xa8>
 800bf32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bf36:	2b15      	cmp	r3, #21
 800bf38:	d8f6      	bhi.n	800bf28 <_printf_i+0x28>
 800bf3a:	a101      	add	r1, pc, #4	@ (adr r1, 800bf40 <_printf_i+0x40>)
 800bf3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf40:	0800bf99 	.word	0x0800bf99
 800bf44:	0800bfad 	.word	0x0800bfad
 800bf48:	0800bf29 	.word	0x0800bf29
 800bf4c:	0800bf29 	.word	0x0800bf29
 800bf50:	0800bf29 	.word	0x0800bf29
 800bf54:	0800bf29 	.word	0x0800bf29
 800bf58:	0800bfad 	.word	0x0800bfad
 800bf5c:	0800bf29 	.word	0x0800bf29
 800bf60:	0800bf29 	.word	0x0800bf29
 800bf64:	0800bf29 	.word	0x0800bf29
 800bf68:	0800bf29 	.word	0x0800bf29
 800bf6c:	0800c0ab 	.word	0x0800c0ab
 800bf70:	0800bfd7 	.word	0x0800bfd7
 800bf74:	0800c065 	.word	0x0800c065
 800bf78:	0800bf29 	.word	0x0800bf29
 800bf7c:	0800bf29 	.word	0x0800bf29
 800bf80:	0800c0cd 	.word	0x0800c0cd
 800bf84:	0800bf29 	.word	0x0800bf29
 800bf88:	0800bfd7 	.word	0x0800bfd7
 800bf8c:	0800bf29 	.word	0x0800bf29
 800bf90:	0800bf29 	.word	0x0800bf29
 800bf94:	0800c06d 	.word	0x0800c06d
 800bf98:	6833      	ldr	r3, [r6, #0]
 800bf9a:	1d1a      	adds	r2, r3, #4
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	6032      	str	r2, [r6, #0]
 800bfa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfa4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	e09c      	b.n	800c0e6 <_printf_i+0x1e6>
 800bfac:	6833      	ldr	r3, [r6, #0]
 800bfae:	6820      	ldr	r0, [r4, #0]
 800bfb0:	1d19      	adds	r1, r3, #4
 800bfb2:	6031      	str	r1, [r6, #0]
 800bfb4:	0606      	lsls	r6, r0, #24
 800bfb6:	d501      	bpl.n	800bfbc <_printf_i+0xbc>
 800bfb8:	681d      	ldr	r5, [r3, #0]
 800bfba:	e003      	b.n	800bfc4 <_printf_i+0xc4>
 800bfbc:	0645      	lsls	r5, r0, #25
 800bfbe:	d5fb      	bpl.n	800bfb8 <_printf_i+0xb8>
 800bfc0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bfc4:	2d00      	cmp	r5, #0
 800bfc6:	da03      	bge.n	800bfd0 <_printf_i+0xd0>
 800bfc8:	232d      	movs	r3, #45	@ 0x2d
 800bfca:	426d      	negs	r5, r5
 800bfcc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfd0:	4858      	ldr	r0, [pc, #352]	@ (800c134 <_printf_i+0x234>)
 800bfd2:	230a      	movs	r3, #10
 800bfd4:	e011      	b.n	800bffa <_printf_i+0xfa>
 800bfd6:	6821      	ldr	r1, [r4, #0]
 800bfd8:	6833      	ldr	r3, [r6, #0]
 800bfda:	0608      	lsls	r0, r1, #24
 800bfdc:	f853 5b04 	ldr.w	r5, [r3], #4
 800bfe0:	d402      	bmi.n	800bfe8 <_printf_i+0xe8>
 800bfe2:	0649      	lsls	r1, r1, #25
 800bfe4:	bf48      	it	mi
 800bfe6:	b2ad      	uxthmi	r5, r5
 800bfe8:	2f6f      	cmp	r7, #111	@ 0x6f
 800bfea:	4852      	ldr	r0, [pc, #328]	@ (800c134 <_printf_i+0x234>)
 800bfec:	6033      	str	r3, [r6, #0]
 800bfee:	bf14      	ite	ne
 800bff0:	230a      	movne	r3, #10
 800bff2:	2308      	moveq	r3, #8
 800bff4:	2100      	movs	r1, #0
 800bff6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bffa:	6866      	ldr	r6, [r4, #4]
 800bffc:	60a6      	str	r6, [r4, #8]
 800bffe:	2e00      	cmp	r6, #0
 800c000:	db05      	blt.n	800c00e <_printf_i+0x10e>
 800c002:	6821      	ldr	r1, [r4, #0]
 800c004:	432e      	orrs	r6, r5
 800c006:	f021 0104 	bic.w	r1, r1, #4
 800c00a:	6021      	str	r1, [r4, #0]
 800c00c:	d04b      	beq.n	800c0a6 <_printf_i+0x1a6>
 800c00e:	4616      	mov	r6, r2
 800c010:	fbb5 f1f3 	udiv	r1, r5, r3
 800c014:	fb03 5711 	mls	r7, r3, r1, r5
 800c018:	5dc7      	ldrb	r7, [r0, r7]
 800c01a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c01e:	462f      	mov	r7, r5
 800c020:	42bb      	cmp	r3, r7
 800c022:	460d      	mov	r5, r1
 800c024:	d9f4      	bls.n	800c010 <_printf_i+0x110>
 800c026:	2b08      	cmp	r3, #8
 800c028:	d10b      	bne.n	800c042 <_printf_i+0x142>
 800c02a:	6823      	ldr	r3, [r4, #0]
 800c02c:	07df      	lsls	r7, r3, #31
 800c02e:	d508      	bpl.n	800c042 <_printf_i+0x142>
 800c030:	6923      	ldr	r3, [r4, #16]
 800c032:	6861      	ldr	r1, [r4, #4]
 800c034:	4299      	cmp	r1, r3
 800c036:	bfde      	ittt	le
 800c038:	2330      	movle	r3, #48	@ 0x30
 800c03a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c03e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c042:	1b92      	subs	r2, r2, r6
 800c044:	6122      	str	r2, [r4, #16]
 800c046:	f8cd a000 	str.w	sl, [sp]
 800c04a:	464b      	mov	r3, r9
 800c04c:	aa03      	add	r2, sp, #12
 800c04e:	4621      	mov	r1, r4
 800c050:	4640      	mov	r0, r8
 800c052:	f7ff fee7 	bl	800be24 <_printf_common>
 800c056:	3001      	adds	r0, #1
 800c058:	d14a      	bne.n	800c0f0 <_printf_i+0x1f0>
 800c05a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c05e:	b004      	add	sp, #16
 800c060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c064:	6823      	ldr	r3, [r4, #0]
 800c066:	f043 0320 	orr.w	r3, r3, #32
 800c06a:	6023      	str	r3, [r4, #0]
 800c06c:	4832      	ldr	r0, [pc, #200]	@ (800c138 <_printf_i+0x238>)
 800c06e:	2778      	movs	r7, #120	@ 0x78
 800c070:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c074:	6823      	ldr	r3, [r4, #0]
 800c076:	6831      	ldr	r1, [r6, #0]
 800c078:	061f      	lsls	r7, r3, #24
 800c07a:	f851 5b04 	ldr.w	r5, [r1], #4
 800c07e:	d402      	bmi.n	800c086 <_printf_i+0x186>
 800c080:	065f      	lsls	r7, r3, #25
 800c082:	bf48      	it	mi
 800c084:	b2ad      	uxthmi	r5, r5
 800c086:	6031      	str	r1, [r6, #0]
 800c088:	07d9      	lsls	r1, r3, #31
 800c08a:	bf44      	itt	mi
 800c08c:	f043 0320 	orrmi.w	r3, r3, #32
 800c090:	6023      	strmi	r3, [r4, #0]
 800c092:	b11d      	cbz	r5, 800c09c <_printf_i+0x19c>
 800c094:	2310      	movs	r3, #16
 800c096:	e7ad      	b.n	800bff4 <_printf_i+0xf4>
 800c098:	4826      	ldr	r0, [pc, #152]	@ (800c134 <_printf_i+0x234>)
 800c09a:	e7e9      	b.n	800c070 <_printf_i+0x170>
 800c09c:	6823      	ldr	r3, [r4, #0]
 800c09e:	f023 0320 	bic.w	r3, r3, #32
 800c0a2:	6023      	str	r3, [r4, #0]
 800c0a4:	e7f6      	b.n	800c094 <_printf_i+0x194>
 800c0a6:	4616      	mov	r6, r2
 800c0a8:	e7bd      	b.n	800c026 <_printf_i+0x126>
 800c0aa:	6833      	ldr	r3, [r6, #0]
 800c0ac:	6825      	ldr	r5, [r4, #0]
 800c0ae:	6961      	ldr	r1, [r4, #20]
 800c0b0:	1d18      	adds	r0, r3, #4
 800c0b2:	6030      	str	r0, [r6, #0]
 800c0b4:	062e      	lsls	r6, r5, #24
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	d501      	bpl.n	800c0be <_printf_i+0x1be>
 800c0ba:	6019      	str	r1, [r3, #0]
 800c0bc:	e002      	b.n	800c0c4 <_printf_i+0x1c4>
 800c0be:	0668      	lsls	r0, r5, #25
 800c0c0:	d5fb      	bpl.n	800c0ba <_printf_i+0x1ba>
 800c0c2:	8019      	strh	r1, [r3, #0]
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	6123      	str	r3, [r4, #16]
 800c0c8:	4616      	mov	r6, r2
 800c0ca:	e7bc      	b.n	800c046 <_printf_i+0x146>
 800c0cc:	6833      	ldr	r3, [r6, #0]
 800c0ce:	1d1a      	adds	r2, r3, #4
 800c0d0:	6032      	str	r2, [r6, #0]
 800c0d2:	681e      	ldr	r6, [r3, #0]
 800c0d4:	6862      	ldr	r2, [r4, #4]
 800c0d6:	2100      	movs	r1, #0
 800c0d8:	4630      	mov	r0, r6
 800c0da:	f7f4 f899 	bl	8000210 <memchr>
 800c0de:	b108      	cbz	r0, 800c0e4 <_printf_i+0x1e4>
 800c0e0:	1b80      	subs	r0, r0, r6
 800c0e2:	6060      	str	r0, [r4, #4]
 800c0e4:	6863      	ldr	r3, [r4, #4]
 800c0e6:	6123      	str	r3, [r4, #16]
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0ee:	e7aa      	b.n	800c046 <_printf_i+0x146>
 800c0f0:	6923      	ldr	r3, [r4, #16]
 800c0f2:	4632      	mov	r2, r6
 800c0f4:	4649      	mov	r1, r9
 800c0f6:	4640      	mov	r0, r8
 800c0f8:	47d0      	blx	sl
 800c0fa:	3001      	adds	r0, #1
 800c0fc:	d0ad      	beq.n	800c05a <_printf_i+0x15a>
 800c0fe:	6823      	ldr	r3, [r4, #0]
 800c100:	079b      	lsls	r3, r3, #30
 800c102:	d413      	bmi.n	800c12c <_printf_i+0x22c>
 800c104:	68e0      	ldr	r0, [r4, #12]
 800c106:	9b03      	ldr	r3, [sp, #12]
 800c108:	4298      	cmp	r0, r3
 800c10a:	bfb8      	it	lt
 800c10c:	4618      	movlt	r0, r3
 800c10e:	e7a6      	b.n	800c05e <_printf_i+0x15e>
 800c110:	2301      	movs	r3, #1
 800c112:	4632      	mov	r2, r6
 800c114:	4649      	mov	r1, r9
 800c116:	4640      	mov	r0, r8
 800c118:	47d0      	blx	sl
 800c11a:	3001      	adds	r0, #1
 800c11c:	d09d      	beq.n	800c05a <_printf_i+0x15a>
 800c11e:	3501      	adds	r5, #1
 800c120:	68e3      	ldr	r3, [r4, #12]
 800c122:	9903      	ldr	r1, [sp, #12]
 800c124:	1a5b      	subs	r3, r3, r1
 800c126:	42ab      	cmp	r3, r5
 800c128:	dcf2      	bgt.n	800c110 <_printf_i+0x210>
 800c12a:	e7eb      	b.n	800c104 <_printf_i+0x204>
 800c12c:	2500      	movs	r5, #0
 800c12e:	f104 0619 	add.w	r6, r4, #25
 800c132:	e7f5      	b.n	800c120 <_printf_i+0x220>
 800c134:	0800cdf5 	.word	0x0800cdf5
 800c138:	0800ce06 	.word	0x0800ce06

0800c13c <__sflush_r>:
 800c13c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c144:	0716      	lsls	r6, r2, #28
 800c146:	4605      	mov	r5, r0
 800c148:	460c      	mov	r4, r1
 800c14a:	d454      	bmi.n	800c1f6 <__sflush_r+0xba>
 800c14c:	684b      	ldr	r3, [r1, #4]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	dc02      	bgt.n	800c158 <__sflush_r+0x1c>
 800c152:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c154:	2b00      	cmp	r3, #0
 800c156:	dd48      	ble.n	800c1ea <__sflush_r+0xae>
 800c158:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c15a:	2e00      	cmp	r6, #0
 800c15c:	d045      	beq.n	800c1ea <__sflush_r+0xae>
 800c15e:	2300      	movs	r3, #0
 800c160:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c164:	682f      	ldr	r7, [r5, #0]
 800c166:	6a21      	ldr	r1, [r4, #32]
 800c168:	602b      	str	r3, [r5, #0]
 800c16a:	d030      	beq.n	800c1ce <__sflush_r+0x92>
 800c16c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c16e:	89a3      	ldrh	r3, [r4, #12]
 800c170:	0759      	lsls	r1, r3, #29
 800c172:	d505      	bpl.n	800c180 <__sflush_r+0x44>
 800c174:	6863      	ldr	r3, [r4, #4]
 800c176:	1ad2      	subs	r2, r2, r3
 800c178:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c17a:	b10b      	cbz	r3, 800c180 <__sflush_r+0x44>
 800c17c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c17e:	1ad2      	subs	r2, r2, r3
 800c180:	2300      	movs	r3, #0
 800c182:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c184:	6a21      	ldr	r1, [r4, #32]
 800c186:	4628      	mov	r0, r5
 800c188:	47b0      	blx	r6
 800c18a:	1c43      	adds	r3, r0, #1
 800c18c:	89a3      	ldrh	r3, [r4, #12]
 800c18e:	d106      	bne.n	800c19e <__sflush_r+0x62>
 800c190:	6829      	ldr	r1, [r5, #0]
 800c192:	291d      	cmp	r1, #29
 800c194:	d82b      	bhi.n	800c1ee <__sflush_r+0xb2>
 800c196:	4a2a      	ldr	r2, [pc, #168]	@ (800c240 <__sflush_r+0x104>)
 800c198:	40ca      	lsrs	r2, r1
 800c19a:	07d6      	lsls	r6, r2, #31
 800c19c:	d527      	bpl.n	800c1ee <__sflush_r+0xb2>
 800c19e:	2200      	movs	r2, #0
 800c1a0:	6062      	str	r2, [r4, #4]
 800c1a2:	04d9      	lsls	r1, r3, #19
 800c1a4:	6922      	ldr	r2, [r4, #16]
 800c1a6:	6022      	str	r2, [r4, #0]
 800c1a8:	d504      	bpl.n	800c1b4 <__sflush_r+0x78>
 800c1aa:	1c42      	adds	r2, r0, #1
 800c1ac:	d101      	bne.n	800c1b2 <__sflush_r+0x76>
 800c1ae:	682b      	ldr	r3, [r5, #0]
 800c1b0:	b903      	cbnz	r3, 800c1b4 <__sflush_r+0x78>
 800c1b2:	6560      	str	r0, [r4, #84]	@ 0x54
 800c1b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1b6:	602f      	str	r7, [r5, #0]
 800c1b8:	b1b9      	cbz	r1, 800c1ea <__sflush_r+0xae>
 800c1ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1be:	4299      	cmp	r1, r3
 800c1c0:	d002      	beq.n	800c1c8 <__sflush_r+0x8c>
 800c1c2:	4628      	mov	r0, r5
 800c1c4:	f7ff fca2 	bl	800bb0c <_free_r>
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1cc:	e00d      	b.n	800c1ea <__sflush_r+0xae>
 800c1ce:	2301      	movs	r3, #1
 800c1d0:	4628      	mov	r0, r5
 800c1d2:	47b0      	blx	r6
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	1c50      	adds	r0, r2, #1
 800c1d8:	d1c9      	bne.n	800c16e <__sflush_r+0x32>
 800c1da:	682b      	ldr	r3, [r5, #0]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d0c6      	beq.n	800c16e <__sflush_r+0x32>
 800c1e0:	2b1d      	cmp	r3, #29
 800c1e2:	d001      	beq.n	800c1e8 <__sflush_r+0xac>
 800c1e4:	2b16      	cmp	r3, #22
 800c1e6:	d11e      	bne.n	800c226 <__sflush_r+0xea>
 800c1e8:	602f      	str	r7, [r5, #0]
 800c1ea:	2000      	movs	r0, #0
 800c1ec:	e022      	b.n	800c234 <__sflush_r+0xf8>
 800c1ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1f2:	b21b      	sxth	r3, r3
 800c1f4:	e01b      	b.n	800c22e <__sflush_r+0xf2>
 800c1f6:	690f      	ldr	r7, [r1, #16]
 800c1f8:	2f00      	cmp	r7, #0
 800c1fa:	d0f6      	beq.n	800c1ea <__sflush_r+0xae>
 800c1fc:	0793      	lsls	r3, r2, #30
 800c1fe:	680e      	ldr	r6, [r1, #0]
 800c200:	bf08      	it	eq
 800c202:	694b      	ldreq	r3, [r1, #20]
 800c204:	600f      	str	r7, [r1, #0]
 800c206:	bf18      	it	ne
 800c208:	2300      	movne	r3, #0
 800c20a:	eba6 0807 	sub.w	r8, r6, r7
 800c20e:	608b      	str	r3, [r1, #8]
 800c210:	f1b8 0f00 	cmp.w	r8, #0
 800c214:	dde9      	ble.n	800c1ea <__sflush_r+0xae>
 800c216:	6a21      	ldr	r1, [r4, #32]
 800c218:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c21a:	4643      	mov	r3, r8
 800c21c:	463a      	mov	r2, r7
 800c21e:	4628      	mov	r0, r5
 800c220:	47b0      	blx	r6
 800c222:	2800      	cmp	r0, #0
 800c224:	dc08      	bgt.n	800c238 <__sflush_r+0xfc>
 800c226:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c22a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c22e:	81a3      	strh	r3, [r4, #12]
 800c230:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c238:	4407      	add	r7, r0
 800c23a:	eba8 0800 	sub.w	r8, r8, r0
 800c23e:	e7e7      	b.n	800c210 <__sflush_r+0xd4>
 800c240:	20400001 	.word	0x20400001

0800c244 <_fflush_r>:
 800c244:	b538      	push	{r3, r4, r5, lr}
 800c246:	690b      	ldr	r3, [r1, #16]
 800c248:	4605      	mov	r5, r0
 800c24a:	460c      	mov	r4, r1
 800c24c:	b913      	cbnz	r3, 800c254 <_fflush_r+0x10>
 800c24e:	2500      	movs	r5, #0
 800c250:	4628      	mov	r0, r5
 800c252:	bd38      	pop	{r3, r4, r5, pc}
 800c254:	b118      	cbz	r0, 800c25e <_fflush_r+0x1a>
 800c256:	6a03      	ldr	r3, [r0, #32]
 800c258:	b90b      	cbnz	r3, 800c25e <_fflush_r+0x1a>
 800c25a:	f7ff fb6b 	bl	800b934 <__sinit>
 800c25e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d0f3      	beq.n	800c24e <_fflush_r+0xa>
 800c266:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c268:	07d0      	lsls	r0, r2, #31
 800c26a:	d404      	bmi.n	800c276 <_fflush_r+0x32>
 800c26c:	0599      	lsls	r1, r3, #22
 800c26e:	d402      	bmi.n	800c276 <_fflush_r+0x32>
 800c270:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c272:	f7ff fc48 	bl	800bb06 <__retarget_lock_acquire_recursive>
 800c276:	4628      	mov	r0, r5
 800c278:	4621      	mov	r1, r4
 800c27a:	f7ff ff5f 	bl	800c13c <__sflush_r>
 800c27e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c280:	07da      	lsls	r2, r3, #31
 800c282:	4605      	mov	r5, r0
 800c284:	d4e4      	bmi.n	800c250 <_fflush_r+0xc>
 800c286:	89a3      	ldrh	r3, [r4, #12]
 800c288:	059b      	lsls	r3, r3, #22
 800c28a:	d4e1      	bmi.n	800c250 <_fflush_r+0xc>
 800c28c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c28e:	f7ff fc3b 	bl	800bb08 <__retarget_lock_release_recursive>
 800c292:	e7dd      	b.n	800c250 <_fflush_r+0xc>

0800c294 <__sread>:
 800c294:	b510      	push	{r4, lr}
 800c296:	460c      	mov	r4, r1
 800c298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c29c:	f000 f956 	bl	800c54c <_read_r>
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	bfab      	itete	ge
 800c2a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c2a6:	89a3      	ldrhlt	r3, [r4, #12]
 800c2a8:	181b      	addge	r3, r3, r0
 800c2aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c2ae:	bfac      	ite	ge
 800c2b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c2b2:	81a3      	strhlt	r3, [r4, #12]
 800c2b4:	bd10      	pop	{r4, pc}

0800c2b6 <__swrite>:
 800c2b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2ba:	461f      	mov	r7, r3
 800c2bc:	898b      	ldrh	r3, [r1, #12]
 800c2be:	05db      	lsls	r3, r3, #23
 800c2c0:	4605      	mov	r5, r0
 800c2c2:	460c      	mov	r4, r1
 800c2c4:	4616      	mov	r6, r2
 800c2c6:	d505      	bpl.n	800c2d4 <__swrite+0x1e>
 800c2c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2cc:	2302      	movs	r3, #2
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	f000 f92a 	bl	800c528 <_lseek_r>
 800c2d4:	89a3      	ldrh	r3, [r4, #12]
 800c2d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c2de:	81a3      	strh	r3, [r4, #12]
 800c2e0:	4632      	mov	r2, r6
 800c2e2:	463b      	mov	r3, r7
 800c2e4:	4628      	mov	r0, r5
 800c2e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2ea:	f000 b941 	b.w	800c570 <_write_r>

0800c2ee <__sseek>:
 800c2ee:	b510      	push	{r4, lr}
 800c2f0:	460c      	mov	r4, r1
 800c2f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2f6:	f000 f917 	bl	800c528 <_lseek_r>
 800c2fa:	1c43      	adds	r3, r0, #1
 800c2fc:	89a3      	ldrh	r3, [r4, #12]
 800c2fe:	bf15      	itete	ne
 800c300:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c302:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c306:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c30a:	81a3      	strheq	r3, [r4, #12]
 800c30c:	bf18      	it	ne
 800c30e:	81a3      	strhne	r3, [r4, #12]
 800c310:	bd10      	pop	{r4, pc}

0800c312 <__sclose>:
 800c312:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c316:	f000 b93d 	b.w	800c594 <_close_r>

0800c31a <__swbuf_r>:
 800c31a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c31c:	460e      	mov	r6, r1
 800c31e:	4614      	mov	r4, r2
 800c320:	4605      	mov	r5, r0
 800c322:	b118      	cbz	r0, 800c32c <__swbuf_r+0x12>
 800c324:	6a03      	ldr	r3, [r0, #32]
 800c326:	b90b      	cbnz	r3, 800c32c <__swbuf_r+0x12>
 800c328:	f7ff fb04 	bl	800b934 <__sinit>
 800c32c:	69a3      	ldr	r3, [r4, #24]
 800c32e:	60a3      	str	r3, [r4, #8]
 800c330:	89a3      	ldrh	r3, [r4, #12]
 800c332:	071a      	lsls	r2, r3, #28
 800c334:	d501      	bpl.n	800c33a <__swbuf_r+0x20>
 800c336:	6923      	ldr	r3, [r4, #16]
 800c338:	b943      	cbnz	r3, 800c34c <__swbuf_r+0x32>
 800c33a:	4621      	mov	r1, r4
 800c33c:	4628      	mov	r0, r5
 800c33e:	f000 f82b 	bl	800c398 <__swsetup_r>
 800c342:	b118      	cbz	r0, 800c34c <__swbuf_r+0x32>
 800c344:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c348:	4638      	mov	r0, r7
 800c34a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c34c:	6823      	ldr	r3, [r4, #0]
 800c34e:	6922      	ldr	r2, [r4, #16]
 800c350:	1a98      	subs	r0, r3, r2
 800c352:	6963      	ldr	r3, [r4, #20]
 800c354:	b2f6      	uxtb	r6, r6
 800c356:	4283      	cmp	r3, r0
 800c358:	4637      	mov	r7, r6
 800c35a:	dc05      	bgt.n	800c368 <__swbuf_r+0x4e>
 800c35c:	4621      	mov	r1, r4
 800c35e:	4628      	mov	r0, r5
 800c360:	f7ff ff70 	bl	800c244 <_fflush_r>
 800c364:	2800      	cmp	r0, #0
 800c366:	d1ed      	bne.n	800c344 <__swbuf_r+0x2a>
 800c368:	68a3      	ldr	r3, [r4, #8]
 800c36a:	3b01      	subs	r3, #1
 800c36c:	60a3      	str	r3, [r4, #8]
 800c36e:	6823      	ldr	r3, [r4, #0]
 800c370:	1c5a      	adds	r2, r3, #1
 800c372:	6022      	str	r2, [r4, #0]
 800c374:	701e      	strb	r6, [r3, #0]
 800c376:	6962      	ldr	r2, [r4, #20]
 800c378:	1c43      	adds	r3, r0, #1
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d004      	beq.n	800c388 <__swbuf_r+0x6e>
 800c37e:	89a3      	ldrh	r3, [r4, #12]
 800c380:	07db      	lsls	r3, r3, #31
 800c382:	d5e1      	bpl.n	800c348 <__swbuf_r+0x2e>
 800c384:	2e0a      	cmp	r6, #10
 800c386:	d1df      	bne.n	800c348 <__swbuf_r+0x2e>
 800c388:	4621      	mov	r1, r4
 800c38a:	4628      	mov	r0, r5
 800c38c:	f7ff ff5a 	bl	800c244 <_fflush_r>
 800c390:	2800      	cmp	r0, #0
 800c392:	d0d9      	beq.n	800c348 <__swbuf_r+0x2e>
 800c394:	e7d6      	b.n	800c344 <__swbuf_r+0x2a>
	...

0800c398 <__swsetup_r>:
 800c398:	b538      	push	{r3, r4, r5, lr}
 800c39a:	4b29      	ldr	r3, [pc, #164]	@ (800c440 <__swsetup_r+0xa8>)
 800c39c:	4605      	mov	r5, r0
 800c39e:	6818      	ldr	r0, [r3, #0]
 800c3a0:	460c      	mov	r4, r1
 800c3a2:	b118      	cbz	r0, 800c3ac <__swsetup_r+0x14>
 800c3a4:	6a03      	ldr	r3, [r0, #32]
 800c3a6:	b90b      	cbnz	r3, 800c3ac <__swsetup_r+0x14>
 800c3a8:	f7ff fac4 	bl	800b934 <__sinit>
 800c3ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3b0:	0719      	lsls	r1, r3, #28
 800c3b2:	d422      	bmi.n	800c3fa <__swsetup_r+0x62>
 800c3b4:	06da      	lsls	r2, r3, #27
 800c3b6:	d407      	bmi.n	800c3c8 <__swsetup_r+0x30>
 800c3b8:	2209      	movs	r2, #9
 800c3ba:	602a      	str	r2, [r5, #0]
 800c3bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3c0:	81a3      	strh	r3, [r4, #12]
 800c3c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3c6:	e033      	b.n	800c430 <__swsetup_r+0x98>
 800c3c8:	0758      	lsls	r0, r3, #29
 800c3ca:	d512      	bpl.n	800c3f2 <__swsetup_r+0x5a>
 800c3cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c3ce:	b141      	cbz	r1, 800c3e2 <__swsetup_r+0x4a>
 800c3d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c3d4:	4299      	cmp	r1, r3
 800c3d6:	d002      	beq.n	800c3de <__swsetup_r+0x46>
 800c3d8:	4628      	mov	r0, r5
 800c3da:	f7ff fb97 	bl	800bb0c <_free_r>
 800c3de:	2300      	movs	r3, #0
 800c3e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c3e2:	89a3      	ldrh	r3, [r4, #12]
 800c3e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c3e8:	81a3      	strh	r3, [r4, #12]
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	6063      	str	r3, [r4, #4]
 800c3ee:	6923      	ldr	r3, [r4, #16]
 800c3f0:	6023      	str	r3, [r4, #0]
 800c3f2:	89a3      	ldrh	r3, [r4, #12]
 800c3f4:	f043 0308 	orr.w	r3, r3, #8
 800c3f8:	81a3      	strh	r3, [r4, #12]
 800c3fa:	6923      	ldr	r3, [r4, #16]
 800c3fc:	b94b      	cbnz	r3, 800c412 <__swsetup_r+0x7a>
 800c3fe:	89a3      	ldrh	r3, [r4, #12]
 800c400:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c404:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c408:	d003      	beq.n	800c412 <__swsetup_r+0x7a>
 800c40a:	4621      	mov	r1, r4
 800c40c:	4628      	mov	r0, r5
 800c40e:	f000 f83f 	bl	800c490 <__smakebuf_r>
 800c412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c416:	f013 0201 	ands.w	r2, r3, #1
 800c41a:	d00a      	beq.n	800c432 <__swsetup_r+0x9a>
 800c41c:	2200      	movs	r2, #0
 800c41e:	60a2      	str	r2, [r4, #8]
 800c420:	6962      	ldr	r2, [r4, #20]
 800c422:	4252      	negs	r2, r2
 800c424:	61a2      	str	r2, [r4, #24]
 800c426:	6922      	ldr	r2, [r4, #16]
 800c428:	b942      	cbnz	r2, 800c43c <__swsetup_r+0xa4>
 800c42a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c42e:	d1c5      	bne.n	800c3bc <__swsetup_r+0x24>
 800c430:	bd38      	pop	{r3, r4, r5, pc}
 800c432:	0799      	lsls	r1, r3, #30
 800c434:	bf58      	it	pl
 800c436:	6962      	ldrpl	r2, [r4, #20]
 800c438:	60a2      	str	r2, [r4, #8]
 800c43a:	e7f4      	b.n	800c426 <__swsetup_r+0x8e>
 800c43c:	2000      	movs	r0, #0
 800c43e:	e7f7      	b.n	800c430 <__swsetup_r+0x98>
 800c440:	2000001c 	.word	0x2000001c

0800c444 <__swhatbuf_r>:
 800c444:	b570      	push	{r4, r5, r6, lr}
 800c446:	460c      	mov	r4, r1
 800c448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c44c:	2900      	cmp	r1, #0
 800c44e:	b096      	sub	sp, #88	@ 0x58
 800c450:	4615      	mov	r5, r2
 800c452:	461e      	mov	r6, r3
 800c454:	da0d      	bge.n	800c472 <__swhatbuf_r+0x2e>
 800c456:	89a3      	ldrh	r3, [r4, #12]
 800c458:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c45c:	f04f 0100 	mov.w	r1, #0
 800c460:	bf14      	ite	ne
 800c462:	2340      	movne	r3, #64	@ 0x40
 800c464:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c468:	2000      	movs	r0, #0
 800c46a:	6031      	str	r1, [r6, #0]
 800c46c:	602b      	str	r3, [r5, #0]
 800c46e:	b016      	add	sp, #88	@ 0x58
 800c470:	bd70      	pop	{r4, r5, r6, pc}
 800c472:	466a      	mov	r2, sp
 800c474:	f000 f89e 	bl	800c5b4 <_fstat_r>
 800c478:	2800      	cmp	r0, #0
 800c47a:	dbec      	blt.n	800c456 <__swhatbuf_r+0x12>
 800c47c:	9901      	ldr	r1, [sp, #4]
 800c47e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c482:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c486:	4259      	negs	r1, r3
 800c488:	4159      	adcs	r1, r3
 800c48a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c48e:	e7eb      	b.n	800c468 <__swhatbuf_r+0x24>

0800c490 <__smakebuf_r>:
 800c490:	898b      	ldrh	r3, [r1, #12]
 800c492:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c494:	079d      	lsls	r5, r3, #30
 800c496:	4606      	mov	r6, r0
 800c498:	460c      	mov	r4, r1
 800c49a:	d507      	bpl.n	800c4ac <__smakebuf_r+0x1c>
 800c49c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c4a0:	6023      	str	r3, [r4, #0]
 800c4a2:	6123      	str	r3, [r4, #16]
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	6163      	str	r3, [r4, #20]
 800c4a8:	b003      	add	sp, #12
 800c4aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4ac:	ab01      	add	r3, sp, #4
 800c4ae:	466a      	mov	r2, sp
 800c4b0:	f7ff ffc8 	bl	800c444 <__swhatbuf_r>
 800c4b4:	9f00      	ldr	r7, [sp, #0]
 800c4b6:	4605      	mov	r5, r0
 800c4b8:	4639      	mov	r1, r7
 800c4ba:	4630      	mov	r0, r6
 800c4bc:	f7ff f922 	bl	800b704 <_malloc_r>
 800c4c0:	b948      	cbnz	r0, 800c4d6 <__smakebuf_r+0x46>
 800c4c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4c6:	059a      	lsls	r2, r3, #22
 800c4c8:	d4ee      	bmi.n	800c4a8 <__smakebuf_r+0x18>
 800c4ca:	f023 0303 	bic.w	r3, r3, #3
 800c4ce:	f043 0302 	orr.w	r3, r3, #2
 800c4d2:	81a3      	strh	r3, [r4, #12]
 800c4d4:	e7e2      	b.n	800c49c <__smakebuf_r+0xc>
 800c4d6:	89a3      	ldrh	r3, [r4, #12]
 800c4d8:	6020      	str	r0, [r4, #0]
 800c4da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4de:	81a3      	strh	r3, [r4, #12]
 800c4e0:	9b01      	ldr	r3, [sp, #4]
 800c4e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c4e6:	b15b      	cbz	r3, 800c500 <__smakebuf_r+0x70>
 800c4e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c4ec:	4630      	mov	r0, r6
 800c4ee:	f000 f80b 	bl	800c508 <_isatty_r>
 800c4f2:	b128      	cbz	r0, 800c500 <__smakebuf_r+0x70>
 800c4f4:	89a3      	ldrh	r3, [r4, #12]
 800c4f6:	f023 0303 	bic.w	r3, r3, #3
 800c4fa:	f043 0301 	orr.w	r3, r3, #1
 800c4fe:	81a3      	strh	r3, [r4, #12]
 800c500:	89a3      	ldrh	r3, [r4, #12]
 800c502:	431d      	orrs	r5, r3
 800c504:	81a5      	strh	r5, [r4, #12]
 800c506:	e7cf      	b.n	800c4a8 <__smakebuf_r+0x18>

0800c508 <_isatty_r>:
 800c508:	b538      	push	{r3, r4, r5, lr}
 800c50a:	4d06      	ldr	r5, [pc, #24]	@ (800c524 <_isatty_r+0x1c>)
 800c50c:	2300      	movs	r3, #0
 800c50e:	4604      	mov	r4, r0
 800c510:	4608      	mov	r0, r1
 800c512:	602b      	str	r3, [r5, #0]
 800c514:	f7f5 f9bb 	bl	800188e <_isatty>
 800c518:	1c43      	adds	r3, r0, #1
 800c51a:	d102      	bne.n	800c522 <_isatty_r+0x1a>
 800c51c:	682b      	ldr	r3, [r5, #0]
 800c51e:	b103      	cbz	r3, 800c522 <_isatty_r+0x1a>
 800c520:	6023      	str	r3, [r4, #0]
 800c522:	bd38      	pop	{r3, r4, r5, pc}
 800c524:	20008d18 	.word	0x20008d18

0800c528 <_lseek_r>:
 800c528:	b538      	push	{r3, r4, r5, lr}
 800c52a:	4d07      	ldr	r5, [pc, #28]	@ (800c548 <_lseek_r+0x20>)
 800c52c:	4604      	mov	r4, r0
 800c52e:	4608      	mov	r0, r1
 800c530:	4611      	mov	r1, r2
 800c532:	2200      	movs	r2, #0
 800c534:	602a      	str	r2, [r5, #0]
 800c536:	461a      	mov	r2, r3
 800c538:	f7f5 f9b4 	bl	80018a4 <_lseek>
 800c53c:	1c43      	adds	r3, r0, #1
 800c53e:	d102      	bne.n	800c546 <_lseek_r+0x1e>
 800c540:	682b      	ldr	r3, [r5, #0]
 800c542:	b103      	cbz	r3, 800c546 <_lseek_r+0x1e>
 800c544:	6023      	str	r3, [r4, #0]
 800c546:	bd38      	pop	{r3, r4, r5, pc}
 800c548:	20008d18 	.word	0x20008d18

0800c54c <_read_r>:
 800c54c:	b538      	push	{r3, r4, r5, lr}
 800c54e:	4d07      	ldr	r5, [pc, #28]	@ (800c56c <_read_r+0x20>)
 800c550:	4604      	mov	r4, r0
 800c552:	4608      	mov	r0, r1
 800c554:	4611      	mov	r1, r2
 800c556:	2200      	movs	r2, #0
 800c558:	602a      	str	r2, [r5, #0]
 800c55a:	461a      	mov	r2, r3
 800c55c:	f7f5 f942 	bl	80017e4 <_read>
 800c560:	1c43      	adds	r3, r0, #1
 800c562:	d102      	bne.n	800c56a <_read_r+0x1e>
 800c564:	682b      	ldr	r3, [r5, #0]
 800c566:	b103      	cbz	r3, 800c56a <_read_r+0x1e>
 800c568:	6023      	str	r3, [r4, #0]
 800c56a:	bd38      	pop	{r3, r4, r5, pc}
 800c56c:	20008d18 	.word	0x20008d18

0800c570 <_write_r>:
 800c570:	b538      	push	{r3, r4, r5, lr}
 800c572:	4d07      	ldr	r5, [pc, #28]	@ (800c590 <_write_r+0x20>)
 800c574:	4604      	mov	r4, r0
 800c576:	4608      	mov	r0, r1
 800c578:	4611      	mov	r1, r2
 800c57a:	2200      	movs	r2, #0
 800c57c:	602a      	str	r2, [r5, #0]
 800c57e:	461a      	mov	r2, r3
 800c580:	f7f5 f94d 	bl	800181e <_write>
 800c584:	1c43      	adds	r3, r0, #1
 800c586:	d102      	bne.n	800c58e <_write_r+0x1e>
 800c588:	682b      	ldr	r3, [r5, #0]
 800c58a:	b103      	cbz	r3, 800c58e <_write_r+0x1e>
 800c58c:	6023      	str	r3, [r4, #0]
 800c58e:	bd38      	pop	{r3, r4, r5, pc}
 800c590:	20008d18 	.word	0x20008d18

0800c594 <_close_r>:
 800c594:	b538      	push	{r3, r4, r5, lr}
 800c596:	4d06      	ldr	r5, [pc, #24]	@ (800c5b0 <_close_r+0x1c>)
 800c598:	2300      	movs	r3, #0
 800c59a:	4604      	mov	r4, r0
 800c59c:	4608      	mov	r0, r1
 800c59e:	602b      	str	r3, [r5, #0]
 800c5a0:	f7f5 f959 	bl	8001856 <_close>
 800c5a4:	1c43      	adds	r3, r0, #1
 800c5a6:	d102      	bne.n	800c5ae <_close_r+0x1a>
 800c5a8:	682b      	ldr	r3, [r5, #0]
 800c5aa:	b103      	cbz	r3, 800c5ae <_close_r+0x1a>
 800c5ac:	6023      	str	r3, [r4, #0]
 800c5ae:	bd38      	pop	{r3, r4, r5, pc}
 800c5b0:	20008d18 	.word	0x20008d18

0800c5b4 <_fstat_r>:
 800c5b4:	b538      	push	{r3, r4, r5, lr}
 800c5b6:	4d07      	ldr	r5, [pc, #28]	@ (800c5d4 <_fstat_r+0x20>)
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	4604      	mov	r4, r0
 800c5bc:	4608      	mov	r0, r1
 800c5be:	4611      	mov	r1, r2
 800c5c0:	602b      	str	r3, [r5, #0]
 800c5c2:	f7f5 f954 	bl	800186e <_fstat>
 800c5c6:	1c43      	adds	r3, r0, #1
 800c5c8:	d102      	bne.n	800c5d0 <_fstat_r+0x1c>
 800c5ca:	682b      	ldr	r3, [r5, #0]
 800c5cc:	b103      	cbz	r3, 800c5d0 <_fstat_r+0x1c>
 800c5ce:	6023      	str	r3, [r4, #0]
 800c5d0:	bd38      	pop	{r3, r4, r5, pc}
 800c5d2:	bf00      	nop
 800c5d4:	20008d18 	.word	0x20008d18

0800c5d8 <_init>:
 800c5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5da:	bf00      	nop
 800c5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5de:	bc08      	pop	{r3}
 800c5e0:	469e      	mov	lr, r3
 800c5e2:	4770      	bx	lr

0800c5e4 <_fini>:
 800c5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5e6:	bf00      	nop
 800c5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5ea:	bc08      	pop	{r3}
 800c5ec:	469e      	mov	lr, r3
 800c5ee:	4770      	bx	lr
