module ex_mem(

input clk,
input reset,

input [31:0] alu_result_in,
input [31:0] write_data_in,

input reg_write_in,
input mem_write_in,
input mem_to_reg_in,

input [4:0] write_reg_in,

output reg [31:0] alu_result_out,
output reg [31:0] write_data_out,

output reg reg_write_out,
output reg mem_write_out,
output reg mem_to_reg_out,

output reg [4:0] write_reg_out

);

always @(posedge clk or posedge reset) begin

        if(reset) begin

                alu_result_out <= 32'b0;

                write_data_out <= 32'b0;

                reg_write_out <= 0;

                mem_write_out <= 0;

                mem_to_reg_out <= 0;

                write_reg_out <= 5'b0;

        end

        else begin

                alu_result_out <= alu_result_in;

                write_data_out <= write_data_in;

                reg_write_out <= reg_write_in;

                mem_write_out <= mem_write_in;

                mem_to_reg_out <= mem_to_reg_in;

                write_reg_out <= write_reg_in;

        end

end

endmodule
