Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Oct 23 15:33:19 2025
| Host         : weslie running 64-bit major release  (build 9200)
| Command      : report_utilization -file udp_stack_top_utilization_synth.rpt -pb udp_stack_top_utilization_synth.pb
| Design       : udp_stack_top
| Device       : xcvu5p-flvb2104-2-i
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  | 3817 |     0 |          0 |    600577 |  0.64 |
|   LUT as Logic             | 3583 |     0 |          0 |    600577 |  0.60 |
|   LUT as Memory            |  234 |     0 |          0 |    394560 |  0.06 |
|     LUT as Distributed RAM |  160 |     0 |            |           |       |
|     LUT as Shift Register  |   74 |     0 |            |           |       |
| CLB Registers              | 4701 |     0 |          0 |   1201154 |  0.39 |
|   Register as Flip Flop    | 4701 |     0 |          0 |   1201154 |  0.39 |
|   Register as Latch        |    0 |     0 |          0 |   1201154 |  0.00 |
| CARRY8                     |  377 |     0 |          0 |     98520 |  0.38 |
| F7 Muxes                   |    0 |     0 |          0 |    394080 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |    197040 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     98520 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 230   |          Yes |         Set |            - |
| 4471  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 32.5 |     0 |          0 |      1024 |  3.17 |
|   RAMB36/FIFO*    |   28 |     0 |          0 |      1024 |  2.73 |
|     RAMB36E2 only |   28 |       |            |           |       |
|   RAMB18          |    9 |     0 |          0 |      2048 |  0.44 |
|     RAMB18E2 only |    9 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       470 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      3474 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |  449 |     0 |          0 |       702 | 63.96 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    2 |     0 |          0 |       480 |  0.42 |
| BUFGCE_DIV |    0 |     0 |          0 |        80 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       480 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |       160 |  0.00 |
| PLL        |    0 |     0 |          0 |        40 |  0.00 |
| MMCM       |    0 |     0 |          0 |        20 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         6 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         2 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         8 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         2 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         2 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         2 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         4 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         2 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4471 |            Register |
| LUT2     | 1526 |                 CLB |
| LUT6     | 1114 |                 CLB |
| LUT5     |  599 |                 CLB |
| LUT4     |  525 |                 CLB |
| CARRY8   |  377 |                 CLB |
| INBUF    |  298 |                 I/O |
| IBUFCTRL |  298 |              Others |
| FDSE     |  230 |            Register |
| LUT3     |  216 |                 CLB |
| LUT1     |  155 |                 CLB |
| OBUF     |  151 |                 I/O |
| RAMD64E  |  144 |                 CLB |
| SRL16E   |   74 |                 CLB |
| RAMD32   |   28 |                 CLB |
| RAMB36E2 |   28 |            BLOCKRAM |
| RAMB18E2 |    9 |            BLOCKRAM |
| RAMS32   |    4 |                 CLB |
| BUFGCE   |    2 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+
| FROM \ TO | SLR1 | SLR0 |
+-----------+------+------+
| SLR1      |    0 |    0 |
| SLR0      |    0 |    0 |
+-----------+------+------+


13. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


