_ZNK3dlx15InstructionInfo15GetArgumentTypeEN3phi7integerIhEE:
  168|   719k|        {
  169|   719k|            PHI_ASSERT(index < 3u);
  170|       |
  171|   719k|            switch (index.unsafe())
  172|   719k|            {
  173|   324k|                case 0:
  ------------------
  |  Branch (173:17): [True: 324k, False: 395k]
  ------------------
  174|   324k|                    return m_Arg1Type;
  175|       |
  176|   199k|                case 1:
  ------------------
  |  Branch (176:17): [True: 199k, False: 519k]
  ------------------
  177|   199k|                    return m_Arg2Type;
  178|       |
  179|   195k|                case 2:
  ------------------
  |  Branch (179:17): [True: 195k, False: 524k]
  ------------------
  180|   195k|                    return m_Arg3Type;
  181|       |
  182|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  183|      0|                default:
  ------------------
  |  Branch (183:17): [True: 0, False: 719k]
  ------------------
  184|      0|                    PHI_ASSERT_NOT_REACHED();
  185|      0|                    return m_Arg1Type;
  186|   719k|#endif
  187|   719k|            }
  188|   719k|        }
_ZNK3dlx15InstructionInfo28GetNumberOfRequiredArgumentsEv:
  194|   192k|        {
  195|   192k|            phi::u8 number_of_argument_required = static_cast<std::uint8_t>(0u);
  196|       |
  197|       |            // Count the number of argument we need
  198|   192k|            if (m_Arg1Type != ArgumentType::None)
  ------------------
  |  Branch (198:17): [True: 184k, False: 7.77k]
  ------------------
  199|   184k|            {
  200|   184k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  201|   184k|            }
  202|   192k|            if (m_Arg2Type != ArgumentType::None)
  ------------------
  |  Branch (202:17): [True: 127k, False: 64.9k]
  ------------------
  203|   127k|            {
  204|   127k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  205|   127k|            }
  206|   192k|            if (m_Arg3Type != ArgumentType::None)
  ------------------
  |  Branch (206:17): [True: 68.6k, False: 123k]
  ------------------
  207|  68.6k|            {
  208|  68.6k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  209|  68.6k|            }
  210|       |
  211|   192k|            return number_of_argument_required;
  212|   192k|        }
_ZNK3dlx15InstructionInfo21GetRegisterAccessTypeEv:
  215|  82.4k|        {
  216|  82.4k|            return m_RegisterAccessType;
  217|  82.4k|        }
_ZNK3dlx15InstructionInfo11GetExecutorEv:
  220|   192k|        {
  221|   192k|            return m_Executor;
  222|   192k|        }
_ZN3dlxanENS_12ArgumentTypeES0_:
   37|   348k|    {
   38|   348k|        using underlying_t = phi::underlying_type_t<ArgumentType>;
   39|       |
   40|   348k|        return static_cast<ArgumentType>(static_cast<underlying_t>(lhs) &
   41|   348k|                                         static_cast<underlying_t>(rhs));
   42|   348k|    }
_ZN3dlx20ArgumentTypeIncludesENS_12ArgumentTypeES0_:
   54|   348k|    {
   55|   348k|        using underlying_t = std::underlying_type_t<ArgumentType>;
   56|       |
   57|   348k|        return static_cast<underlying_t>(type & test) != 0;
   58|   348k|    }

_ZN3dlx11MemoryBlock10MemoryByteC2Ev:
   17|  1.00k|            {}

_ZN3dlx9enum_nameINS_6OpCodeEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
  203|   214k|    {
  204|   214k|        switch (value)
  205|   214k|        {
  206|      0|#define DLX_ENUM_OPCODE_IMPL(name)                                                                 \
  207|      0|    case OpCode::name:                                                                             \
  208|      0|        return #name;
  209|       |
  210|      0|            DLX_ENUM_OPCODE
  ------------------
  |  |   15|  95.1k|    DLX_ENUM_OPCODE_IMPL(ADD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  95.1k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 95.1k, False: 119k]
  |  |  |  |  ------------------
  |  |  |  |  208|  95.1k|        return #name;
  |  |  ------------------
  |  |   16|  95.1k|    DLX_ENUM_OPCODE_IMPL(ADDI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  13.2k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 13.2k, False: 201k]
  |  |  |  |  ------------------
  |  |  |  |  208|  13.2k|        return #name;
  |  |  ------------------
  |  |   17|  13.2k|    DLX_ENUM_OPCODE_IMPL(ADDU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    763|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 763, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    763|        return #name;
  |  |  ------------------
  |  |   18|  7.91k|    DLX_ENUM_OPCODE_IMPL(ADDUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  7.91k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 7.91k, False: 206k]
  |  |  |  |  ------------------
  |  |  |  |  208|  7.91k|        return #name;
  |  |  ------------------
  |  |   19|  7.91k|    DLX_ENUM_OPCODE_IMPL(ADDF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    369|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 369, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    369|        return #name;
  |  |  ------------------
  |  |   20|  8.07k|    DLX_ENUM_OPCODE_IMPL(ADDD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  8.07k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 8.07k, False: 206k]
  |  |  |  |  ------------------
  |  |  |  |  208|  8.07k|        return #name;
  |  |  ------------------
  |  |   21|  8.07k|                                                                                                   \
  |  |   22|  8.07k|    /* Sub */                                                                                      \
  |  |   23|  8.07k|    DLX_ENUM_OPCODE_IMPL(SUB)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.22k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.22k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.22k|        return #name;
  |  |  ------------------
  |  |   24|  2.37k|    DLX_ENUM_OPCODE_IMPL(SUBI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.37k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.37k, False: 212k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.37k|        return #name;
  |  |  ------------------
  |  |   25|  7.42k|    DLX_ENUM_OPCODE_IMPL(SUBU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  7.42k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 7.42k, False: 207k]
  |  |  |  |  ------------------
  |  |  |  |  208|  7.42k|        return #name;
  |  |  ------------------
  |  |   26|  7.42k|    DLX_ENUM_OPCODE_IMPL(SUBUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.12k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.12k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.12k|        return #name;
  |  |  ------------------
  |  |   27|  1.48k|    DLX_ENUM_OPCODE_IMPL(SUBF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.48k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.48k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.48k|        return #name;
  |  |  ------------------
  |  |   28|  1.48k|    DLX_ENUM_OPCODE_IMPL(SUBD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    761|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 761, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    761|        return #name;
  |  |  ------------------
  |  |   29|    761|                                                                                                   \
  |  |   30|    761|    /* Multiplication */                                                                           \
  |  |   31|    761|    DLX_ENUM_OPCODE_IMPL(MULT)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    321|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 321, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    321|        return #name;
  |  |  ------------------
  |  |   32|    321|    DLX_ENUM_OPCODE_IMPL(MULTI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    111|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 111, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    111|        return #name;
  |  |  ------------------
  |  |   33|  1.34k|    DLX_ENUM_OPCODE_IMPL(MULTU)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.34k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.34k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.34k|        return #name;
  |  |  ------------------
  |  |   34|  1.34k|    DLX_ENUM_OPCODE_IMPL(MULTUI)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    569|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 569, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    569|        return #name;
  |  |  ------------------
  |  |   35|  1.09k|    DLX_ENUM_OPCODE_IMPL(MULTF)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.09k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.09k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.09k|        return #name;
  |  |  ------------------
  |  |   36|  1.09k|    DLX_ENUM_OPCODE_IMPL(MULTD)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    700|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 700, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    700|        return #name;
  |  |  ------------------
  |  |   37|    700|                                                                                                   \
  |  |   38|    700|    /* Division */                                                                                 \
  |  |   39|    700|    DLX_ENUM_OPCODE_IMPL(DIV)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     15|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 15, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     15|        return #name;
  |  |  ------------------
  |  |   40|     21|    DLX_ENUM_OPCODE_IMPL(DIVI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|     21|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 21, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     21|        return #name;
  |  |  ------------------
  |  |   41|    338|    DLX_ENUM_OPCODE_IMPL(DIVU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    338|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 338, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    338|        return #name;
  |  |  ------------------
  |  |   42|    801|    DLX_ENUM_OPCODE_IMPL(DIVUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    801|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 801, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    801|        return #name;
  |  |  ------------------
  |  |   43|    801|    DLX_ENUM_OPCODE_IMPL(DIVF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    128|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 128, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    128|        return #name;
  |  |  ------------------
  |  |   44|  1.91k|    DLX_ENUM_OPCODE_IMPL(DIVD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.91k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.91k, False: 212k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.91k|        return #name;
  |  |  ------------------
  |  |   45|  1.91k|                                                                                                   \
  |  |   46|  1.91k|    /* Shift left (logical) */                                                                     \
  |  |   47|  2.38k|    DLX_ENUM_OPCODE_IMPL(SLL)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.38k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.38k, False: 212k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.38k|        return #name;
  |  |  ------------------
  |  |   48|  2.38k|    DLX_ENUM_OPCODE_IMPL(SLLI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    300|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 300, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    300|        return #name;
  |  |  ------------------
  |  |   49|    300|                                                                                                   \
  |  |   50|    300|    /* Shift right (logical) */                                                                    \
  |  |   51|    551|    DLX_ENUM_OPCODE_IMPL(SRL)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    551|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 551, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    551|        return #name;
  |  |  ------------------
  |  |   52|    551|    DLX_ENUM_OPCODE_IMPL(SRLI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    126|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 126, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    126|        return #name;
  |  |  ------------------
  |  |   53|    126|                                                                                                   \
  |  |   54|    126|    /* Shift left (arithmetic) */                                                                  \
  |  |   55|    131|    DLX_ENUM_OPCODE_IMPL(SLA)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    131|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 131, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    131|        return #name;
  |  |  ------------------
  |  |   56|    796|    DLX_ENUM_OPCODE_IMPL(SLAI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    796|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 796, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    796|        return #name;
  |  |  ------------------
  |  |   57|    796|                                                                                                   \
  |  |   58|    796|    /* Shift right (arithmetic) */                                                                 \
  |  |   59|    796|    DLX_ENUM_OPCODE_IMPL(SRA)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 83, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     83|        return #name;
  |  |  ------------------
  |  |   60|    744|    DLX_ENUM_OPCODE_IMPL(SRAI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    744|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 744, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    744|        return #name;
  |  |  ------------------
  |  |   61|    744|                                                                                                   \
  |  |   62|    744|    /* Logic */                                                                                    \
  |  |   63|    744|                                                                                                   \
  |  |   64|    744|    /* And */                                                                                      \
  |  |   65|  5.68k|    DLX_ENUM_OPCODE_IMPL(AND)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  5.68k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 5.68k, False: 208k]
  |  |  |  |  ------------------
  |  |  |  |  208|  5.68k|        return #name;
  |  |  ------------------
  |  |   66|  5.68k|    DLX_ENUM_OPCODE_IMPL(ANDI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    557|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 557, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    557|        return #name;
  |  |  ------------------
  |  |   67|    557|                                                                                                   \
  |  |   68|    557|    /* Or */                                                                                       \
  |  |   69|  1.38k|    DLX_ENUM_OPCODE_IMPL(OR)                                                                       \
  |  |  ------------------
  |  |  |  |  207|  1.38k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.38k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.38k|        return #name;
  |  |  ------------------
  |  |   70|  1.38k|    DLX_ENUM_OPCODE_IMPL(ORI)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    573|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 573, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    573|        return #name;
  |  |  ------------------
  |  |   71|    573|                                                                                                   \
  |  |   72|    573|    /* XOR */                                                                                      \
  |  |   73|    573|    DLX_ENUM_OPCODE_IMPL(XOR)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     35|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 35, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     35|        return #name;
  |  |  ------------------
  |  |   74|  1.27k|    DLX_ENUM_OPCODE_IMPL(XORI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.27k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.27k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.27k|        return #name;
  |  |  ------------------
  |  |   75|  1.27k|                                                                                                   \
  |  |   76|  1.27k|    /* Set conditionals */                                                                         \
  |  |   77|  1.27k|                                                                                                   \
  |  |   78|  1.27k|    /* Less than */                                                                                \
  |  |   79|  1.27k|    DLX_ENUM_OPCODE_IMPL(SLT)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.22k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.22k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.22k|        return #name;
  |  |  ------------------
  |  |   80|  1.22k|    DLX_ENUM_OPCODE_IMPL(SLTI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    865|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 865, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    865|        return #name;
  |  |  ------------------
  |  |   81|    865|    DLX_ENUM_OPCODE_IMPL(SLTU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    274|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 274, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    274|        return #name;
  |  |  ------------------
  |  |   82|  1.64k|    DLX_ENUM_OPCODE_IMPL(SLTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.64k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.64k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.64k|        return #name;
  |  |  ------------------
  |  |   83|  1.64k|    DLX_ENUM_OPCODE_IMPL(LTF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    349|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 349, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    349|        return #name;
  |  |  ------------------
  |  |   84|  4.54k|    DLX_ENUM_OPCODE_IMPL(LTD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  4.54k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 4.54k, False: 210k]
  |  |  |  |  ------------------
  |  |  |  |  208|  4.54k|        return #name;
  |  |  ------------------
  |  |   85|  4.54k|                                                                                                   \
  |  |   86|  4.54k|    /* Greater than */                                                                             \
  |  |   87|  4.54k|    DLX_ENUM_OPCODE_IMPL(SGT)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    542|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 542, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    542|        return #name;
  |  |  ------------------
  |  |   88|    711|    DLX_ENUM_OPCODE_IMPL(SGTI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    711|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 711, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    711|        return #name;
  |  |  ------------------
  |  |   89|    711|    DLX_ENUM_OPCODE_IMPL(SGTU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    173|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 173, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    173|        return #name;
  |  |  ------------------
  |  |   90|    380|    DLX_ENUM_OPCODE_IMPL(SGTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    380|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 380, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    380|        return #name;
  |  |  ------------------
  |  |   91|    380|    DLX_ENUM_OPCODE_IMPL(GTF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    149|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 149, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    149|        return #name;
  |  |  ------------------
  |  |   92|  1.36k|    DLX_ENUM_OPCODE_IMPL(GTD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.36k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.36k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.36k|        return #name;
  |  |  ------------------
  |  |   93|  1.36k|                                                                                                   \
  |  |   94|  1.36k|    /* Less than or equal */                                                                       \
  |  |   95|  1.79k|    DLX_ENUM_OPCODE_IMPL(SLE)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.79k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.79k, False: 212k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.79k|        return #name;
  |  |  ------------------
  |  |   96|  1.79k|    DLX_ENUM_OPCODE_IMPL(SLEI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|     53|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 53, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     53|        return #name;
  |  |  ------------------
  |  |   97|    132|    DLX_ENUM_OPCODE_IMPL(SLEU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    132|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 132, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    132|        return #name;
  |  |  ------------------
  |  |   98|    674|    DLX_ENUM_OPCODE_IMPL(SLEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    674|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 674, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    674|        return #name;
  |  |  ------------------
  |  |   99|    674|    DLX_ENUM_OPCODE_IMPL(LEF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    225|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 225, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    225|        return #name;
  |  |  ------------------
  |  |  100|  4.04k|    DLX_ENUM_OPCODE_IMPL(LED)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  4.04k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 4.04k, False: 210k]
  |  |  |  |  ------------------
  |  |  |  |  208|  4.04k|        return #name;
  |  |  ------------------
  |  |  101|  4.04k|                                                                                                   \
  |  |  102|  4.04k|    /* Greater than or equal */                                                                    \
  |  |  103|  4.04k|    DLX_ENUM_OPCODE_IMPL(SGE)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     13|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 13, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     13|        return #name;
  |  |  ------------------
  |  |  104|  2.56k|    DLX_ENUM_OPCODE_IMPL(SGEI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.56k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.56k, False: 212k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.56k|        return #name;
  |  |  ------------------
  |  |  105|  2.56k|    DLX_ENUM_OPCODE_IMPL(SGEU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    825|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 825, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    825|        return #name;
  |  |  ------------------
  |  |  106|  3.55k|    DLX_ENUM_OPCODE_IMPL(SGEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  3.55k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 3.55k, False: 211k]
  |  |  |  |  ------------------
  |  |  |  |  208|  3.55k|        return #name;
  |  |  ------------------
  |  |  107|  3.55k|    DLX_ENUM_OPCODE_IMPL(GEF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     69|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 69, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     69|        return #name;
  |  |  ------------------
  |  |  108|  2.12k|    DLX_ENUM_OPCODE_IMPL(GED)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.12k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.12k, False: 212k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.12k|        return #name;
  |  |  ------------------
  |  |  109|  2.12k|                                                                                                   \
  |  |  110|  2.12k|    /* Equal */                                                                                    \
  |  |  111|  2.12k|    DLX_ENUM_OPCODE_IMPL(SEQ)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    420|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 420, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    420|        return #name;
  |  |  ------------------
  |  |  112|    519|    DLX_ENUM_OPCODE_IMPL(SEQI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    519|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 519, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    519|        return #name;
  |  |  ------------------
  |  |  113|    519|    DLX_ENUM_OPCODE_IMPL(SEQU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    392|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 392, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    392|        return #name;
  |  |  ------------------
  |  |  114|    484|    DLX_ENUM_OPCODE_IMPL(SEQUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    484|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 484, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    484|        return #name;
  |  |  ------------------
  |  |  115|  1.30k|    DLX_ENUM_OPCODE_IMPL(EQF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.30k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.30k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.30k|        return #name;
  |  |  ------------------
  |  |  116|  1.30k|    DLX_ENUM_OPCODE_IMPL(EQD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    161|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 161, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    161|        return #name;
  |  |  ------------------
  |  |  117|    161|                                                                                                   \
  |  |  118|    161|    /* Not equal */                                                                                \
  |  |  119|    161|    DLX_ENUM_OPCODE_IMPL(SNE)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     26|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 26, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     26|        return #name;
  |  |  ------------------
  |  |  120|     26|    DLX_ENUM_OPCODE_IMPL(SNEI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|     11|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 11, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     11|        return #name;
  |  |  ------------------
  |  |  121|     91|    DLX_ENUM_OPCODE_IMPL(SNEU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|     91|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 91, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     91|        return #name;
  |  |  ------------------
  |  |  122|    188|    DLX_ENUM_OPCODE_IMPL(SNEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    188|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 188, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    188|        return #name;
  |  |  ------------------
  |  |  123|    549|    DLX_ENUM_OPCODE_IMPL(NEF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    549|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 549, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    549|        return #name;
  |  |  ------------------
  |  |  124|    549|    DLX_ENUM_OPCODE_IMPL(NED)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    124|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 124, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    124|        return #name;
  |  |  ------------------
  |  |  125|    124|                                                                                                   \
  |  |  126|    124|    /* Conditional branching */                                                                    \
  |  |  127|  2.57k|    DLX_ENUM_OPCODE_IMPL(BEQZ)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.57k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.57k, False: 212k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.57k|        return #name;
  |  |  ------------------
  |  |  128|  2.57k|    DLX_ENUM_OPCODE_IMPL(BNEZ)                                                                     \
  |  |  ------------------
  |  |  |  |  207|     86|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 86, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     86|        return #name;
  |  |  ------------------
  |  |  129|    105|    DLX_ENUM_OPCODE_IMPL(BFPT)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    105|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 105, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    105|        return #name;
  |  |  ------------------
  |  |  130|    325|    DLX_ENUM_OPCODE_IMPL(BFPF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    325|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 325, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    325|        return #name;
  |  |  ------------------
  |  |  131|    325|                                                                                                   \
  |  |  132|    325|    /* Unconditional branching */                                                                  \
  |  |  133|    325|    DLX_ENUM_OPCODE_IMPL(J)                                                                        \
  |  |  ------------------
  |  |  |  |  207|      0|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 0, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|      0|        return #name;
  |  |  ------------------
  |  |  134|     37|    DLX_ENUM_OPCODE_IMPL(JR)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     37|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 37, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     37|        return #name;
  |  |  ------------------
  |  |  135|    130|    DLX_ENUM_OPCODE_IMPL(JAL)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    130|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 130, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    130|        return #name;
  |  |  ------------------
  |  |  136|  3.69k|    DLX_ENUM_OPCODE_IMPL(JALR)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  3.69k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 3.69k, False: 210k]
  |  |  |  |  ------------------
  |  |  |  |  208|  3.69k|        return #name;
  |  |  ------------------
  |  |  137|  3.69k|                                                                                                   \
  |  |  138|  3.69k|    /* Loading data */                                                                             \
  |  |  139|  3.69k|    DLX_ENUM_OPCODE_IMPL(LHI)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    946|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 946, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    946|        return #name;
  |  |  ------------------
  |  |  140|    946|    DLX_ENUM_OPCODE_IMPL(LB)                                                                       \
  |  |  ------------------
  |  |  |  |  207|      7|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 7, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|      7|        return #name;
  |  |  ------------------
  |  |  141|    723|    DLX_ENUM_OPCODE_IMPL(LBU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    723|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 723, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    723|        return #name;
  |  |  ------------------
  |  |  142|    723|    DLX_ENUM_OPCODE_IMPL(LH)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     59|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 59, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     59|        return #name;
  |  |  ------------------
  |  |  143|     59|    DLX_ENUM_OPCODE_IMPL(LHU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     20|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 20, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     20|        return #name;
  |  |  ------------------
  |  |  144|     20|    DLX_ENUM_OPCODE_IMPL(LW)                                                                       \
  |  |  ------------------
  |  |  |  |  207|      2|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|      2|        return #name;
  |  |  ------------------
  |  |  145|     17|    DLX_ENUM_OPCODE_IMPL(LWU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     17|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 17, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     17|        return #name;
  |  |  ------------------
  |  |  146|     17|    DLX_ENUM_OPCODE_IMPL(LF)                                                                       \
  |  |  ------------------
  |  |  |  |  207|      1|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|      1|        return #name;
  |  |  ------------------
  |  |  147|     55|    DLX_ENUM_OPCODE_IMPL(LD)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     55|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 55, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     55|        return #name;
  |  |  ------------------
  |  |  148|     55|                                                                                                   \
  |  |  149|     55|    /* Storing data */                                                                             \
  |  |  150|    288|    DLX_ENUM_OPCODE_IMPL(SB)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    288|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 288, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    288|        return #name;
  |  |  ------------------
  |  |  151|    288|    DLX_ENUM_OPCODE_IMPL(SBU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     88|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 88, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     88|        return #name;
  |  |  ------------------
  |  |  152|     88|    DLX_ENUM_OPCODE_IMPL(SH)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     16|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 16, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     16|        return #name;
  |  |  ------------------
  |  |  153|  2.06k|    DLX_ENUM_OPCODE_IMPL(SHU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.06k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.06k, False: 212k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.06k|        return #name;
  |  |  ------------------
  |  |  154|  2.06k|    DLX_ENUM_OPCODE_IMPL(SW)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     39|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 39, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     39|        return #name;
  |  |  ------------------
  |  |  155|  1.52k|    DLX_ENUM_OPCODE_IMPL(SWU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.52k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.52k, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.52k|        return #name;
  |  |  ------------------
  |  |  156|  1.52k|    DLX_ENUM_OPCODE_IMPL(SF)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    442|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 442, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    442|        return #name;
  |  |  ------------------
  |  |  157|    442|    DLX_ENUM_OPCODE_IMPL(SD)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     40|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 40, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     40|        return #name;
  |  |  ------------------
  |  |  158|     40|                                                                                                   \
  |  |  159|     40|    /* Moving data */                                                                              \
  |  |  160|    179|    DLX_ENUM_OPCODE_IMPL(MOVD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    179|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 179, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    179|        return #name;
  |  |  ------------------
  |  |  161|    198|    DLX_ENUM_OPCODE_IMPL(MOVF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    198|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 198, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    198|        return #name;
  |  |  ------------------
  |  |  162|    383|    DLX_ENUM_OPCODE_IMPL(MOVFP2I)                                                                  \
  |  |  ------------------
  |  |  |  |  207|    383|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 383, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    383|        return #name;
  |  |  ------------------
  |  |  163|  4.15k|    DLX_ENUM_OPCODE_IMPL(MOVI2FP)                                                                  \
  |  |  ------------------
  |  |  |  |  207|  4.15k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 4.15k, False: 210k]
  |  |  |  |  ------------------
  |  |  |  |  208|  4.15k|        return #name;
  |  |  ------------------
  |  |  164|  4.15k|                                                                                                   \
  |  |  165|  4.15k|    /* Converting data */                                                                          \
  |  |  166|  4.15k|    DLX_ENUM_OPCODE_IMPL(CVTF2D)                                                                   \
  |  |  ------------------
  |  |  |  |  207|     56|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 56, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     56|        return #name;
  |  |  ------------------
  |  |  167|     56|    DLX_ENUM_OPCODE_IMPL(CVTF2I)                                                                   \
  |  |  ------------------
  |  |  |  |  207|     46|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 46, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     46|        return #name;
  |  |  ------------------
  |  |  168|     83|    DLX_ENUM_OPCODE_IMPL(CVTD2F)                                                                   \
  |  |  ------------------
  |  |  |  |  207|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 83, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     83|        return #name;
  |  |  ------------------
  |  |  169|     83|    DLX_ENUM_OPCODE_IMPL(CVTD2I)                                                                   \
  |  |  ------------------
  |  |  |  |  207|     80|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 80, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     80|        return #name;
  |  |  ------------------
  |  |  170|     80|    DLX_ENUM_OPCODE_IMPL(CVTI2F)                                                                   \
  |  |  ------------------
  |  |  |  |  207|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 67, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|     67|        return #name;
  |  |  ------------------
  |  |  171|    310|    DLX_ENUM_OPCODE_IMPL(CVTI2D)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    310|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 310, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    310|        return #name;
  |  |  ------------------
  |  |  172|    310|                                                                                                   \
  |  |  173|    310|    /* Other */                                                                                    \
  |  |  174|    310|    DLX_ENUM_OPCODE_IMPL(TRAP)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    258|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 258, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    258|        return #name;
  |  |  ------------------
  |  |  175|    324|    DLX_ENUM_OPCODE_IMPL(HALT)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    324|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 324, False: 214k]
  |  |  |  |  ------------------
  |  |  |  |  208|    324|        return #name;
  |  |  ------------------
  |  |  176|    825|    DLX_ENUM_OPCODE_IMPL(NOP)
  |  |  ------------------
  |  |  |  |  207|    825|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 825, False: 213k]
  |  |  |  |  ------------------
  |  |  |  |  208|    825|        return #name;
  |  |  ------------------
  ------------------
  211|       |
  212|      0|#undef DLX_ENUM_OPCODE_IMPL
  213|       |
  214|      0|            default:
  ------------------
  |  Branch (214:13): [True: 0, False: 214k]
  ------------------
  215|      0|                PHI_ASSERT_NOT_REACHED();
  216|   214k|        }
  217|   214k|    }

_ZN3dlx20IsReservedIdentifierENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   31|  1.18M|    {
   32|  1.18M|        if (StringToIntRegister(token) != IntRegisterID::None)
  ------------------
  |  Branch (32:13): [True: 13.2k, False: 1.17M]
  ------------------
   33|  13.2k|        {
   34|  13.2k|            return true;
   35|  13.2k|        }
   36|       |
   37|  1.17M|        if (StringToFloatRegister(token) != FloatRegisterID::None)
  ------------------
  |  Branch (37:13): [True: 17.8k, False: 1.15M]
  ------------------
   38|  17.8k|        {
   39|  17.8k|            return true;
   40|  17.8k|        }
   41|       |
   42|  1.15M|        if (StringToOpCode(token) != OpCode::NONE)
  ------------------
  |  Branch (42:13): [True: 247k, False: 906k]
  ------------------
   43|   247k|        {
   44|   247k|            return true;
   45|   247k|        }
   46|       |
   47|   906k|        if (IsFPSR(token))
  ------------------
  |  Branch (47:13): [True: 5.42k, False: 900k]
  ------------------
   48|  5.42k|        {
   49|  5.42k|            return true;
   50|  5.42k|        }
   51|       |
   52|   900k|        return false;
   53|   906k|    }
_ZN3dlx17IsValidIdentifierENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   56|   900k|    {
   57|   900k|        if (token.empty())
  ------------------
  |  Branch (57:13): [True: 0, False: 900k]
  ------------------
   58|      0|        {
   59|      0|            return false;
   60|      0|        }
   61|       |
   62|   900k|        const char first_char = token.at(0);
   63|       |
   64|   900k|        if (token.length() == 1u)
  ------------------
  |  Branch (64:13): [True: 250k, False: 649k]
  ------------------
   65|   250k|        {
   66|   250k|            return phi::is_alpha(first_char);
   67|   250k|        }
   68|       |
   69|   649k|        phi::boolean just_under_scores = (first_char == '_');
   70|   649k|        if (!(phi::is_alpha(first_char) || (first_char == '_')))
  ------------------
  |  Branch (70:13): [True: 201k, False: 448k]
  |  Branch (70:15): [True: 440k, False: 209k]
  |  Branch (70:44): [True: 8.53k, False: 201k]
  ------------------
   71|   201k|        {
   72|   201k|            return false;
   73|   201k|        }
   74|       |
   75|  1.39M|        for (std::size_t index{1u}; index < token.length(); ++index)
  ------------------
  |  Branch (75:37): [True: 1.19M, False: 207k]
  ------------------
   76|  1.19M|        {
   77|  1.19M|            const char c{token.at(index)};
   78|       |
   79|  1.19M|            if (phi::is_alpha_numeric(c))
  ------------------
  |  Branch (79:17): [True: 931k, False: 259k]
  ------------------
   80|   931k|            {
   81|   931k|                just_under_scores = false;
   82|   931k|            }
   83|   259k|            else if (c == '_')
  ------------------
  |  Branch (83:22): [True: 18.5k, False: 241k]
  ------------------
   84|  18.5k|            {
   85|  18.5k|                continue;
   86|  18.5k|            }
   87|   241k|            else
   88|   241k|            {
   89|   241k|                return false;
   90|   241k|            }
   91|  1.19M|        }
   92|       |
   93|   207k|        return !just_under_scores;
   94|   448k|    }
_ZN3dlx11ParseNumberENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  100|  3.30M|    {
  101|  3.30M|        if (token.empty())
  ------------------
  |  Branch (101:13): [True: 0, False: 3.30M]
  ------------------
  102|      0|        {
  103|      0|            return {};
  104|      0|        }
  105|       |
  106|  3.30M|        if (token.length() == 1)
  ------------------
  |  Branch (106:13): [True: 408k, False: 2.89M]
  ------------------
  107|   408k|        {
  108|   408k|            if (phi::is_digit(token.at(0)))
  ------------------
  |  Branch (108:17): [True: 36.6k, False: 371k]
  ------------------
  109|  36.6k|            {
  110|  36.6k|                return static_cast<std::int16_t>(token.at(0) - '0');
  111|  36.6k|            }
  112|       |
  113|   371k|            return {};
  114|   408k|        }
  115|       |
  116|       |        // Disallow trailing seperators
  117|  2.89M|        if (token.at(token.size() - 1) == '\'')
  ------------------
  |  Branch (117:13): [True: 18.9k, False: 2.87M]
  ------------------
  118|  18.9k|        {
  119|  18.9k|            return {};
  120|  18.9k|        }
  121|       |
  122|  2.87M|        std::int32_t number{0};
  123|  2.87M|        phi::boolean is_negative{false};
  124|  2.87M|        phi::boolean starts_with_zero{false};
  125|  2.87M|        phi::boolean parsing_binary{false};
  126|  2.87M|        phi::boolean parsing_octal{false};
  127|  2.87M|        phi::boolean parsing_hexadecimal{false};
  128|  2.87M|        phi::boolean parsed_something{false};
  129|  2.87M|        phi::boolean parsed_separator{false};
  130|       |
  131|       |        // TODO: Move x'th character checks out of the for loop
  132|       |
  133|  3.12M|        for (std::size_t index{0u}; index < token.length(); ++index)
  ------------------
  |  Branch (133:37): [True: 3.09M, False: 27.8k]
  ------------------
  134|  3.09M|        {
  135|  3.09M|            const char c{token.at(index)};
  136|       |
  137|       |            // First character
  138|  3.09M|            if (index == 0u)
  ------------------
  |  Branch (138:17): [True: 2.87M, False: 221k]
  ------------------
  139|  2.87M|            {
  140|  2.87M|                if (c == '+')
  ------------------
  |  Branch (140:21): [True: 9.17k, False: 2.86M]
  ------------------
  141|  9.17k|                {
  142|  9.17k|                    continue;
  143|  9.17k|                }
  144|       |
  145|  2.86M|                if (c == '-')
  ------------------
  |  Branch (145:21): [True: 15.6k, False: 2.85M]
  ------------------
  146|  15.6k|                {
  147|  15.6k|                    is_negative = true;
  148|  15.6k|                    continue;
  149|  15.6k|                }
  150|       |
  151|  2.85M|                if (c == '0')
  ------------------
  |  Branch (151:21): [True: 39.8k, False: 2.81M]
  ------------------
  152|  39.8k|                {
  153|  39.8k|                    starts_with_zero = true;
  154|  39.8k|                    continue;
  155|  39.8k|                }
  156|       |
  157|  2.81M|                if (c == '\'')
  ------------------
  |  Branch (157:21): [True: 19.3k, False: 2.79M]
  ------------------
  158|  19.3k|                {
  159|  19.3k|                    return {};
  160|  19.3k|                }
  161|  2.81M|            }
  162|       |
  163|       |            // Second character
  164|  3.01M|            if (index == 1u)
  ------------------
  |  Branch (164:17): [True: 113k, False: 2.90M]
  ------------------
  165|   113k|            {
  166|   113k|                if (starts_with_zero)
  ------------------
  |  Branch (166:21): [True: 39.8k, False: 73.1k]
  ------------------
  167|  39.8k|                {
  168|       |                    // Binary
  169|  39.8k|                    if (c == 'b' || c == 'B')
  ------------------
  |  Branch (169:25): [True: 3.97k, False: 35.8k]
  |  Branch (169:37): [True: 6.18k, False: 29.6k]
  ------------------
  170|  10.1k|                    {
  171|  10.1k|                        parsing_binary = true;
  172|  10.1k|                        continue;
  173|  10.1k|                    }
  174|       |
  175|       |                    // Hexadecimal
  176|  29.6k|                    if (c == 'x' || c == 'X')
  ------------------
  |  Branch (176:25): [True: 5.70k, False: 23.9k]
  |  Branch (176:37): [True: 7.43k, False: 16.5k]
  ------------------
  177|  13.1k|                    {
  178|  13.1k|                        parsing_hexadecimal = true;
  179|  13.1k|                        continue;
  180|  13.1k|                    }
  181|       |
  182|       |                    // Octal
  183|  16.5k|                    parsing_octal = true;
  184|  16.5k|                }
  185|   113k|            }
  186|       |
  187|       |            // Handle seperators
  188|  2.99M|            if (c == '\'')
  ------------------
  |  Branch (188:17): [True: 9.92k, False: 2.98M]
  ------------------
  189|  9.92k|            {
  190|  9.92k|                if (parsed_separator)
  ------------------
  |  Branch (190:21): [True: 2.17k, False: 7.75k]
  ------------------
  191|  2.17k|                {
  192|  2.17k|                    return {};
  193|  2.17k|                }
  194|       |
  195|  7.75k|                parsed_separator = true;
  196|  7.75k|                continue;
  197|  9.92k|            }
  198|       |
  199|       |            // Check for over/underflow
  200|  2.98M|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (200:17): [True: 47.0k, False: 2.93M]
  |  Branch (200:32): [True: 3.20k, False: 43.8k]
  ------------------
  201|  3.20k|            {
  202|       |                // Would underflow
  203|  3.20k|                return {};
  204|  3.20k|            }
  205|  2.97M|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (205:17): [True: 2.93M, False: 43.8k]
  |  Branch (205:17): [True: 4.76k, False: 2.97M]
  |  Branch (205:33): [True: 4.76k, False: 2.92M]
  ------------------
  206|  4.76k|            {
  207|       |                // Would overflow
  208|  4.76k|                return {};
  209|  4.76k|            }
  210|       |
  211|  2.97M|            parsed_separator = false;
  212|  2.97M|            parsed_something = true;
  213|       |
  214|  2.97M|            if (parsing_binary)
  ------------------
  |  Branch (214:17): [True: 8.09k, False: 2.96M]
  ------------------
  215|  8.09k|            {
  216|  8.09k|                if (!phi::is_binary_digit(c))
  ------------------
  |  Branch (216:21): [True: 5.16k, False: 2.93k]
  ------------------
  217|  5.16k|                {
  218|  5.16k|                    return {};
  219|  5.16k|                }
  220|       |
  221|  2.93k|                number <<= 1;
  222|  2.93k|                number |= (c - '0');
  223|  2.93k|            }
  224|  2.96M|            else if (parsing_octal)
  ------------------
  |  Branch (224:22): [True: 23.5k, False: 2.94M]
  ------------------
  225|  23.5k|            {
  226|  23.5k|                if (!phi::is_octal_digit(c))
  ------------------
  |  Branch (226:21): [True: 15.9k, False: 7.64k]
  ------------------
  227|  15.9k|                {
  228|  15.9k|                    return {};
  229|  15.9k|                }
  230|       |
  231|  7.64k|                number <<= 3;
  232|  7.64k|                number |= (c - '0');
  233|  7.64k|            }
  234|  2.94M|            else if (parsing_hexadecimal)
  ------------------
  |  Branch (234:22): [True: 31.1k, False: 2.91M]
  ------------------
  235|  31.1k|            {
  236|  31.1k|                if (!phi::is_hex_digit(c))
  ------------------
  |  Branch (236:21): [True: 8.14k, False: 22.9k]
  ------------------
  237|  8.14k|                {
  238|  8.14k|                    return {};
  239|  8.14k|                }
  240|       |
  241|  22.9k|                number <<= 4;
  242|  22.9k|                number |= phi::hex_digit_value(c).unsafe();
  243|  22.9k|            }
  244|  2.91M|            else
  245|  2.91M|            {
  246|  2.91M|                if (!phi::is_digit(c))
  ------------------
  |  Branch (246:21): [True: 2.78M, False: 125k]
  ------------------
  247|  2.78M|                {
  248|  2.78M|                    return {};
  249|  2.78M|                }
  250|       |
  251|       |                // Disallow leading zeros
  252|   125k|                if (number == 0 && c == '0')
  ------------------
  |  Branch (252:21): [True: 67.2k, False: 57.7k]
  |  Branch (252:36): [True: 5.08k, False: 62.1k]
  ------------------
  253|  5.08k|                {
  254|  5.08k|                    return {};
  255|  5.08k|                }
  256|       |
  257|   119k|                number *= 10;
  258|   119k|                number += (c - '0');
  259|   119k|            }
  260|  2.97M|        }
  261|       |
  262|  27.8k|        if (parsed_something)
  ------------------
  |  Branch (262:13): [True: 24.8k, False: 3.07k]
  ------------------
  263|  24.8k|        {
  264|       |            // Check for over/underflow
  265|  24.8k|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (265:17): [True: 9.38k, False: 15.4k]
  |  Branch (265:32): [True: 2.69k, False: 6.68k]
  ------------------
  266|  2.69k|            {
  267|       |                // Would underflow
  268|  2.69k|                return {};
  269|  2.69k|            }
  270|  22.1k|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (270:17): [True: 15.4k, False: 6.68k]
  |  Branch (270:17): [True: 3.24k, False: 18.8k]
  |  Branch (270:33): [True: 3.24k, False: 12.1k]
  ------------------
  271|  3.24k|            {
  272|       |                // Would overflow
  273|  3.24k|                return {};
  274|  3.24k|            }
  275|       |
  276|  18.8k|            if (is_negative)
  ------------------
  |  Branch (276:17): [True: 6.68k, False: 12.1k]
  ------------------
  277|  6.68k|            {
  278|  6.68k|                return static_cast<std::int16_t>(-number);
  279|  6.68k|            }
  280|       |
  281|  12.1k|            return static_cast<std::int16_t>(number);
  282|  18.8k|        }
  283|       |
  284|  3.07k|        return {};
  285|  27.8k|    }

_ZN3dlx9enum_nameINS_13IntRegisterIDEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
   95|  38.1k|    {
   96|  38.1k|        switch (value)
   97|  38.1k|        {
   98|      0|#define DLX_ENUM_INT_REGISTER_ID_IMPL(name)                                                        \
   99|      0|    case IntRegisterID::name:                                                                      \
  100|      0|        return #name;
  101|       |
  102|      0|            DLX_ENUM_INT_REGISTER_ID
  ------------------
  |  |   13|  13.8k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R0)                                                              \
  |  |  ------------------
  |  |  |  |   99|  13.8k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 13.8k, False: 24.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|  13.8k|        return #name;
  |  |  ------------------
  |  |   14|  13.8k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R1)                                                              \
  |  |  ------------------
  |  |  |  |   99|  6.00k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 6.00k, False: 32.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|  6.00k|        return #name;
  |  |  ------------------
  |  |   15|  6.00k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R2)                                                              \
  |  |  ------------------
  |  |  |  |   99|     22|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 22, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     22|        return #name;
  |  |  ------------------
  |  |   16|  5.79k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R3)                                                              \
  |  |  ------------------
  |  |  |  |   99|  5.79k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 5.79k, False: 32.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|  5.79k|        return #name;
  |  |  ------------------
  |  |   17|  5.79k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R4)                                                              \
  |  |  ------------------
  |  |  |  |   99|    227|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 227, False: 37.9k]
  |  |  |  |  ------------------
  |  |  |  |  100|    227|        return #name;
  |  |  ------------------
  |  |   18|    227|    DLX_ENUM_INT_REGISTER_ID_IMPL(R5)                                                              \
  |  |  ------------------
  |  |  |  |   99|     22|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 22, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     22|        return #name;
  |  |  ------------------
  |  |   19|    334|    DLX_ENUM_INT_REGISTER_ID_IMPL(R6)                                                              \
  |  |  ------------------
  |  |  |  |   99|    334|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 334, False: 37.8k]
  |  |  |  |  ------------------
  |  |  |  |  100|    334|        return #name;
  |  |  ------------------
  |  |   20|    334|    DLX_ENUM_INT_REGISTER_ID_IMPL(R7)                                                              \
  |  |  ------------------
  |  |  |  |   99|     38|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 38, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     38|        return #name;
  |  |  ------------------
  |  |   21|    246|    DLX_ENUM_INT_REGISTER_ID_IMPL(R8)                                                              \
  |  |  ------------------
  |  |  |  |   99|    246|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 246, False: 37.9k]
  |  |  |  |  ------------------
  |  |  |  |  100|    246|        return #name;
  |  |  ------------------
  |  |   22|    246|    DLX_ENUM_INT_REGISTER_ID_IMPL(R9)                                                              \
  |  |  ------------------
  |  |  |  |   99|     48|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 48, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     48|        return #name;
  |  |  ------------------
  |  |   23|    395|    DLX_ENUM_INT_REGISTER_ID_IMPL(R10)                                                             \
  |  |  ------------------
  |  |  |  |   99|    395|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 395, False: 37.8k]
  |  |  |  |  ------------------
  |  |  |  |  100|    395|        return #name;
  |  |  ------------------
  |  |   24|    395|    DLX_ENUM_INT_REGISTER_ID_IMPL(R11)                                                             \
  |  |  ------------------
  |  |  |  |   99|    149|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 149, False: 38.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    149|        return #name;
  |  |  ------------------
  |  |   25|    149|    DLX_ENUM_INT_REGISTER_ID_IMPL(R12)                                                             \
  |  |  ------------------
  |  |  |  |   99|    143|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 143, False: 38.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    143|        return #name;
  |  |  ------------------
  |  |   26|    143|    DLX_ENUM_INT_REGISTER_ID_IMPL(R13)                                                             \
  |  |  ------------------
  |  |  |  |   99|     57|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 57, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     57|        return #name;
  |  |  ------------------
  |  |   27|     57|    DLX_ENUM_INT_REGISTER_ID_IMPL(R14)                                                             \
  |  |  ------------------
  |  |  |  |   99|     37|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 37, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     37|        return #name;
  |  |  ------------------
  |  |   28|     37|    DLX_ENUM_INT_REGISTER_ID_IMPL(R15)                                                             \
  |  |  ------------------
  |  |  |  |   99|      3|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 3, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|      3|        return #name;
  |  |  ------------------
  |  |   29|  2.97k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R16)                                                             \
  |  |  ------------------
  |  |  |  |   99|  2.97k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 2.97k, False: 35.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|  2.97k|        return #name;
  |  |  ------------------
  |  |   30|  2.97k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R17)                                                             \
  |  |  ------------------
  |  |  |  |   99|    428|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 428, False: 37.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|    428|        return #name;
  |  |  ------------------
  |  |   31|    428|    DLX_ENUM_INT_REGISTER_ID_IMPL(R18)                                                             \
  |  |  ------------------
  |  |  |  |   99|      1|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|      1|        return #name;
  |  |  ------------------
  |  |   32|  2.83k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R19)                                                             \
  |  |  ------------------
  |  |  |  |   99|  2.83k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 2.83k, False: 35.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|  2.83k|        return #name;
  |  |  ------------------
  |  |   33|  2.83k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R20)                                                             \
  |  |  ------------------
  |  |  |  |   99|      5|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 5, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|      5|        return #name;
  |  |  ------------------
  |  |   34|     15|    DLX_ENUM_INT_REGISTER_ID_IMPL(R21)                                                             \
  |  |  ------------------
  |  |  |  |   99|     15|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 15, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     15|        return #name;
  |  |  ------------------
  |  |   35|  1.10k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R22)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.10k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.10k, False: 37.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.10k|        return #name;
  |  |  ------------------
  |  |   36|  1.10k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R23)                                                             \
  |  |  ------------------
  |  |  |  |   99|      3|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 3, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|      3|        return #name;
  |  |  ------------------
  |  |   37|     11|    DLX_ENUM_INT_REGISTER_ID_IMPL(R24)                                                             \
  |  |  ------------------
  |  |  |  |   99|     11|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 11, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     11|        return #name;
  |  |  ------------------
  |  |   38|     24|    DLX_ENUM_INT_REGISTER_ID_IMPL(R25)                                                             \
  |  |  ------------------
  |  |  |  |   99|     24|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 24, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     24|        return #name;
  |  |  ------------------
  |  |   39|    165|    DLX_ENUM_INT_REGISTER_ID_IMPL(R26)                                                             \
  |  |  ------------------
  |  |  |  |   99|    165|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 165, False: 38.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    165|        return #name;
  |  |  ------------------
  |  |   40|    165|    DLX_ENUM_INT_REGISTER_ID_IMPL(R27)                                                             \
  |  |  ------------------
  |  |  |  |   99|     49|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 49, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     49|        return #name;
  |  |  ------------------
  |  |   41|     49|    DLX_ENUM_INT_REGISTER_ID_IMPL(R28)                                                             \
  |  |  ------------------
  |  |  |  |   99|     15|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 15, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|     15|        return #name;
  |  |  ------------------
  |  |   42|     15|    DLX_ENUM_INT_REGISTER_ID_IMPL(R29)                                                             \
  |  |  ------------------
  |  |  |  |   99|      7|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 7, False: 38.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|      7|        return #name;
  |  |  ------------------
  |  |   43|  2.63k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R30)                                                             \
  |  |  ------------------
  |  |  |  |   99|  2.63k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 2.63k, False: 35.5k]
  |  |  |  |  ------------------
  |  |  |  |  100|  2.63k|        return #name;
  |  |  ------------------
  |  |   44|  2.63k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R31)
  |  |  ------------------
  |  |  |  |   99|    556|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 556, False: 37.6k]
  |  |  |  |  ------------------
  |  |  |  |  100|    556|        return #name;
  |  |  ------------------
  ------------------
  103|       |
  104|      0|#undef DLX_ENUM_INT_REGISTER_ID_IMPL
  105|       |
  106|      0|            default:
  ------------------
  |  Branch (106:13): [True: 0, False: 38.1k]
  ------------------
  107|      0|                PHI_ASSERT_NOT_REACHED();
  108|  38.1k|        }
  109|  38.1k|    }
_ZN3dlx9enum_nameINS_15FloatRegisterIDEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
  130|  8.34k|    {
  131|  8.34k|        switch (value)
  132|  8.34k|        {
  133|      0|#define DLX_ENUM_FLOAT_REGISTER_ID_IMPL(name)                                                      \
  134|      0|    case FloatRegisterID::name:                                                                    \
  135|      0|        return #name;
  136|       |
  137|      0|            DLX_ENUM_FLOAT_REGISTER_ID
  ------------------
  |  |   47|  5.96k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F0)                                                            \
  |  |  ------------------
  |  |  |  |  134|  5.96k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5.96k, False: 2.38k]
  |  |  |  |  ------------------
  |  |  |  |  135|  5.96k|        return #name;
  |  |  ------------------
  |  |   48|  5.96k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F1)                                                            \
  |  |  ------------------
  |  |  |  |  134|    182|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 182, False: 8.16k]
  |  |  |  |  ------------------
  |  |  |  |  135|    182|        return #name;
  |  |  ------------------
  |  |   49|    182|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F2)                                                            \
  |  |  ------------------
  |  |  |  |  134|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 6, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      6|        return #name;
  |  |  ------------------
  |  |   50|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F3)                                                            \
  |  |  ------------------
  |  |  |  |  134|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 6, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      6|        return #name;
  |  |  ------------------
  |  |   51|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F4)                                                            \
  |  |  ------------------
  |  |  |  |  134|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 2, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      2|        return #name;
  |  |  ------------------
  |  |   52|    204|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F5)                                                            \
  |  |  ------------------
  |  |  |  |  134|    204|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 204, False: 8.14k]
  |  |  |  |  ------------------
  |  |  |  |  135|    204|        return #name;
  |  |  ------------------
  |  |   53|    204|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F6)                                                            \
  |  |  ------------------
  |  |  |  |  134|      0|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 0, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      0|        return #name;
  |  |  ------------------
  |  |   54|     13|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F7)                                                            \
  |  |  ------------------
  |  |  |  |  134|     13|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 13, False: 8.33k]
  |  |  |  |  ------------------
  |  |  |  |  135|     13|        return #name;
  |  |  ------------------
  |  |   55|    133|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F8)                                                            \
  |  |  ------------------
  |  |  |  |  134|    133|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 133, False: 8.21k]
  |  |  |  |  ------------------
  |  |  |  |  135|    133|        return #name;
  |  |  ------------------
  |  |   56|    133|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F9)                                                            \
  |  |  ------------------
  |  |  |  |  134|      7|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 7, False: 8.33k]
  |  |  |  |  ------------------
  |  |  |  |  135|      7|        return #name;
  |  |  ------------------
  |  |   57|     50|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F10)                                                           \
  |  |  ------------------
  |  |  |  |  134|     50|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 50, False: 8.29k]
  |  |  |  |  ------------------
  |  |  |  |  135|     50|        return #name;
  |  |  ------------------
  |  |   58|    324|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F11)                                                           \
  |  |  ------------------
  |  |  |  |  134|    324|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 324, False: 8.02k]
  |  |  |  |  ------------------
  |  |  |  |  135|    324|        return #name;
  |  |  ------------------
  |  |   59|    324|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F12)                                                           \
  |  |  ------------------
  |  |  |  |  134|      0|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 0, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      0|        return #name;
  |  |  ------------------
  |  |   60|      3|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F13)                                                           \
  |  |  ------------------
  |  |  |  |  134|      3|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 3, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      3|        return #name;
  |  |  ------------------
  |  |   61|     10|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F14)                                                           \
  |  |  ------------------
  |  |  |  |  134|     10|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 10, False: 8.33k]
  |  |  |  |  ------------------
  |  |  |  |  135|     10|        return #name;
  |  |  ------------------
  |  |   62|     10|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F15)                                                           \
  |  |  ------------------
  |  |  |  |  134|      0|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 0, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      0|        return #name;
  |  |  ------------------
  |  |   63|    689|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F16)                                                           \
  |  |  ------------------
  |  |  |  |  134|    689|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 689, False: 7.65k]
  |  |  |  |  ------------------
  |  |  |  |  135|    689|        return #name;
  |  |  ------------------
  |  |   64|    689|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F17)                                                           \
  |  |  ------------------
  |  |  |  |  134|      0|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 0, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      0|        return #name;
  |  |  ------------------
  |  |   65|      1|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F18)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   66|      9|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F19)                                                           \
  |  |  ------------------
  |  |  |  |  134|      9|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 9, False: 8.33k]
  |  |  |  |  ------------------
  |  |  |  |  135|      9|        return #name;
  |  |  ------------------
  |  |   67|     21|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F20)                                                           \
  |  |  ------------------
  |  |  |  |  134|     21|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 21, False: 8.32k]
  |  |  |  |  ------------------
  |  |  |  |  135|     21|        return #name;
  |  |  ------------------
  |  |   68|     21|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F21)                                                           \
  |  |  ------------------
  |  |  |  |  134|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 2, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      2|        return #name;
  |  |  ------------------
  |  |   69|      2|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F22)                                                           \
  |  |  ------------------
  |  |  |  |  134|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 2, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      2|        return #name;
  |  |  ------------------
  |  |   70|      2|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F23)                                                           \
  |  |  ------------------
  |  |  |  |  134|      0|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 0, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      0|        return #name;
  |  |  ------------------
  |  |   71|      1|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F24)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   72|      1|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F25)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   73|     41|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F26)                                                           \
  |  |  ------------------
  |  |  |  |  134|     41|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 41, False: 8.30k]
  |  |  |  |  ------------------
  |  |  |  |  135|     41|        return #name;
  |  |  ------------------
  |  |   74|     47|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F27)                                                           \
  |  |  ------------------
  |  |  |  |  134|     47|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 47, False: 8.29k]
  |  |  |  |  ------------------
  |  |  |  |  135|     47|        return #name;
  |  |  ------------------
  |  |   75|     47|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F28)                                                           \
  |  |  ------------------
  |  |  |  |  134|      9|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 9, False: 8.33k]
  |  |  |  |  ------------------
  |  |  |  |  135|      9|        return #name;
  |  |  ------------------
  |  |   76|      9|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F29)                                                           \
  |  |  ------------------
  |  |  |  |  134|      0|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 0, False: 8.34k]
  |  |  |  |  ------------------
  |  |  |  |  135|      0|        return #name;
  |  |  ------------------
  |  |   77|     24|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F30)                                                           \
  |  |  ------------------
  |  |  |  |  134|     24|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 24, False: 8.32k]
  |  |  |  |  ------------------
  |  |  |  |  135|     24|        return #name;
  |  |  ------------------
  |  |   78|    598|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F31)
  |  |  ------------------
  |  |  |  |  134|    598|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 598, False: 7.74k]
  |  |  |  |  ------------------
  |  |  |  |  135|    598|        return #name;
  |  |  ------------------
  ------------------
  138|       |
  139|      0|#undef DLX_ENUM_FLOAT_REGISTER_ID_IMPL
  140|       |
  141|      0|            default:
  ------------------
  |  Branch (141:13): [True: 0, False: 8.34k]
  ------------------
  142|      0|                PHI_ASSERT_NOT_REACHED();
  143|  8.34k|        }
  144|  8.34k|    }

Parser.cpp:_ZNK3dlx11TokenStream19find_first_token_ifIZNS_6Parser5ParseERS0_E3$_0EEPKNS_5TokenET_:
   58|   271k|        {
   59|       |#if defined(PHI_DEBUG)
   60|       |            PHI_ASSERT(m_Finialized);
   61|       |#endif
   62|       |
   63|   271k|            for (const Token& token : m_Tokens)
  ------------------
  |  Branch (63:37): [True: 7.21M, False: 0]
  ------------------
   64|  7.21M|            {
   65|  7.21M|                if (pred(token))
  ------------------
  |  Branch (65:21): [True: 271k, False: 6.93M]
  ------------------
   66|   271k|                {
   67|   271k|                    return &token;
   68|   271k|                }
   69|  7.21M|            }
   70|       |
   71|      0|            return nullptr;
   72|   271k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5Token4TypeENSt3__117basic_string_viewIcNS4_11char_traitsIcEEEERN3phi7integerImEESC_EEEvDpOT_:
   24|  1.36M|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|  1.36M|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  1.36M|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5TokenEEEEvDpOT_:
   24|  3.37M|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|  3.37M|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  3.37M|        }
_ZN3dlx11TokenStream12emplace_backIJRNS_5Token4TypeENSt3__117basic_string_viewIcNS5_11char_traitsIcEEEERN3phi7integerImEESD_EEEvDpOT_:
   24|   925k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   925k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   925k|        }

_ZN3dlx13FloatRegister8SetValueEN3phi14floating_pointIfEE:
   10|  1.52M|    {
   11|  1.52M|        m_Value = val;
   12|  1.52M|    }
_ZNK3dlx13FloatRegister8GetValueEv:
   15|     58|    {
   16|     58|        return m_Value;
   17|     58|    }

_ZN3dlx11InstructionC2ERKNS_15InstructionInfoEN3phi7integerImEE:
   18|   192k|    {}
_ZN3dlx11Instruction11SetArgumentEN3phi7integerIhEENS_19InstructionArgumentE:
   23|  33.6k|    {
   24|  33.6k|        PHI_ASSERT(argument_number < 3u);
   25|       |
   26|  33.6k|        switch (argument_number.unsafe())
   27|  33.6k|        {
   28|  29.6k|            case 0u:
  ------------------
  |  Branch (28:13): [True: 29.6k, False: 3.96k]
  ------------------
   29|  29.6k|                m_Arg1 = argument;
   30|  29.6k|                break;
   31|  3.17k|            case 1u:
  ------------------
  |  Branch (31:13): [True: 3.17k, False: 30.4k]
  ------------------
   32|  3.17k|                m_Arg2 = argument;
   33|  3.17k|                break;
   34|    794|            case 2u:
  ------------------
  |  Branch (34:13): [True: 794, False: 32.8k]
  ------------------
   35|    794|                m_Arg3 = argument;
   36|    794|                break;
   37|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
   38|      0|            default:
  ------------------
  |  Branch (38:13): [True: 0, False: 33.6k]
  ------------------
   39|      0|                PHI_ASSERT_NOT_REACHED();
   40|  33.6k|#endif
   41|  33.6k|        }
   42|  33.6k|    }
_ZNK3dlx11Instruction7ExecuteERNS_9ProcessorE:
   82|  82.4k|    {
   83|  82.4k|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   84|  82.4k|    }
_ZNK3dlx11Instruction7GetInfoEv:
   87|  82.4k|    {
   88|  82.4k|        return m_Info;
   89|  82.4k|    }

_ZN3dlx19InstructionArgumentC2Ev:
   23|   609k|    {}
_ZNK3dlx19InstructionArgument7GetTypeEv:
   26|   494k|    {
   27|   494k|        return m_Type;
   28|   494k|    }
_ZNK3dlx19InstructionArgument13AsRegisterIntEv:
   77|  21.0k|    {
   78|  21.0k|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   79|       |
   80|  21.0k|        return register_int;
   81|  21.0k|    }
_ZNK3dlx19InstructionArgument15AsRegisterFloatEv:
   85|     66|    {
   86|     66|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   87|       |
   88|     66|        return register_float;
   89|     66|    }
_ZNK3dlx19InstructionArgument16AsImmediateValueEv:
   93|     39|    {
   94|     39|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   95|       |
   96|     39|        return immediate_value;
   97|     39|    }
_ZNK3dlx19InstructionArgument7AsLabelEv:
  109|  61.4k|    {
  110|  61.4k|        PHI_ASSERT(m_Type == ArgumentType::Label);
  111|       |
  112|  61.4k|        return label;
  113|  61.4k|    }
_ZN3dlx39ConstructInstructionArgumentRegisterIntENS_13IntRegisterIDE:
  173|  7.81k|    {
  174|  7.81k|        InstructionArgument arg;
  175|  7.81k|        arg.m_Type                   = ArgumentType::IntRegister;
  176|  7.81k|        arg.register_int.register_id = id;
  177|  7.81k|        return arg;
  178|  7.81k|    }
_ZN3dlx41ConstructInstructionArgumentRegisterFloatENS_15FloatRegisterIDE:
  182|    514|    {
  183|    514|        InstructionArgument arg;
  184|    514|        arg.m_Type                     = ArgumentType::FloatRegister;
  185|    514|        arg.register_float.register_id = id;
  186|    514|        return arg;
  187|    514|    }
_ZN3dlx42ConstructInstructionArgumentImmediateValueEs:
  191|  2.12k|    {
  192|  2.12k|        InstructionArgument arg;
  193|  2.12k|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  194|  2.12k|        arg.immediate_value.signed_value = value;
  195|  2.12k|        return arg;
  196|  2.12k|    }
_ZN3dlx47ConstructInstructionArgumentAddressDisplacementENS_13IntRegisterIDEN3phi7integerIiEE:
  200|  1.51k|    {
  201|  1.51k|        InstructionArgument arg;
  202|  1.51k|        arg.m_Type                            = ArgumentType::AddressDisplacement;
  203|  1.51k|        arg.address_displacement.register_id  = id;
  204|  1.51k|        arg.address_displacement.displacement = displacement;
  205|  1.51k|        return arg;
  206|  1.51k|    }
_ZN3dlx33ConstructInstructionArgumentLabelENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  210|  21.6k|    {
  211|  21.6k|        InstructionArgument arg;
  212|  21.6k|        arg.m_Type           = ArgumentType::Label;
  213|  21.6k|        arg.label.label_name = label_name;
  214|  21.6k|        return arg;
  215|  21.6k|    }

_ZN3dlx4impl3ADDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  356|     55|        {
  357|     55|            const auto& dest_reg = arg1.AsRegisterInt();
  358|     55|            const auto& lhs_reg  = arg2.AsRegisterInt();
  359|     55|            const auto& rhs_reg  = arg3.AsRegisterInt();
  360|       |
  361|     55|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  362|     55|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  363|       |
  364|     55|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  365|     55|        }
_ZN3dlx4impl4ADDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  369|      1|        {
  370|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  371|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  372|      1|            const auto& imm_value = arg3.AsImmediateValue();
  373|       |
  374|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  375|       |
  376|      1|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  377|      1|        }
_ZN3dlx4impl4ADDUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  381|    158|        {
  382|    158|            const auto& dest_reg = arg1.AsRegisterInt();
  383|    158|            const auto& lhs_reg  = arg2.AsRegisterInt();
  384|    158|            const auto& rhs_reg  = arg3.AsRegisterInt();
  385|       |
  386|    158|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  387|    158|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  388|       |
  389|    158|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  390|    158|        }
_ZN3dlx4impl5ADDUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  394|      1|        {
  395|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  396|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  397|      1|            const auto& imm_value = arg3.AsImmediateValue();
  398|       |
  399|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  400|       |
  401|      1|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  402|      1|        }
_ZN3dlx4impl4ADDFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  406|      1|        {
  407|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  408|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  409|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  410|       |
  411|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  412|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  413|       |
  414|      1|            const phi::f32 new_value = lhs_value + rhs_value;
  415|       |
  416|      1|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  417|      1|        }
_ZN3dlx4impl4ADDDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  421|      1|        {
  422|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  423|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  424|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  425|       |
  426|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  427|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  428|       |
  429|      1|            const phi::f64 new_value = lhs_value + rhs_value;
  430|       |
  431|      1|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  432|      1|        }
_ZN3dlx4impl3SUBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  436|     10|        {
  437|     10|            const auto& dest_reg = arg1.AsRegisterInt();
  438|     10|            const auto& lhs_reg  = arg2.AsRegisterInt();
  439|     10|            const auto& rhs_reg  = arg3.AsRegisterInt();
  440|       |
  441|     10|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  442|     10|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  443|       |
  444|     10|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  445|     10|        }
_ZN3dlx4impl4SUBIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  449|      1|        {
  450|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  451|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  452|      1|            const auto& imm_value = arg3.AsImmediateValue();
  453|       |
  454|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  455|       |
  456|      1|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  457|      1|        }
_ZN3dlx4impl4SUBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  461|      1|        {
  462|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  463|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  464|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  465|       |
  466|      1|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  467|      1|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  468|       |
  469|      1|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  470|      1|        }
_ZN3dlx4impl5SUBUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  474|      1|        {
  475|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  476|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  477|      1|            const auto& imm_value = arg3.AsImmediateValue();
  478|       |
  479|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  480|       |
  481|      1|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  482|      1|        }
_ZN3dlx4impl4SUBFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  486|      1|        {
  487|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  488|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  489|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  490|       |
  491|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  492|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  493|       |
  494|      1|            const phi::f32 new_value = lhs_value - rhs_value;
  495|       |
  496|      1|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  497|      1|        }
_ZN3dlx4impl4SUBDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  501|      1|        {
  502|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  503|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  504|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  505|       |
  506|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  507|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  508|       |
  509|      1|            const phi::f64 new_value = lhs_value - rhs_value;
  510|       |
  511|      1|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  512|      1|        }
_ZN3dlx4impl4MULTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  516|      1|        {
  517|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  518|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  519|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  520|       |
  521|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  522|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  523|       |
  524|      1|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  525|      1|        }
_ZN3dlx4impl5MULTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  529|      1|        {
  530|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  531|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  532|      1|            const auto& imm_value = arg3.AsImmediateValue();
  533|       |
  534|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  535|       |
  536|      1|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  537|      1|        }
_ZN3dlx4impl5MULTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  541|     24|        {
  542|     24|            const auto& dest_reg = arg1.AsRegisterInt();
  543|     24|            const auto& lhs_reg  = arg2.AsRegisterInt();
  544|     24|            const auto& rhs_reg  = arg3.AsRegisterInt();
  545|       |
  546|     24|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  547|     24|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  548|       |
  549|     24|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  550|     24|        }
_ZN3dlx4impl6MULTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  554|      1|        {
  555|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  556|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  557|      1|            const auto& imm_value = arg3.AsImmediateValue();
  558|       |
  559|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  560|       |
  561|      1|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  562|      1|        }
_ZN3dlx4impl5MULTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  566|      1|        {
  567|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  568|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  569|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  570|       |
  571|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  572|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  573|       |
  574|      1|            const phi::f32 new_value = lhs_value * rhs_value;
  575|       |
  576|      1|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  577|      1|        }
_ZN3dlx4impl5MULTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  581|      1|        {
  582|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  583|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  584|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  585|       |
  586|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  587|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  588|       |
  589|      1|            const phi::f64 new_value = lhs_value * rhs_value;
  590|       |
  591|      1|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  592|      1|        }
_ZN3dlx4impl3DIVERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  596|      1|        {
  597|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  598|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  599|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  600|       |
  601|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  602|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  603|       |
  604|      1|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  605|      1|        }
_ZN3dlx4impl4DIVIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  609|      1|        {
  610|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  611|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  612|      1|            const auto& imm_value = arg3.AsImmediateValue();
  613|       |
  614|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  615|       |
  616|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  617|      1|        }
_ZN3dlx4impl4DIVUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  621|      1|        {
  622|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  623|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  624|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  625|       |
  626|      1|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  627|      1|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  628|       |
  629|      1|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  630|      1|        }
_ZN3dlx4impl5DIVUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  634|      1|        {
  635|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  636|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  637|      1|            const auto& imm_value = arg3.AsImmediateValue();
  638|       |
  639|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  640|       |
  641|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  642|      1|        }
_ZN3dlx4impl4DIVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  646|      1|        {
  647|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  648|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  649|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  650|       |
  651|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  652|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  653|       |
  654|      1|            if (rhs_value.unsafe() == 0.0f)
  ------------------
  |  Branch (654:17): [True: 1, False: 0]
  ------------------
  655|      1|            {
  656|      1|                processor.Raise(Exception::DivideByZero);
  657|      1|                return;
  658|      1|            }
  659|       |
  660|      0|            const phi::f32 new_value = lhs_value / rhs_value;
  661|       |
  662|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  663|      0|        }
_ZN3dlx4impl4DIVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  667|      1|        {
  668|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  669|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  670|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  671|       |
  672|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  673|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  674|       |
  675|      1|            if (rhs_value.unsafe() == 0.0)
  ------------------
  |  Branch (675:17): [True: 1, False: 0]
  ------------------
  676|      1|            {
  677|      1|                processor.Raise(Exception::DivideByZero);
  678|      1|                return;
  679|      1|            }
  680|       |
  681|      0|            const phi::f64 new_value = lhs_value / rhs_value;
  682|       |
  683|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  684|      0|        }
_ZN3dlx4impl3SLLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  688|      1|        {
  689|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  690|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  691|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  692|       |
  693|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  694|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  695|       |
  696|      1|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  697|      1|        }
_ZN3dlx4impl4SLLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  701|      6|        {
  702|      6|            const auto& dest_reg  = arg1.AsRegisterInt();
  703|      6|            const auto& src_reg   = arg2.AsRegisterInt();
  704|      6|            const auto& imm_value = arg3.AsImmediateValue();
  705|       |
  706|      6|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  707|      6|            phi::i32 shift_value = imm_value.signed_value;
  708|       |
  709|      6|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  710|      6|        }
_ZN3dlx4impl3SRLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  714|      1|        {
  715|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  716|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  717|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  718|       |
  719|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  720|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  721|       |
  722|      1|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  723|      1|        }
_ZN3dlx4impl4SRLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  727|      1|        {
  728|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  729|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  730|      1|            const auto& imm_value = arg3.AsImmediateValue();
  731|       |
  732|      1|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  733|      1|            phi::i32 shift_value = imm_value.signed_value;
  734|       |
  735|      1|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  736|      1|        }
_ZN3dlx4impl3SLAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  740|      1|        {
  741|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  742|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  743|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  744|       |
  745|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  746|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  747|       |
  748|      1|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  749|      1|        }
_ZN3dlx4impl4SLAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  753|      1|        {
  754|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  755|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  756|      1|            const auto& imm_value = arg3.AsImmediateValue();
  757|       |
  758|      1|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  759|      1|            phi::i32 shift_value = imm_value.signed_value;
  760|       |
  761|      1|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  762|      1|        }
_ZN3dlx4impl3SRAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  766|      1|        {
  767|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  768|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  769|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  770|       |
  771|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  772|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  773|       |
  774|      1|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  775|      1|        }
_ZN3dlx4impl4SRAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  779|      1|        {
  780|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  781|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  782|      1|            const auto& imm_value = arg3.AsImmediateValue();
  783|       |
  784|      1|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  785|      1|            phi::i32 shift_value = imm_value.signed_value;
  786|       |
  787|      1|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  788|      1|        }
_ZN3dlx4impl3ANDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  792|      1|        {
  793|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  794|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  795|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  796|       |
  797|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  798|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  799|      1|            phi::i32 new_value = lhs_value.unsafe() & rhs_value.unsafe();
  800|       |
  801|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  802|      1|        }
_ZN3dlx4impl4ANDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  806|      1|        {
  807|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  808|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  809|      1|            const auto& imm_value = arg3.AsImmediateValue();
  810|       |
  811|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  812|      1|            phi::i32 new_value = src_value.unsafe() & imm_value.signed_value.unsafe();
  813|       |
  814|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  815|      1|        }
_ZN3dlx4impl2ORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  819|      1|        {
  820|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  821|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  822|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  823|       |
  824|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  825|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  826|      1|            phi::i32 new_value = lhs_value.unsafe() | rhs_value.unsafe();
  827|       |
  828|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  829|      1|        }
_ZN3dlx4impl3ORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  833|      1|        {
  834|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  835|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  836|      1|            const auto& imm_value = arg3.AsImmediateValue();
  837|       |
  838|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  839|      1|            phi::i32 new_value = src_value.unsafe() | imm_value.signed_value.unsafe();
  840|       |
  841|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  842|      1|        }
_ZN3dlx4impl3XORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  846|      1|        {
  847|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  848|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  849|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  850|       |
  851|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  852|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  853|      1|            phi::i32 new_value = lhs_value.unsafe() ^ rhs_value.unsafe();
  854|       |
  855|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  856|      1|        }
_ZN3dlx4impl4XORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  860|      1|        {
  861|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  862|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  863|      1|            const auto& imm_value = arg3.AsImmediateValue();
  864|       |
  865|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  866|      1|            phi::i32 new_value = src_value.unsafe() ^ imm_value.signed_value.unsafe();
  867|       |
  868|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  869|      1|        }
_ZN3dlx4impl3SLTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  873|      1|        {
  874|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  875|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  876|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  877|       |
  878|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  879|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  880|       |
  881|      1|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
  ------------------
  |  Branch (881:41): [True: 0, False: 1]
  ------------------
  882|       |
  883|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  884|      1|        }
_ZN3dlx4impl4SLTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  888|      1|        {
  889|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  890|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  891|      1|            const auto& imm_value = arg3.AsImmediateValue();
  892|       |
  893|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  894|       |
  895|      1|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (895:41): [True: 0, False: 1]
  ------------------
  896|       |
  897|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  898|      1|        }
_ZN3dlx4impl4SLTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  902|      1|        {
  903|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  904|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  905|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  906|       |
  907|      1|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  908|      1|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  909|       |
  910|      1|            const phi::u32 new_value = (lhs_value < rhs_value ? 1u : 0u);
  ------------------
  |  Branch (910:41): [True: 0, False: 1]
  ------------------
  911|       |
  912|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  913|      1|        }
_ZN3dlx4impl5SLTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  917|      1|        {
  918|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  919|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  920|      1|            const auto& imm_value = arg3.AsImmediateValue();
  921|       |
  922|      1|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  923|       |
  924|      1|            const phi::u32 new_value = (src_value < imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (924:41): [True: 0, False: 1]
  ------------------
  925|       |
  926|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  927|      1|        }
_ZN3dlx4impl3LTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  931|      1|        {
  932|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  933|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  934|       |
  935|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  936|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  937|       |
  938|      1|            const phi::boolean new_value = (lhs_value < rhs_value);
  939|       |
  940|      1|            processor.SetFPSRValue(new_value);
  941|      1|        }
_ZN3dlx4impl3LTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  945|      1|        {
  946|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  947|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  948|       |
  949|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  950|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  951|       |
  952|      1|            const phi::boolean new_value = (lhs_value < rhs_value);
  953|       |
  954|      1|            processor.SetFPSRValue(new_value);
  955|      1|        }
_ZN3dlx4impl3SGTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  959|     12|        {
  960|     12|            const auto& dest_reg = arg1.AsRegisterInt();
  961|     12|            const auto& lhs_reg  = arg2.AsRegisterInt();
  962|     12|            const auto& rhs_reg  = arg3.AsRegisterInt();
  963|       |
  964|     12|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  965|     12|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  966|       |
  967|     12|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
  ------------------
  |  Branch (967:41): [True: 0, False: 12]
  ------------------
  968|       |
  969|     12|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  970|     12|        }
_ZN3dlx4impl4SGTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  974|      1|        {
  975|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  976|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  977|      1|            const auto& imm_value = arg3.AsImmediateValue();
  978|       |
  979|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  980|       |
  981|      1|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (981:41): [True: 0, False: 1]
  ------------------
  982|       |
  983|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  984|      1|        }
_ZN3dlx4impl4SGTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  988|      1|        {
  989|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  990|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  991|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  992|       |
  993|      1|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  994|      1|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  995|       |
  996|      1|            const phi::u32 new_value = (lhs_value > rhs_value ? 1u : 0u);
  ------------------
  |  Branch (996:41): [True: 0, False: 1]
  ------------------
  997|       |
  998|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  999|      1|        }
_ZN3dlx4impl5SGTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1003|      1|        {
 1004|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1005|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1006|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1007|       |
 1008|      1|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1009|       |
 1010|      1|            const phi::u32 new_value = (src_value > imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1010:41): [True: 0, False: 1]
  ------------------
 1011|       |
 1012|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1013|      1|        }
_ZN3dlx4impl3GTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1017|      1|        {
 1018|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1019|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1020|       |
 1021|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1022|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1023|       |
 1024|      1|            const phi::boolean new_value = (lhs_value > rhs_value);
 1025|       |
 1026|      1|            processor.SetFPSRValue(new_value);
 1027|      1|        }
_ZN3dlx4impl3GTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1031|      1|        {
 1032|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1033|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1034|       |
 1035|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1036|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1037|       |
 1038|      1|            const phi::boolean new_value = (lhs_value > rhs_value);
 1039|       |
 1040|      1|            processor.SetFPSRValue(new_value);
 1041|      1|        }
_ZN3dlx4impl3SLEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1045|      1|        {
 1046|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1047|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1048|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1049|       |
 1050|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1051|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1052|       |
 1053|      1|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1053:41): [True: 1, False: 0]
  ------------------
 1054|       |
 1055|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1056|      1|        }
_ZN3dlx4impl4SLEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1060|      1|        {
 1061|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1062|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1063|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1064|       |
 1065|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1066|       |
 1067|      1|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1067:41): [True: 1, False: 0]
  ------------------
 1068|       |
 1069|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1070|      1|        }
_ZN3dlx4impl4SLEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1074|     10|        {
 1075|     10|            const auto& dest_reg = arg1.AsRegisterInt();
 1076|     10|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1077|     10|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1078|       |
 1079|     10|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1080|     10|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1081|       |
 1082|     10|            const phi::u32 new_value = (lhs_value <= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1082:41): [True: 10, False: 0]
  ------------------
 1083|       |
 1084|     10|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1085|     10|        }
_ZN3dlx4impl5SLEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1089|      1|        {
 1090|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1091|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1092|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1093|       |
 1094|      1|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1095|       |
 1096|      1|            const phi::u32 new_value = (src_value <= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1096:41): [True: 1, False: 0]
  ------------------
 1097|       |
 1098|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1099|      1|        }
_ZN3dlx4impl3LEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1103|      1|        {
 1104|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1105|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1106|       |
 1107|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1108|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1109|       |
 1110|      1|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1111|       |
 1112|      1|            processor.SetFPSRValue(new_value);
 1113|      1|        }
_ZN3dlx4impl3LEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1117|      1|        {
 1118|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1119|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1120|       |
 1121|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1122|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1123|       |
 1124|      1|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1125|       |
 1126|      1|            processor.SetFPSRValue(new_value);
 1127|      1|        }
_ZN3dlx4impl3SGEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1131|      1|        {
 1132|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1133|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1134|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1135|       |
 1136|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1137|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1138|       |
 1139|      1|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1139:41): [True: 1, False: 0]
  ------------------
 1140|       |
 1141|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1142|      1|        }
_ZN3dlx4impl4SGEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1146|      1|        {
 1147|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1148|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1149|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1150|       |
 1151|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1152|       |
 1153|      1|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1153:41): [True: 1, False: 0]
  ------------------
 1154|       |
 1155|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1156|      1|        }
_ZN3dlx4impl4SGEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1160|     24|        {
 1161|     24|            const auto& dest_reg = arg1.AsRegisterInt();
 1162|     24|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1163|     24|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1164|       |
 1165|     24|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1166|     24|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1167|       |
 1168|     24|            const phi::u32 new_value = (lhs_value >= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1168:41): [True: 24, False: 0]
  ------------------
 1169|       |
 1170|     24|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1171|     24|        }
_ZN3dlx4impl5SGEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1175|      1|        {
 1176|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1177|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1178|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1179|       |
 1180|      1|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1181|       |
 1182|      1|            const phi::u32 new_value = (src_value >= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1182:41): [True: 1, False: 0]
  ------------------
 1183|       |
 1184|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1185|      1|        }
_ZN3dlx4impl3GEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1189|      1|        {
 1190|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1191|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1192|       |
 1193|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1194|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1195|       |
 1196|      1|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1197|       |
 1198|      1|            processor.SetFPSRValue(new_value);
 1199|      1|        }
_ZN3dlx4impl3GEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1203|      1|        {
 1204|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1205|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1206|       |
 1207|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1208|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1209|       |
 1210|      1|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1211|       |
 1212|      1|            processor.SetFPSRValue(new_value);
 1213|      1|        }
_ZN3dlx4impl3SEQERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1217|     11|        {
 1218|     11|            const auto& dest_reg = arg1.AsRegisterInt();
 1219|     11|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1220|     11|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1221|       |
 1222|     11|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1223|     11|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1224|       |
 1225|     11|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
  ------------------
  |  Branch (1225:41): [True: 11, False: 0]
  ------------------
 1226|       |
 1227|     11|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1228|     11|        }
_ZN3dlx4impl4SEQIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1232|      1|        {
 1233|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1234|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1235|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1236|       |
 1237|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1238|       |
 1239|      1|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1239:41): [True: 1, False: 0]
  ------------------
 1240|       |
 1241|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1242|      1|        }
_ZN3dlx4impl4SEQUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1246|      1|        {
 1247|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1248|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1249|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1250|       |
 1251|      1|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1252|      1|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1253|       |
 1254|      1|            const phi::u32 new_value = (lhs_value == rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1254:41): [True: 1, False: 0]
  ------------------
 1255|       |
 1256|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1257|      1|        }
_ZN3dlx4impl5SEQUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1261|      1|        {
 1262|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1263|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1264|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1265|       |
 1266|      1|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1267|       |
 1268|      1|            const phi::u32 new_value = (src_value == imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1268:41): [True: 1, False: 0]
  ------------------
 1269|       |
 1270|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1271|      1|        }
_ZN3dlx4impl3EQFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1275|      1|        {
 1276|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1277|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1278|       |
 1279|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1280|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1281|       |
 1282|      1|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1283|       |
 1284|      1|            processor.SetFPSRValue(new_value);
 1285|      1|        }
_ZN3dlx4impl3EQDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1289|      1|        {
 1290|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1291|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1292|       |
 1293|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1294|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1295|       |
 1296|      1|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1297|       |
 1298|      1|            processor.SetFPSRValue(new_value);
 1299|      1|        }
_ZN3dlx4impl3SNEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1303|      1|        {
 1304|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1305|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1306|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1307|       |
 1308|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1309|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1310|       |
 1311|      1|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
  ------------------
  |  Branch (1311:41): [True: 0, False: 1]
  ------------------
 1312|       |
 1313|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1314|      1|        }
_ZN3dlx4impl4SNEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1318|      1|        {
 1319|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1320|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1321|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1322|       |
 1323|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1324|       |
 1325|      1|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1325:41): [True: 0, False: 1]
  ------------------
 1326|       |
 1327|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1328|      1|        }
_ZN3dlx4impl4SNEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1332|      1|        {
 1333|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1334|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1335|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1336|       |
 1337|      1|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1338|      1|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1339|       |
 1340|      1|            const phi::u32 new_value = (lhs_value != rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1340:41): [True: 0, False: 1]
  ------------------
 1341|       |
 1342|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1343|      1|        }
_ZN3dlx4impl5SNEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1347|      1|        {
 1348|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1349|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1350|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1351|       |
 1352|      1|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1353|       |
 1354|      1|            const phi::u32 new_value = (src_value != imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1354:41): [True: 0, False: 1]
  ------------------
 1355|       |
 1356|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1357|      1|        }
_ZN3dlx4impl3NEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1361|      1|        {
 1362|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1363|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1364|       |
 1365|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1366|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1367|       |
 1368|      1|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1369|       |
 1370|      1|            processor.SetFPSRValue(new_value);
 1371|      1|        }
_ZN3dlx4impl3NEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1375|      1|        {
 1376|      1|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1377|      1|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1378|       |
 1379|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1380|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1381|       |
 1382|      1|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1383|       |
 1384|      1|            processor.SetFPSRValue(new_value);
 1385|      1|        }
_ZN3dlx4impl4BEQZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1389|      1|        {
 1390|      1|            const auto& test_reg   = arg1.AsRegisterInt();
 1391|      1|            const auto& jump_label = arg2.AsLabel();
 1392|       |
 1393|      1|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1394|       |
 1395|      1|            if (test_value == 0)
  ------------------
  |  Branch (1395:17): [True: 1, False: 0]
  ------------------
 1396|      1|            {
 1397|      1|                JumpToLabel(processor, jump_label.label_name);
 1398|      1|            }
 1399|      1|        }
_ZN3dlx4impl4BNEZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1403|      1|        {
 1404|      1|            const auto& test_reg   = arg1.AsRegisterInt();
 1405|      1|            const auto& jump_label = arg2.AsLabel();
 1406|       |
 1407|      1|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1408|       |
 1409|      1|            if (test_value != 0)
  ------------------
  |  Branch (1409:17): [True: 0, False: 1]
  ------------------
 1410|      0|            {
 1411|      0|                JumpToLabel(processor, jump_label.label_name);
 1412|      0|            }
 1413|      1|        }
_ZN3dlx4impl4BFPTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1417|  1.39k|        {
 1418|  1.39k|            const auto& jump_label = arg1.AsLabel();
 1419|       |
 1420|  1.39k|            phi::boolean test_value = processor.GetFPSRValue();
 1421|       |
 1422|  1.39k|            if (test_value)
  ------------------
  |  Branch (1422:17): [True: 0, False: 1.39k]
  ------------------
 1423|      0|            {
 1424|      0|                JumpToLabel(processor, jump_label.label_name);
 1425|      0|            }
 1426|  1.39k|        }
_ZN3dlx4impl4BFPFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1430|      2|        {
 1431|      2|            const auto& jump_label = arg1.AsLabel();
 1432|       |
 1433|      2|            phi::boolean test_value = processor.GetFPSRValue();
 1434|       |
 1435|      2|            if (!test_value)
  ------------------
  |  Branch (1435:17): [True: 2, False: 0]
  ------------------
 1436|      2|            {
 1437|      2|                JumpToLabel(processor, jump_label.label_name);
 1438|      2|            }
 1439|      2|        }
_ZN3dlx4impl1JERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1443|  60.0k|        {
 1444|  60.0k|            const auto& jump_label = arg1.AsLabel();
 1445|       |
 1446|  60.0k|            JumpToLabel(processor, jump_label.label_name);
 1447|  60.0k|        }
_ZN3dlx4impl2JRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1451|  10.0k|        {
 1452|  10.0k|            const auto& jump_register = arg1.AsRegisterInt();
 1453|       |
 1454|  10.0k|            JumpToRegister(processor, jump_register.register_id);
 1455|  10.0k|        }
_ZN3dlx4impl3JALERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1459|      1|        {
 1460|      1|            const auto& jump_label = arg1.AsLabel();
 1461|       |
 1462|      1|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1463|      1|                                                  processor.GetNextProgramCounter());
 1464|       |
 1465|      1|            JumpToLabel(processor, jump_label.label_name);
 1466|      1|        }
_ZN3dlx4impl4JALRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1470|  10.0k|        {
 1471|  10.0k|            const auto& jump_register = arg1.AsRegisterInt();
 1472|       |
 1473|  10.0k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1474|  10.0k|                                                  processor.GetNextProgramCounter());
 1475|       |
 1476|  10.0k|            JumpToRegister(processor, jump_register.register_id);
 1477|  10.0k|        }
_ZN3dlx4impl3LHIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1481|      1|        {
 1482|      1|            const IntRegisterID dest_reg  = arg1.AsRegisterInt().register_id;
 1483|      1|            std::int32_t        imm_value = arg2.AsImmediateValue().signed_value.unsafe();
 1484|       |
 1485|      1|            imm_value = static_cast<std::int32_t>((imm_value << 16) & 0xFFFF0000);
 1486|       |
 1487|      1|            processor.IntRegisterSetSignedValue(dest_reg, imm_value);
 1488|      1|        }
_ZN3dlx4impl2LBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1492|      1|        {
 1493|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1494|       |
 1495|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1496|       |
 1497|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1497:17): [True: 0, False: 1]
  ------------------
 1498|      0|            {
 1499|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1500|      0|                return;
 1501|      0|            }
 1502|       |
 1503|      1|            phi::i32 address = optional_address.value();
 1504|       |
 1505|      1|            auto optional_value =
 1506|      1|                    processor.GetMemory().LoadByte(static_cast<std::size_t>(address.unsafe()));
 1507|       |
 1508|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1508:17): [True: 1, False: 0]
  ------------------
 1509|      1|            {
 1510|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1511|      1|                DLX_ERROR("Failed to load byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1512|      1|                return;
 1513|      1|            }
 1514|       |
 1515|      0|            phi::i32 value = optional_value.value();
 1516|       |
 1517|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1518|      0|        }
_ZN3dlx4impl3LBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1522|      1|        {
 1523|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1524|       |
 1525|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1526|       |
 1527|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1527:17): [True: 0, False: 1]
  ------------------
 1528|      0|            {
 1529|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1530|      0|                return;
 1531|      0|            }
 1532|       |
 1533|      1|            phi::i32 address = optional_address.value();
 1534|       |
 1535|      1|            auto optional_value = processor.GetMemory().LoadUnsignedByte(
 1536|      1|                    static_cast<std::size_t>(address.unsafe()));
 1537|       |
 1538|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1538:17): [True: 1, False: 0]
  ------------------
 1539|      1|            {
 1540|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1541|      1|                DLX_ERROR("Failed to load unsigned byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1542|      1|                return;
 1543|      1|            }
 1544|       |
 1545|      0|            phi::u32 value = optional_value.value();
 1546|       |
 1547|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1548|      0|        }
_ZN3dlx4impl2LHERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1552|      1|        {
 1553|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1554|       |
 1555|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1556|       |
 1557|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1557:17): [True: 0, False: 1]
  ------------------
 1558|      0|            {
 1559|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1560|      0|                return;
 1561|      0|            }
 1562|       |
 1563|      1|            phi::i32 address = optional_address.value();
 1564|       |
 1565|      1|            auto optional_value =
 1566|      1|                    processor.GetMemory().LoadHalfWord(static_cast<std::size_t>(address.unsafe()));
 1567|       |
 1568|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1568:17): [True: 1, False: 0]
  ------------------
 1569|      1|            {
 1570|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1571|      1|                DLX_ERROR("Failed to load half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1572|      1|                return;
 1573|      1|            }
 1574|       |
 1575|      0|            phi::i32 value = optional_value.value();
 1576|       |
 1577|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1578|      0|        }
_ZN3dlx4impl3LHUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1582|      1|        {
 1583|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1584|       |
 1585|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1586|       |
 1587|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1587:17): [True: 0, False: 1]
  ------------------
 1588|      0|            {
 1589|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1590|      0|                return;
 1591|      0|            }
 1592|       |
 1593|      1|            phi::i32 address = optional_address.value();
 1594|       |
 1595|      1|            auto optional_value = processor.GetMemory().LoadUnsignedHalfWord(
 1596|      1|                    static_cast<std::size_t>(address.unsafe()));
 1597|       |
 1598|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1598:17): [True: 1, False: 0]
  ------------------
 1599|      1|            {
 1600|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1601|      1|                DLX_ERROR("Failed to load unsigned half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1602|      1|                return;
 1603|      1|            }
 1604|       |
 1605|      0|            phi::u32 value = optional_value.value();
 1606|       |
 1607|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1608|      0|        }
_ZN3dlx4impl2LWERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1612|      1|        {
 1613|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1614|       |
 1615|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1616|       |
 1617|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1617:17): [True: 0, False: 1]
  ------------------
 1618|      0|            {
 1619|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1620|      0|                return;
 1621|      0|            }
 1622|       |
 1623|      1|            phi::i32 address = optional_address.value();
 1624|       |
 1625|      1|            auto optional_value =
 1626|      1|                    processor.GetMemory().LoadWord(static_cast<std::size_t>(address.unsafe()));
 1627|       |
 1628|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1628:17): [True: 1, False: 0]
  ------------------
 1629|      1|            {
 1630|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1631|      1|                DLX_ERROR("Failed to load word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1632|      1|                return;
 1633|      1|            }
 1634|       |
 1635|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1636|      0|        }
_ZN3dlx4impl3LWUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1640|      1|        {
 1641|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1642|       |
 1643|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1644|       |
 1645|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1645:17): [True: 0, False: 1]
  ------------------
 1646|      0|            {
 1647|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1648|      0|                return;
 1649|      0|            }
 1650|       |
 1651|      1|            phi::i32 address = optional_address.value();
 1652|       |
 1653|      1|            auto optional_value = processor.GetMemory().LoadUnsignedWord(
 1654|      1|                    static_cast<std::size_t>(address.unsafe()));
 1655|       |
 1656|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1656:17): [True: 1, False: 0]
  ------------------
 1657|      1|            {
 1658|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1659|      1|                DLX_ERROR("Failed to load unsigned word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1660|      1|                return;
 1661|      1|            }
 1662|       |
 1663|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1664|      0|        }
_ZN3dlx4impl4MOVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1944|      1|        {
 1945|      1|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1946|      1|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1947|       |
 1948|      1|            const phi::f32 source_value = processor.FloatRegisterGetFloatValue(source_reg);
 1949|       |
 1950|      1|            processor.FloatRegisterSetFloatValue(dest_reg, source_value);
 1951|      1|        }
_ZN3dlx4impl4MOVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1955|      1|        {
 1956|      1|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1957|      1|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1958|       |
 1959|      1|            const phi::f64 source_value = processor.FloatRegisterGetDoubleValue(source_reg);
 1960|       |
 1961|      1|            processor.FloatRegisterSetDoubleValue(dest_reg, source_value);
 1962|      1|        }
_ZN3dlx4impl7MOVFP2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1966|      1|        {
 1967|      1|            const IntRegisterID   dest_reg   = arg1.AsRegisterInt().register_id;
 1968|      1|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1969|       |
 1970|      1|            const float source_value = processor.FloatRegisterGetFloatValue(source_reg).unsafe();
 1971|       |
 1972|      1|            const std::int32_t moved_value = *reinterpret_cast<const std::int32_t*>(&source_value);
 1973|       |
 1974|      1|            processor.IntRegisterSetSignedValue(dest_reg, moved_value);
 1975|      1|        }
_ZN3dlx4impl7MOVI2FPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1979|      1|        {
 1980|      1|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1981|      1|            const IntRegisterID   source_reg = arg2.AsRegisterInt().register_id;
 1982|       |
 1983|      1|            const std::int32_t source_value =
 1984|      1|                    processor.IntRegisterGetSignedValue(source_reg).unsafe();
 1985|       |
 1986|      1|            const float moved_value = *reinterpret_cast<const float*>(&source_value);
 1987|       |
 1988|      1|            processor.FloatRegisterSetFloatValue(dest_reg, moved_value);
 1989|      1|        }
_ZN3dlx4impl6CVTF2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1993|      1|        {
 1994|      1|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 1995|      1|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 1996|       |
 1997|      1|            const phi::f32 src_value = processor.FloatRegisterGetFloatValue(src_reg);
 1998|       |
 1999|      1|            processor.FloatRegisterSetDoubleValue(dest_reg, src_value);
 2000|      1|        }
_ZN3dlx4impl6CVTF2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2004|      1|        {
 2005|      1|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2006|      1|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2007|       |
 2008|      1|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2009|      1|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2010|      1|            const float        converted_value_float =
 2011|      1|                    *reinterpret_cast<const float*>(&converted_value_int);
 2012|       |
 2013|      1|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2014|      1|        }
_ZN3dlx4impl6CVTD2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2018|      1|        {
 2019|      1|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2020|      1|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2021|       |
 2022|      1|            const double src_value       = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2023|      1|            const float  converted_value = static_cast<float>(src_value);
 2024|       |
 2025|      1|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value);
 2026|      1|        }
_ZN3dlx4impl6CVTD2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2030|      1|        {
 2031|      1|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2032|      1|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2033|       |
 2034|      1|            const double       src_value = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2035|      1|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2036|      1|            const float        converted_value_float =
 2037|      1|                    *reinterpret_cast<const float*>(&converted_value_int);
 2038|       |
 2039|      1|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2040|      1|        }
_ZN3dlx4impl6CVTI2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2044|      1|        {
 2045|      1|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2046|      1|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2047|       |
 2048|      1|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2049|      1|            const std::int32_t converted_value_int =
 2050|      1|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2051|      1|            const float converted_value_float = static_cast<float>(converted_value_int);
 2052|       |
 2053|      1|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2054|      1|        }
_ZN3dlx4impl6CVTI2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2058|      1|        {
 2059|      1|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2060|      1|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2061|       |
 2062|      1|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2063|      1|            const std::int32_t converted_value_int =
 2064|      1|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2065|      1|            const double converted_value_double = static_cast<double>(converted_value_int);
 2066|       |
 2067|      1|            processor.FloatRegisterSetDoubleValue(dest_reg, converted_value_double);
 2068|      1|        }
_ZN3dlx4impl4TRAPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2072|      1|        {
 2073|      1|            processor.Raise(Exception::Trap);
 2074|      1|        }
_ZN3dlx4impl4HALTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2078|      3|        {
 2079|      3|            processor.Raise(Exception::Halt);
 2080|      3|        }
_ZN3dlx4impl3NOPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2084|    603|        {
 2085|       |            /* Do nothing */
 2086|    603|        }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  174|     56|    {
  175|     56|        phi::i64 res = phi::i64(lhs) + rhs;
  176|       |
  177|     56|        SafeWriteInteger(processor, dest_reg, res);
  178|     56|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIlEE:
  129|     69|    {
  130|     69|        static const constexpr phi::i64 min = phi::i32::limits_type::min();
  131|     69|        static const constexpr phi::i64 max = phi::i32::limits_type::max();
  132|       |
  133|       |        // Check for underflow
  134|     69|        if (value < min)
  ------------------
  |  Branch (134:13): [True: 0, False: 69]
  ------------------
  135|      0|        {
  136|      0|            processor.Raise(Exception::Underflow);
  137|       |
  138|      0|            value = max + (value % (min - 1));
  139|      0|        }
  140|       |        // Check for overflow
  141|     69|        else if (value > max)
  ------------------
  |  Branch (141:18): [True: 0, False: 69]
  ------------------
  142|      0|        {
  143|      0|            processor.Raise(Exception::Overflow);
  144|       |
  145|      0|            value = min + (value % (max + 1));
  146|      0|        }
  147|       |
  148|     69|        PHI_ASSERT(value >= min);
  149|     69|        PHI_ASSERT(value <= max);
  150|       |
  151|     69|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<std::int32_t>(value.unsafe()));
  152|     69|    }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  182|    159|    {
  183|    159|        phi::u64 res = phi::u64(lhs) + rhs;
  184|       |
  185|    159|        SafeWriteInteger(processor, dest_reg, res);
  186|    159|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerImEE:
  156|    186|    {
  157|    186|        static constexpr const phi::u64 max = phi::u32::limits_type::max();
  158|       |
  159|       |        // Check for overflow
  160|    186|        if (value > max)
  ------------------
  |  Branch (160:13): [True: 0, False: 186]
  ------------------
  161|      0|        {
  162|      0|            processor.Raise(Exception::Overflow);
  163|       |
  164|      0|            value %= max + 1u;
  165|      0|        }
  166|       |
  167|    186|        PHI_ASSERT(value <= max);
  168|       |
  169|    186|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<std::uint32_t>(value.unsafe()));
  170|    186|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  190|     11|    {
  191|     11|        phi::i64 res = phi::i64(lhs) - rhs;
  192|       |
  193|     11|        SafeWriteInteger(processor, dest_reg, res);
  194|     11|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  198|      2|    {
  199|      2|        constexpr phi::u32 max = phi::u32::limits_type::max();
  200|       |
  201|      2|        if (lhs < rhs)
  ------------------
  |  Branch (201:13): [True: 0, False: 2]
  ------------------
  202|      0|        {
  203|      0|            processor.Raise(Exception::Underflow);
  204|       |
  205|      0|            phi::u64 res = max - rhs + lhs + 1u;
  206|      0|            SafeWriteInteger(processor, dest_reg, res);
  207|      0|            return;
  208|      0|        }
  209|       |
  210|      2|        phi::u64 res = phi::u64(lhs) - rhs;
  211|       |
  212|      2|        SafeWriteInteger(processor, dest_reg, res);
  213|      2|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  217|      2|    {
  218|      2|        phi::i64 res = phi::i64(lhs) * rhs;
  219|       |
  220|      2|        SafeWriteInteger(processor, dest_reg, res);
  221|      2|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  225|     25|    {
  226|     25|        phi::u64 res = phi::u64(lhs) * rhs;
  227|       |
  228|     25|        SafeWriteInteger(processor, dest_reg, res);
  229|     25|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  233|      2|    {
  234|      2|        if (rhs == 0)
  ------------------
  |  Branch (234:13): [True: 2, False: 0]
  ------------------
  235|      2|        {
  236|      2|            processor.Raise(Exception::DivideByZero);
  237|      2|            return;
  238|      2|        }
  239|       |
  240|      0|        phi::i64 res = phi::i64(lhs) / rhs;
  241|       |
  242|      0|        SafeWriteInteger(processor, dest_reg, res);
  243|      0|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  247|      2|    {
  248|      2|        if (rhs == 0u)
  ------------------
  |  Branch (248:13): [True: 2, False: 0]
  ------------------
  249|      2|        {
  250|      2|            processor.Raise(Exception::DivideByZero);
  251|      2|            return;
  252|      2|        }
  253|       |
  254|      0|        phi::u64 res = phi::u64(lhs) / rhs;
  255|       |
  256|      0|        SafeWriteInteger(processor, dest_reg, res);
  257|      0|    }
InstructionImplementation.cpp:_ZN3dlxL9ShiftLeftERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  330|      9|    {
  331|      9|        if (shift > 31)
  ------------------
  |  Branch (331:13): [True: 0, False: 9]
  ------------------
  332|      0|        {
  333|      0|            processor.Raise(Exception::BadShift);
  334|       |
  335|       |            // Just set register to 0
  336|      0|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  337|      0|            return;
  338|      0|        }
  339|       |
  340|       |        // Negative shifts are undefined behavior
  341|      9|        if (shift < 0)
  ------------------
  |  Branch (341:13): [True: 0, False: 9]
  ------------------
  342|      0|        {
  343|      0|            processor.Raise(Exception::BadShift);
  344|      0|            return;
  345|      0|        }
  346|       |
  347|      9|        phi::i32 new_value = base.unsafe() << shift.unsafe();
  348|       |
  349|      9|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  350|      9|    }
InstructionImplementation.cpp:_ZN3dlxL17ShiftRightLogicalERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  261|      2|    {
  262|       |        // Prevent undefined behavior by shifting by more than 31
  263|      2|        if (shift > 31)
  ------------------
  |  Branch (263:13): [True: 0, False: 2]
  ------------------
  264|      0|        {
  265|      0|            processor.Raise(Exception::BadShift);
  266|       |
  267|       |            // Just set register to 0
  268|      0|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  269|      0|            return;
  270|      0|        }
  271|       |
  272|       |        // Do nothing when shifting by zero to prevent undefined behavior
  273|      2|        if (shift == 0)
  ------------------
  |  Branch (273:13): [True: 2, False: 0]
  ------------------
  274|      2|        {
  275|      2|            processor.IntRegisterSetSignedValue(dest_reg, base);
  276|      2|            return;
  277|      2|        }
  278|       |
  279|       |        // Negative shifts are undefiend behavior
  280|      0|        if (shift < 0)
  ------------------
  |  Branch (280:13): [True: 0, False: 0]
  ------------------
  281|      0|        {
  282|      0|            processor.Raise(Exception::BadShift);
  283|      0|            return;
  284|      0|        }
  285|       |
  286|      0|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  287|       |
  288|      0|        new_value = clear_top_n_bits(new_value.unsafe(), shift.unsafe());
  289|       |
  290|      0|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  291|      0|    }
InstructionImplementation.cpp:_ZN3dlxL20ShiftRightArithmeticERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  295|      2|    {
  296|       |        // Prevent undefined behavior by shifting by more than 31
  297|      2|        if (shift > 31)
  ------------------
  |  Branch (297:13): [True: 0, False: 2]
  ------------------
  298|      0|        {
  299|      0|            processor.Raise(Exception::BadShift);
  300|       |
  301|       |            // Is negative ie. sign bit is set
  302|      0|            if (base < 0)
  ------------------
  |  Branch (302:17): [True: 0, False: 0]
  ------------------
  303|      0|            {
  304|       |                // Set every byte to 1
  305|      0|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  306|      0|            }
  307|      0|            else
  308|      0|            {
  309|       |                // Set every byte to 0
  310|      0|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  311|      0|            }
  312|      0|            return;
  313|      0|        }
  314|       |
  315|       |        // Negative shifts are undefined behavior
  316|      2|        if (shift < 0)
  ------------------
  |  Branch (316:13): [True: 0, False: 2]
  ------------------
  317|      0|        {
  318|      0|            processor.Raise(Exception::BadShift);
  319|      0|            return;
  320|      0|        }
  321|       |
  322|      2|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  323|       |
  324|      2|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  325|      2|    }
InstructionImplementation.cpp:_ZN3dlxL11JumpToLabelERNS_9ProcessorENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEE:
   38|  60.0k|    {
   39|       |        // Lookup the label
   40|  60.0k|        const phi::observer_ptr<ParsedProgram> program = processor.GetCurrentProgramm();
   41|  60.0k|        PHI_ASSERT(program != nullptr);
   42|  60.0k|        PHI_ASSERT(!label_name.empty(), "Can't jump to empty label");
   43|       |
   44|  60.0k|        if (program->m_JumpData.find(label_name) == program->m_JumpData.end())
  ------------------
  |  Branch (44:13): [True: 68, False: 60.0k]
  ------------------
   45|     68|        {
   46|     68|            DLX_ERROR("Unable to find jump label {}", label_name);
  ------------------
  |  |    9|     68|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   47|     68|            processor.Raise(Exception::UnknownLabel);
   48|     68|            return;
   49|     68|        }
   50|       |
   51|  60.0k|        const std::uint32_t jump_point = program->m_JumpData.at(label_name);
   52|  60.0k|        PHI_ASSERT(jump_point < program->m_Instructions.size(), "Jump point out of bounds");
   53|       |
   54|       |        // Set program counter
   55|  60.0k|        processor.SetNextProgramCounter(jump_point);
   56|  60.0k|    }
InstructionImplementation.cpp:_ZN3dlxL14JumpToRegisterERNS_9ProcessorENS_13IntRegisterIDE:
   59|  20.0k|    {
   60|  20.0k|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   61|       |
   62|  20.0k|        phi::u32 max_address =
   63|  20.0k|                static_cast<std::uint32_t>(processor.GetCurrentProgramm()->m_Instructions.size());
   64|  20.0k|        if (address >= max_address)
  ------------------
  |  Branch (64:13): [True: 1, False: 20.0k]
  ------------------
   65|      1|        {
   66|      1|            processor.Raise(Exception::AddressOutOfBounds);
   67|      1|            return;
   68|      1|        }
   69|       |
   70|  20.0k|        processor.SetNextProgramCounter(address.unsafe());
   71|  20.0k|    }
InstructionImplementation.cpp:_ZN3dlxL19GetLoadStoreAddressERNS_9ProcessorENS_19InstructionArgumentE:
  100|      6|    {
  101|      6|        if (argument.GetType() == ArgumentType::ImmediateInteger)
  ------------------
  |  Branch (101:13): [True: 6, False: 0]
  ------------------
  102|      6|        {
  103|      6|            const auto& imm_value = argument.AsImmediateValue();
  104|       |
  105|      6|            if (imm_value.signed_value < 0)
  ------------------
  |  Branch (105:17): [True: 0, False: 6]
  ------------------
  106|      0|            {
  107|      0|                return {};
  108|      0|            }
  109|       |
  110|      6|            return imm_value.signed_value;
  111|      6|        }
  112|       |
  113|      0|        if (argument.GetType() == ArgumentType::AddressDisplacement)
  ------------------
  |  Branch (113:13): [True: 0, False: 0]
  ------------------
  114|      0|        {
  115|      0|            const auto& adr_displacement = argument.AsAddressDisplacement();
  116|      0|            return CalculateDisplacementAddress(processor, adr_displacement);
  117|      0|        }
  118|       |
  119|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  120|      0|        PHI_ASSERT_NOT_REACHED();
  121|      0|#endif
  122|      0|    }

_ZNK3dlx15InstructionInfo7ExecuteERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
   11|  82.4k|    {
   12|  82.4k|        PHI_ASSERT(m_Executor, "No execution function defined");
   13|       |
   14|       |        // Make sure non arguments are marked as unknown
   15|  82.4k|        PHI_ASSERT(arg1.GetType() != ArgumentType::Unknown, "Arg1 type is unknown");
   16|  82.4k|        PHI_ASSERT(arg2.GetType() != ArgumentType::Unknown, "Arg2 type is unknown");
   17|  82.4k|        PHI_ASSERT(arg3.GetType() != ArgumentType::Unknown, "Arg3 type is unknown");
   18|       |
   19|       |        // Make sure argument types match
   20|  82.4k|        PHI_ASSERT(ArgumentTypeIncludes(arg1.GetType(), m_Arg1Type),
   21|  82.4k|                   "Unexpected argument type for arg1");
   22|  82.4k|        PHI_ASSERT(ArgumentTypeIncludes(arg2.GetType(), m_Arg2Type),
   23|  82.4k|                   "Unexpected argument type for arg2");
   24|  82.4k|        PHI_ASSERT(ArgumentTypeIncludes(arg3.GetType(), m_Arg3Type),
   25|  82.4k|                   "Unexpected argument type for arg3");
   26|       |
   27|       |        // Execute the instruction using the specified executor
   28|  82.4k|        m_Executor(processor, arg1, arg2, arg3);
   29|  82.4k|    }

_ZN3dlx20LookUpIntructionInfoENS_6OpCodeE:
  452|   192k|    {
  453|   192k|        return instruction_table.at(static_cast<std::size_t>(instruction));
  454|   192k|    }

_ZN3dlx11IntRegisterC2Ev:
   13|     32|    {}
_ZN3dlx11IntRegister14SetSignedValueEN3phi7integerIiEE:
   16|  1.52M|    {
   17|  1.52M|        m_ValueSigned = val;
   18|  1.52M|    }
_ZN3dlx11IntRegister16SetUnsignedValueEN3phi7integerIjEE:
   21|  10.0k|    {
   22|  10.0k|        m_ValueUnsigned = val;
   23|  10.0k|    }
_ZNK3dlx11IntRegister14GetSignedValueEv:
   26|    227|    {
   27|    227|        return m_ValueSigned;
   28|    227|    }
_ZNK3dlx11IntRegister16GetUnsignedValueEv:
   31|  20.4k|    {
   32|  20.4k|        return m_ValueUnsigned;
   33|  20.4k|    }
_ZNK3dlx11IntRegister10IsReadOnlyEv:
   36|  10.3k|    {
   37|  10.3k|        return m_IsReadOnly;
   38|  10.3k|    }
_ZN3dlx11IntRegister11SetReadOnlyEN3phi7booleanE:
   41|      1|    {
   42|      1|        m_IsReadOnly = read_only;
   43|      1|    }

_ZN3dlx11MemoryBlockC2EN3phi7integerImEES3_:
   14|      1|    {
   15|      1|        m_Values.resize(starting_size.unsafe());
   16|      1|    }
_ZNK3dlx11MemoryBlock8LoadByteEN3phi7integerImEE:
   19|      1|    {
   20|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (20:13): [True: 1, False: 0]
  ------------------
   21|      1|        {
   22|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   23|      1|            return {};
   24|      1|        }
   25|       |
   26|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   27|      0|        return m_Values[index].signed_value;
   28|      1|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedByteEN3phi7integerImEE:
   31|      1|    {
   32|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (32:13): [True: 1, False: 0]
  ------------------
   33|      1|        {
   34|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   35|      1|            return {};
   36|      1|        }
   37|       |
   38|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   39|      0|        return m_Values[index].unsigned_value;
   40|      1|    }
_ZNK3dlx11MemoryBlock12LoadHalfWordEN3phi7integerImEE:
   43|      1|    {
   44|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (44:13): [True: 1, False: 0]
  ------------------
   45|      1|        {
   46|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   47|      1|            return {};
   48|      1|        }
   49|      0|        if (!IsAddressAlignedCorrectly(address, 2u))
  ------------------
  |  Branch (49:13): [True: 0, False: 0]
  ------------------
   50|      0|        {
   51|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   52|      0|            return {};
   53|      0|        }
   54|       |
   55|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   56|      0|        return *reinterpret_cast<const std::int16_t*>(&m_Values[index].signed_value);
   57|      0|    }
_ZNK3dlx11MemoryBlock20LoadUnsignedHalfWordEN3phi7integerImEE:
   60|      1|    {
   61|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (61:13): [True: 1, False: 0]
  ------------------
   62|      1|        {
   63|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   64|      1|            return {};
   65|      1|        }
   66|      0|        if (!IsAddressAlignedCorrectly(address, 2u))
  ------------------
  |  Branch (66:13): [True: 0, False: 0]
  ------------------
   67|      0|        {
   68|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   69|      0|            return {};
   70|      0|        }
   71|       |
   72|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   73|      0|        return *reinterpret_cast<const std::uint16_t*>(&m_Values[index].unsigned_value);
   74|      0|    }
_ZNK3dlx11MemoryBlock8LoadWordEN3phi7integerImEE:
   77|      1|    {
   78|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (78:13): [True: 1, False: 0]
  ------------------
   79|      1|        {
   80|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   81|      1|            return {};
   82|      1|        }
   83|      0|        if (!IsAddressAlignedCorrectly(address, 4u))
  ------------------
  |  Branch (83:13): [True: 0, False: 0]
  ------------------
   84|      0|        {
   85|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   86|      0|            return {};
   87|      0|        }
   88|       |
   89|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   90|      0|        return *reinterpret_cast<const std::int32_t*>(&m_Values[index].signed_value);
   91|      0|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedWordEN3phi7integerImEE:
   94|      1|    {
   95|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (95:13): [True: 1, False: 0]
  ------------------
   96|      1|        {
   97|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   98|      1|            return {};
   99|      1|        }
  100|      0|        if (!IsAddressAlignedCorrectly(address, 4u))
  ------------------
  |  Branch (100:13): [True: 0, False: 0]
  ------------------
  101|      0|        {
  102|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  103|      0|            return {};
  104|      0|        }
  105|       |
  106|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
  107|      0|        return *reinterpret_cast<const std::uint32_t*>(&m_Values[index].unsigned_value);
  108|      0|    }
_ZNK3dlx11MemoryBlock14IsAddressValidEN3phi7integerImEES3_:
  243|      6|    {
  244|      6|        return address >= m_StartingAddress &&
  ------------------
  |  Branch (244:16): [True: 0, False: 6]
  ------------------
  245|      6|               (address + size) <= (m_StartingAddress + m_Values.size());
  ------------------
  |  Branch (245:16): [True: 0, False: 0]
  ------------------
  246|      6|    }
_ZN3dlx11MemoryBlock5ClearEv:
  255|  47.8k|    {
  256|  47.8k|        for (auto& val : m_Values)
  ------------------
  |  Branch (256:24): [True: 47.8M, False: 47.8k]
  ------------------
  257|  47.8M|        {
  258|  47.8M|            val.signed_value = 0;
  259|  47.8M|        }
  260|  47.8k|    }

_ZN3dlx14StringToOpCodeENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   23|  4.29M|    {
   24|  4.29M|        switch (token.length())
   25|  4.29M|        {
   26|       |            // 1 character OpCodes
   27|   625k|            case 1: {
  ------------------
  |  Branch (27:13): [True: 625k, False: 3.67M]
  ------------------
   28|   625k|                char c1 = token[0];
   29|   625k|                if (ice(c1, 'J'))
  ------------------
  |  Branch (29:21): [True: 74.5k, False: 550k]
  ------------------
   30|  74.5k|                {
   31|  74.5k|                    return OpCode::J;
   32|  74.5k|                }
   33|   550k|                break;
   34|   625k|            }
   35|       |
   36|       |            // 2 character OpCodes
   37|   787k|            case 2: {
  ------------------
  |  Branch (37:13): [True: 787k, False: 3.50M]
  ------------------
   38|   787k|                char c1 = token[0];
   39|   787k|                char c2 = token[1];
   40|       |
   41|   787k|                switch (c1)
  ------------------
  |  Branch (41:25): [True: 527k, False: 260k]
  ------------------
   42|   787k|                {
   43|  23.7k|                    case 'J':
  ------------------
  |  Branch (43:21): [True: 23.7k, False: 764k]
  ------------------
   44|  29.5k|                    case 'j':
  ------------------
  |  Branch (44:21): [True: 5.77k, False: 782k]
  ------------------
   45|  29.5k|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (45:29): [True: 6.31k, False: 23.1k]
  ------------------
   46|  6.31k|                        {
   47|  6.31k|                            return OpCode::JR;
   48|  6.31k|                        }
   49|  23.1k|                        break;
   50|       |
   51|  23.7k|                    case 'L':
  ------------------
  |  Branch (51:21): [True: 23.7k, False: 764k]
  ------------------
   52|  68.4k|                    case 'l':
  ------------------
  |  Branch (52:21): [True: 44.6k, False: 743k]
  ------------------
   53|  68.4k|                        switch (c2)
  ------------------
  |  Branch (53:33): [True: 9.72k, False: 58.6k]
  ------------------
   54|  68.4k|                        {
   55|  3.58k|                            case 'B':
  ------------------
  |  Branch (55:29): [True: 3.58k, False: 64.8k]
  ------------------
   56|  14.1k|                            case 'b':
  ------------------
  |  Branch (56:29): [True: 10.5k, False: 57.8k]
  ------------------
   57|  14.1k|                                return OpCode::LB;
   58|  4.62k|                            case 'D':
  ------------------
  |  Branch (58:29): [True: 4.62k, False: 63.7k]
  ------------------
   59|  5.84k|                            case 'd':
  ------------------
  |  Branch (59:29): [True: 1.21k, False: 67.1k]
  ------------------
   60|  5.84k|                                return OpCode::LD;
   61|    782|                            case 'F':
  ------------------
  |  Branch (61:29): [True: 782, False: 67.6k]
  ------------------
   62|  11.6k|                            case 'f':
  ------------------
  |  Branch (62:29): [True: 10.8k, False: 57.5k]
  ------------------
   63|  11.6k|                                return OpCode::LF;
   64|  3.45k|                            case 'H':
  ------------------
  |  Branch (64:29): [True: 3.45k, False: 64.9k]
  ------------------
   65|  15.9k|                            case 'h':
  ------------------
  |  Branch (65:29): [True: 12.4k, False: 55.9k]
  ------------------
   66|  15.9k|                                return OpCode::LH;
   67|  4.61k|                            case 'W':
  ------------------
  |  Branch (67:29): [True: 4.61k, False: 63.7k]
  ------------------
   68|  11.1k|                            case 'w':
  ------------------
  |  Branch (68:29): [True: 6.54k, False: 61.8k]
  ------------------
   69|  11.1k|                                return OpCode::LW;
   70|  68.4k|                        }
   71|  9.72k|                        break;
   72|  9.72k|                    case 'O':
  ------------------
  |  Branch (72:21): [True: 9.52k, False: 778k]
  ------------------
   73|  50.0k|                    case 'o':
  ------------------
  |  Branch (73:21): [True: 40.5k, False: 747k]
  ------------------
   74|  50.0k|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (74:29): [True: 5.70k, False: 44.3k]
  ------------------
   75|  5.70k|                        {
   76|  5.70k|                            return OpCode::OR;
   77|  5.70k|                        }
   78|  44.3k|                        break;
   79|  65.5k|                    case 'S':
  ------------------
  |  Branch (79:21): [True: 65.5k, False: 722k]
  ------------------
   80|   112k|                    case 's':
  ------------------
  |  Branch (80:21): [True: 47.0k, False: 740k]
  ------------------
   81|   112k|                        switch (c2)
  ------------------
  |  Branch (81:33): [True: 38.8k, False: 73.8k]
  ------------------
   82|   112k|                        {
   83|  4.08k|                            case 'B':
  ------------------
  |  Branch (83:29): [True: 4.08k, False: 108k]
  ------------------
   84|  8.75k|                            case 'b':
  ------------------
  |  Branch (84:29): [True: 4.67k, False: 107k]
  ------------------
   85|  8.75k|                                return OpCode::SB;
   86|  5.64k|                            case 'D':
  ------------------
  |  Branch (86:29): [True: 5.64k, False: 107k]
  ------------------
   87|  15.7k|                            case 'd':
  ------------------
  |  Branch (87:29): [True: 10.1k, False: 102k]
  ------------------
   88|  15.7k|                                return OpCode::SD;
   89|  12.6k|                            case 'F':
  ------------------
  |  Branch (89:29): [True: 12.6k, False: 100k]
  ------------------
   90|  23.4k|                            case 'f':
  ------------------
  |  Branch (90:29): [True: 10.7k, False: 101k]
  ------------------
   91|  23.4k|                                return OpCode::SF;
   92|  3.24k|                            case 'H':
  ------------------
  |  Branch (92:29): [True: 3.24k, False: 109k]
  ------------------
   93|  11.8k|                            case 'h':
  ------------------
  |  Branch (93:29): [True: 8.61k, False: 104k]
  ------------------
   94|  11.8k|                                return OpCode::SH;
   95|  8.73k|                            case 'w':
  ------------------
  |  Branch (95:29): [True: 8.73k, False: 103k]
  ------------------
   96|  14.0k|                            case 'W':
  ------------------
  |  Branch (96:29): [True: 5.32k, False: 107k]
  ------------------
   97|  14.0k|                                return OpCode::SW;
   98|   112k|                        }
   99|  38.8k|                        break;
  100|   787k|                }
  101|   643k|                break;
  102|   787k|            }
  103|       |
  104|       |            // 3 character OpCodes
  105|   943k|            case 3: {
  ------------------
  |  Branch (105:13): [True: 943k, False: 3.35M]
  ------------------
  106|   943k|                char c1 = token[0];
  107|   943k|                char c2 = token[1];
  108|   943k|                char c3 = token[2];
  109|       |
  110|   943k|                switch (c1)
  ------------------
  |  Branch (110:25): [True: 346k, False: 596k]
  ------------------
  111|   943k|                {
  112|   118k|                    case 'A':
  ------------------
  |  Branch (112:21): [True: 118k, False: 824k]
  ------------------
  113|   133k|                    case 'a':
  ------------------
  |  Branch (113:21): [True: 14.8k, False: 928k]
  ------------------
  114|   133k|                        if (ice(c2, 'D') && ice(c3, 'D'))
  ------------------
  |  Branch (114:29): [True: 103k, False: 30.0k]
  |  Branch (114:29): [True: 96.8k, False: 36.5k]
  |  Branch (114:45): [True: 96.8k, False: 6.49k]
  ------------------
  115|  96.8k|                        {
  116|  96.8k|                            return OpCode::ADD;
  117|  96.8k|                        }
  118|  36.5k|                        else if (ice(c2, 'N') && ice(c3, 'D'))
  ------------------
  |  Branch (118:34): [True: 17.8k, False: 18.6k]
  |  Branch (118:34): [True: 10.4k, False: 26.0k]
  |  Branch (118:50): [True: 10.4k, False: 7.40k]
  ------------------
  119|  10.4k|                        {
  120|  10.4k|                            return OpCode::AND;
  121|  10.4k|                        }
  122|  26.0k|                        break;
  123|       |
  124|  26.0k|                    case 'D':
  ------------------
  |  Branch (124:21): [True: 508, False: 942k]
  ------------------
  125|  26.4k|                    case 'd':
  ------------------
  |  Branch (125:21): [True: 25.9k, False: 917k]
  ------------------
  126|  26.4k|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (126:29): [True: 17.7k, False: 8.67k]
  |  Branch (126:29): [True: 9.08k, False: 17.3k]
  |  Branch (126:45): [True: 9.08k, False: 8.67k]
  ------------------
  127|  9.08k|                        {
  128|  9.08k|                            return OpCode::DIV;
  129|  9.08k|                        }
  130|  17.3k|                        break;
  131|       |
  132|  17.3k|                    case 'E':
  ------------------
  |  Branch (132:21): [True: 1.57k, False: 941k]
  ------------------
  133|  13.8k|                    case 'e':
  ------------------
  |  Branch (133:21): [True: 12.2k, False: 931k]
  ------------------
  134|  13.8k|                        if (ice(c2, 'Q'))
  ------------------
  |  Branch (134:29): [True: 10.4k, False: 3.41k]
  ------------------
  135|  10.4k|                        {
  136|  10.4k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (136:33): [True: 1.09k, False: 9.35k]
  ------------------
  137|  1.09k|                            {
  138|  1.09k|                                return OpCode::EQD;
  139|  1.09k|                            }
  140|  9.35k|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (140:38): [True: 6.08k, False: 3.27k]
  ------------------
  141|  6.08k|                            {
  142|  6.08k|                                return OpCode::EQF;
  143|  6.08k|                            }
  144|  10.4k|                        }
  145|  6.68k|                        break;
  146|       |
  147|  16.6k|                    case 'G':
  ------------------
  |  Branch (147:21): [True: 16.6k, False: 926k]
  ------------------
  148|  47.5k|                    case 'g':
  ------------------
  |  Branch (148:21): [True: 30.9k, False: 912k]
  ------------------
  149|  47.5k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (149:29): [True: 18.5k, False: 29.0k]
  ------------------
  150|  18.5k|                        {
  151|  18.5k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (151:33): [True: 5.93k, False: 12.5k]
  ------------------
  152|  5.93k|                            {
  153|  5.93k|                                return OpCode::GED;
  154|  5.93k|                            }
  155|  12.5k|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (155:38): [True: 4.65k, False: 7.93k]
  ------------------
  156|  4.65k|                            {
  157|  4.65k|                                return OpCode::GEF;
  158|  4.65k|                            }
  159|  18.5k|                        }
  160|  29.0k|                        else if (ice(c2, 'T'))
  ------------------
  |  Branch (160:34): [True: 20.2k, False: 8.75k]
  ------------------
  161|  20.2k|                        {
  162|  20.2k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (162:33): [True: 6.49k, False: 13.8k]
  ------------------
  163|  6.49k|                            {
  164|  6.49k|                                return OpCode::GTD;
  165|  6.49k|                            }
  166|  13.8k|                            if (ice(c3, 'F'))
  ------------------
  |  Branch (166:33): [True: 6.20k, False: 7.59k]
  ------------------
  167|  6.20k|                            {
  168|  6.20k|                                return OpCode::GTF;
  169|  6.20k|                            }
  170|  13.8k|                        }
  171|  24.2k|                        break;
  172|       |
  173|  24.2k|                    case 'J':
  ------------------
  |  Branch (173:21): [True: 19.1k, False: 924k]
  ------------------
  174|  24.3k|                    case 'j':
  ------------------
  |  Branch (174:21): [True: 5.20k, False: 938k]
  ------------------
  175|  24.3k|                        if (ice(c2, 'A') && ice(c3, 'L'))
  ------------------
  |  Branch (175:29): [True: 8.28k, False: 16.0k]
  |  Branch (175:29): [True: 3.63k, False: 20.7k]
  |  Branch (175:45): [True: 3.63k, False: 4.65k]
  ------------------
  176|  3.63k|                        {
  177|  3.63k|                            return OpCode::JAL;
  178|  3.63k|                        }
  179|  20.7k|                        break;
  180|       |
  181|  20.7k|                    case 'L':
  ------------------
  |  Branch (181:21): [True: 19.1k, False: 924k]
  ------------------
  182|   103k|                    case 'l':
  ------------------
  |  Branch (182:21): [True: 83.9k, False: 859k]
  ------------------
  183|   103k|                        switch (c2)
  ------------------
  |  Branch (183:33): [True: 8.70k, False: 94.3k]
  ------------------
  184|   103k|                        {
  185|  6.34k|                            case 'B':
  ------------------
  |  Branch (185:29): [True: 6.34k, False: 96.7k]
  ------------------
  186|  12.1k|                            case 'b':
  ------------------
  |  Branch (186:29): [True: 5.81k, False: 97.2k]
  ------------------
  187|  12.1k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (187:37): [True: 5.22k, False: 6.93k]
  ------------------
  188|  5.22k|                                {
  189|  5.22k|                                    return OpCode::LBU;
  190|  5.22k|                                }
  191|  6.93k|                                break;
  192|       |
  193|  6.93k|                            case 'E':
  ------------------
  |  Branch (193:29): [True: 4.35k, False: 98.7k]
  ------------------
  194|  18.2k|                            case 'e':
  ------------------
  |  Branch (194:29): [True: 13.9k, False: 89.1k]
  ------------------
  195|  18.2k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (195:37): [True: 7.72k, False: 10.5k]
  ------------------
  196|  7.72k|                                {
  197|  7.72k|                                    return OpCode::LED;
  198|  7.72k|                                }
  199|  10.5k|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (199:42): [True: 4.69k, False: 5.87k]
  ------------------
  200|  4.69k|                                {
  201|  4.69k|                                    return OpCode::LEF;
  202|  4.69k|                                }
  203|  5.87k|                                break;
  204|       |
  205|  5.87k|                            case 'H':
  ------------------
  |  Branch (205:29): [True: 5.07k, False: 98.0k]
  ------------------
  206|  30.7k|                            case 'h':
  ------------------
  |  Branch (206:29): [True: 25.6k, False: 77.4k]
  ------------------
  207|  30.7k|                                if (ice(c3, 'I'))
  ------------------
  |  Branch (207:37): [True: 7.19k, False: 23.5k]
  ------------------
  208|  7.19k|                                {
  209|  7.19k|                                    return OpCode::LHI;
  210|  7.19k|                                }
  211|  23.5k|                                else if (ice(c3, 'U'))
  ------------------
  |  Branch (211:42): [True: 8.99k, False: 14.5k]
  ------------------
  212|  8.99k|                                {
  213|  8.99k|                                    return OpCode::LHU;
  214|  8.99k|                                }
  215|  14.5k|                                break;
  216|       |
  217|  14.5k|                            case 'T':
  ------------------
  |  Branch (217:29): [True: 8.48k, False: 94.6k]
  ------------------
  218|  15.8k|                            case 't':
  ------------------
  |  Branch (218:29): [True: 7.40k, False: 95.6k]
  ------------------
  219|  15.8k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (219:37): [True: 9.58k, False: 6.30k]
  ------------------
  220|  9.58k|                                {
  221|  9.58k|                                    return OpCode::LTD;
  222|  9.58k|                                }
  223|  6.30k|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (223:42): [True: 3.50k, False: 2.80k]
  ------------------
  224|  3.50k|                                {
  225|  3.50k|                                    return OpCode::LTF;
  226|  3.50k|                                }
  227|  2.80k|                                break;
  228|       |
  229|  4.41k|                            case 'W':
  ------------------
  |  Branch (229:29): [True: 4.41k, False: 98.6k]
  ------------------
  230|  17.2k|                            case 'w':
  ------------------
  |  Branch (230:29): [True: 12.8k, False: 90.2k]
  ------------------
  231|  17.2k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (231:37): [True: 9.82k, False: 7.46k]
  ------------------
  232|  9.82k|                                {
  233|  9.82k|                                    return OpCode::LWU;
  234|  9.82k|                                }
  235|  7.46k|                                break;
  236|   103k|                        }
  237|  46.3k|                        break;
  238|       |
  239|  46.3k|                    case 'N':
  ------------------
  |  Branch (239:21): [True: 10.9k, False: 932k]
  ------------------
  240|  21.8k|                    case 'n':
  ------------------
  |  Branch (240:21): [True: 10.9k, False: 932k]
  ------------------
  241|  21.8k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (241:29): [True: 9.91k, False: 11.9k]
  ------------------
  242|  9.91k|                        {
  243|  9.91k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (243:33): [True: 4.32k, False: 5.59k]
  ------------------
  244|  4.32k|                            {
  245|  4.32k|                                return OpCode::NED;
  246|  4.32k|                            }
  247|  5.59k|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (247:38): [True: 1.48k, False: 4.10k]
  ------------------
  248|  1.48k|                            {
  249|  1.48k|                                return OpCode::NEF;
  250|  1.48k|                            }
  251|  9.91k|                        }
  252|  11.9k|                        else if (ice(c2, 'O') && ice(c3, 'P'))
  ------------------
  |  Branch (252:34): [True: 5.83k, False: 6.10k]
  |  Branch (252:34): [True: 3.36k, False: 8.57k]
  |  Branch (252:50): [True: 3.36k, False: 2.47k]
  ------------------
  253|  3.36k|                        {
  254|  3.36k|                            return OpCode::NOP;
  255|  3.36k|                        }
  256|       |
  257|  12.6k|                        break;
  258|       |
  259|  12.6k|                    case 'O':
  ------------------
  |  Branch (259:21): [True: 9.03k, False: 934k]
  ------------------
  260|  26.3k|                    case 'o':
  ------------------
  |  Branch (260:21): [True: 17.3k, False: 926k]
  ------------------
  261|  26.3k|                        if (ice(c2, 'R') && ice(c3, 'I'))
  ------------------
  |  Branch (261:29): [True: 8.30k, False: 18.0k]
  |  Branch (261:29): [True: 2.58k, False: 23.7k]
  |  Branch (261:45): [True: 2.58k, False: 5.72k]
  ------------------
  262|  2.58k|                        {
  263|  2.58k|                            return OpCode::ORI;
  264|  2.58k|                        }
  265|  23.7k|                        break;
  266|       |
  267|   123k|                    case 'S':
  ------------------
  |  Branch (267:21): [True: 123k, False: 820k]
  ------------------
  268|   183k|                    case 's':
  ------------------
  |  Branch (268:21): [True: 59.8k, False: 883k]
  ------------------
  269|   183k|                        switch (c2)
  ------------------
  |  Branch (269:33): [True: 30.6k, False: 152k]
  ------------------
  270|   183k|                        {
  271|  6.62k|                            case 'B':
  ------------------
  |  Branch (271:29): [True: 6.62k, False: 176k]
  ------------------
  272|  10.1k|                            case 'b':
  ------------------
  |  Branch (272:29): [True: 3.54k, False: 179k]
  ------------------
  273|  10.1k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (273:37): [True: 3.06k, False: 7.09k]
  ------------------
  274|  3.06k|                                {
  275|  3.06k|                                    return OpCode::SBU;
  276|  3.06k|                                }
  277|  7.09k|                                break;
  278|       |
  279|  7.09k|                            case 'E':
  ------------------
  |  Branch (279:29): [True: 4.13k, False: 179k]
  ------------------
  280|  13.9k|                            case 'e':
  ------------------
  |  Branch (280:29): [True: 9.85k, False: 173k]
  ------------------
  281|  13.9k|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (281:37): [True: 6.47k, False: 7.51k]
  ------------------
  282|  6.47k|                                {
  283|  6.47k|                                    return OpCode::SEQ;
  284|  6.47k|                                }
  285|  7.51k|                                break;
  286|       |
  287|  7.51k|                            case 'G':
  ------------------
  |  Branch (287:29): [True: 3.94k, False: 179k]
  ------------------
  288|  16.4k|                            case 'g':
  ------------------
  |  Branch (288:29): [True: 12.5k, False: 170k]
  ------------------
  289|  16.4k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (289:37): [True: 5.70k, False: 10.7k]
  ------------------
  290|  5.70k|                                {
  291|  5.70k|                                    return OpCode::SGE;
  292|  5.70k|                                }
  293|  10.7k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (293:42): [True: 5.84k, False: 4.92k]
  ------------------
  294|  5.84k|                                {
  295|  5.84k|                                    return OpCode::SGT;
  296|  5.84k|                                }
  297|  4.92k|                                break;
  298|       |
  299|  4.92k|                            case 'H':
  ------------------
  |  Branch (299:29): [True: 3.68k, False: 179k]
  ------------------
  300|  9.97k|                            case 'h':
  ------------------
  |  Branch (300:29): [True: 6.28k, False: 177k]
  ------------------
  301|  9.97k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (301:37): [True: 6.26k, False: 3.70k]
  ------------------
  302|  6.26k|                                {
  303|  6.26k|                                    return OpCode::SHU;
  304|  6.26k|                                }
  305|  3.70k|                                break;
  306|       |
  307|  7.44k|                            case 'L':
  ------------------
  |  Branch (307:29): [True: 7.44k, False: 175k]
  ------------------
  308|  28.7k|                            case 'l':
  ------------------
  |  Branch (308:29): [True: 21.3k, False: 161k]
  ------------------
  309|  28.7k|                                switch (c3)
  ------------------
  |  Branch (309:41): [True: 3.47k, False: 25.2k]
  ------------------
  310|  28.7k|                                {
  311|    237|                                    case 'A':
  ------------------
  |  Branch (311:37): [True: 237, False: 28.5k]
  ------------------
  312|  3.54k|                                    case 'a':
  ------------------
  |  Branch (312:37): [True: 3.30k, False: 25.4k]
  ------------------
  313|  3.54k|                                        return OpCode::SLA;
  314|       |
  315|  1.79k|                                    case 'E':
  ------------------
  |  Branch (315:37): [True: 1.79k, False: 26.9k]
  ------------------
  316|  11.6k|                                    case 'e':
  ------------------
  |  Branch (316:37): [True: 9.85k, False: 18.9k]
  ------------------
  317|  11.6k|                                        return OpCode::SLE;
  318|       |
  319|  2.38k|                                    case 'L':
  ------------------
  |  Branch (319:37): [True: 2.38k, False: 26.3k]
  ------------------
  320|  5.87k|                                    case 'l':
  ------------------
  |  Branch (320:37): [True: 3.49k, False: 25.2k]
  ------------------
  321|  5.87k|                                        return OpCode::SLL;
  322|       |
  323|  1.16k|                                    case 'T':
  ------------------
  |  Branch (323:37): [True: 1.16k, False: 27.5k]
  ------------------
  324|  4.20k|                                    case 't':
  ------------------
  |  Branch (324:37): [True: 3.04k, False: 25.7k]
  ------------------
  325|  4.20k|                                        return OpCode::SLT;
  326|  28.7k|                                }
  327|  3.47k|                                break;
  328|       |
  329|  3.47k|                            case 'N':
  ------------------
  |  Branch (329:29): [True: 3.45k, False: 179k]
  ------------------
  330|  16.3k|                            case 'n':
  ------------------
  |  Branch (330:29): [True: 12.8k, False: 170k]
  ------------------
  331|  16.3k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (331:37): [True: 12.2k, False: 4.02k]
  ------------------
  332|  12.2k|                                {
  333|  12.2k|                                    return OpCode::SNE;
  334|  12.2k|                                }
  335|  4.02k|                                break;
  336|       |
  337|  4.02k|                            case 'R':
  ------------------
  |  Branch (337:29): [True: 601, False: 182k]
  ------------------
  338|  18.5k|                            case 'r':
  ------------------
  |  Branch (338:29): [True: 17.9k, False: 165k]
  ------------------
  339|  18.5k|                                if (ice(c3, 'A'))
  ------------------
  |  Branch (339:37): [True: 8.67k, False: 9.86k]
  ------------------
  340|  8.67k|                                {
  341|  8.67k|                                    return OpCode::SRA;
  342|  8.67k|                                }
  343|  9.86k|                                else if (ice(c3, 'L'))
  ------------------
  |  Branch (343:42): [True: 5.55k, False: 4.30k]
  ------------------
  344|  5.55k|                                {
  345|  5.55k|                                    return OpCode::SRL;
  346|  5.55k|                                }
  347|  4.30k|                                break;
  348|       |
  349|  4.30k|                            case 'U':
  ------------------
  |  Branch (349:29): [True: 1.67k, False: 181k]
  ------------------
  350|  12.7k|                            case 'u':
  ------------------
  |  Branch (350:29): [True: 11.1k, False: 172k]
  ------------------
  351|  12.7k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (351:37): [True: 8.03k, False: 4.74k]
  ------------------
  352|  8.03k|                                {
  353|  8.03k|                                    return OpCode::SUB;
  354|  8.03k|                                }
  355|  4.74k|                                break;
  356|       |
  357|  4.74k|                            case 'W':
  ------------------
  |  Branch (357:29): [True: 1.56k, False: 181k]
  ------------------
  358|  25.6k|                            case 'w':
  ------------------
  |  Branch (358:29): [True: 24.0k, False: 159k]
  ------------------
  359|  25.6k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (359:37): [True: 13.6k, False: 11.9k]
  ------------------
  360|  13.6k|                                {
  361|  13.6k|                                    return OpCode::SWU;
  362|  13.6k|                                }
  363|  11.9k|                                break;
  364|   183k|                        }
  365|       |
  366|  86.8k|                    case 'X':
  ------------------
  |  Branch (366:21): [True: 4.37k, False: 939k]
  ------------------
  367|  99.1k|                    case 'x':
  ------------------
  |  Branch (367:21): [True: 12.3k, False: 931k]
  ------------------
  368|  99.1k|                        if (ice(c2, 'O') && ice(c3, 'R'))
  ------------------
  |  Branch (368:29): [True: 15.7k, False: 83.3k]
  |  Branch (368:29): [True: 5.28k, False: 93.8k]
  |  Branch (368:45): [True: 5.28k, False: 10.5k]
  ------------------
  369|  5.28k|                        {
  370|  5.28k|                            return OpCode::XOR;
  371|  5.28k|                        }
  372|  93.8k|                        break;
  373|   943k|                }
  374|   618k|                break;
  375|   943k|            }
  376|       |
  377|       |            // 4 character OpCodes
  378|   747k|            case 4: {
  ------------------
  |  Branch (378:13): [True: 747k, False: 3.54M]
  ------------------
  379|   747k|                char c1 = token[0];
  380|   747k|                char c2 = token[1];
  381|   747k|                char c3 = token[2];
  382|   747k|                char c4 = token[3];
  383|       |
  384|   747k|                switch (c1)
  ------------------
  |  Branch (384:25): [True: 228k, False: 519k]
  ------------------
  385|   747k|                {
  386|  53.0k|                    case 'A':
  ------------------
  |  Branch (386:21): [True: 53.0k, False: 694k]
  ------------------
  387|  78.9k|                    case 'a':
  ------------------
  |  Branch (387:21): [True: 25.9k, False: 721k]
  ------------------
  388|  78.9k|                        switch (c2)
  ------------------
  |  Branch (388:33): [True: 16.8k, False: 62.1k]
  ------------------
  389|  78.9k|                        {
  390|  21.2k|                            case 'D':
  ------------------
  |  Branch (390:29): [True: 21.2k, False: 57.7k]
  ------------------
  391|  42.8k|                            case 'd':
  ------------------
  |  Branch (391:29): [True: 21.6k, False: 57.3k]
  ------------------
  392|  42.8k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (392:37): [True: 40.5k, False: 2.28k]
  ------------------
  393|  40.5k|                                {
  394|  40.5k|                                    switch (c4)
  ------------------
  |  Branch (394:45): [True: 2.46k, False: 38.0k]
  ------------------
  395|  40.5k|                                    {
  396|  7.96k|                                        case 'D':
  ------------------
  |  Branch (396:41): [True: 7.96k, False: 32.5k]
  ------------------
  397|  12.4k|                                        case 'd':
  ------------------
  |  Branch (397:41): [True: 4.50k, False: 36.0k]
  ------------------
  398|  12.4k|                                            return OpCode::ADDD;
  399|       |
  400|    289|                                        case 'F':
  ------------------
  |  Branch (400:41): [True: 289, False: 40.2k]
  ------------------
  401|  4.14k|                                        case 'f':
  ------------------
  |  Branch (401:41): [True: 3.85k, False: 36.7k]
  ------------------
  402|  4.14k|                                            return OpCode::ADDF;
  403|       |
  404|  12.1k|                                        case 'I':
  ------------------
  |  Branch (404:41): [True: 12.1k, False: 28.3k]
  ------------------
  405|  18.1k|                                        case 'i':
  ------------------
  |  Branch (405:41): [True: 5.94k, False: 34.6k]
  ------------------
  406|  18.1k|                                            return OpCode::ADDI;
  407|       |
  408|    762|                                        case 'U':
  ------------------
  |  Branch (408:41): [True: 762, False: 39.7k]
  ------------------
  409|  3.34k|                                        case 'u':
  ------------------
  |  Branch (409:41): [True: 2.58k, False: 37.9k]
  ------------------
  410|  3.34k|                                            return OpCode::ADDU;
  411|  40.5k|                                    }
  412|  40.5k|                                }
  413|  4.75k|                                break;
  414|       |
  415|  4.75k|                            case 'N':
  ------------------
  |  Branch (415:29): [True: 535, False: 78.4k]
  ------------------
  416|  19.2k|                            case 'n':
  ------------------
  |  Branch (416:29): [True: 18.7k, False: 60.1k]
  ------------------
  417|  19.2k|                                if (ice(c3, 'D') && ice(c4, 'I'))
  ------------------
  |  Branch (417:37): [True: 9.95k, False: 9.33k]
  |  Branch (417:37): [True: 3.24k, False: 16.0k]
  |  Branch (417:53): [True: 3.24k, False: 6.71k]
  ------------------
  418|  3.24k|                                {
  419|  3.24k|                                    return OpCode::ANDI;
  420|  3.24k|                                }
  421|       |
  422|  16.0k|                                break;
  423|  78.9k|                        }
  424|  37.6k|                        break;
  425|       |
  426|  37.6k|                    case 'B':
  ------------------
  |  Branch (426:21): [True: 19.6k, False: 728k]
  ------------------
  427|  53.4k|                    case 'b':
  ------------------
  |  Branch (427:21): [True: 33.8k, False: 714k]
  ------------------
  428|  53.4k|                        switch (c2)
  ------------------
  |  Branch (428:33): [True: 11.6k, False: 41.7k]
  ------------------
  429|  53.4k|                        {
  430|  2.61k|                            case 'E':
  ------------------
  |  Branch (430:29): [True: 2.61k, False: 50.8k]
  ------------------
  431|  12.7k|                            case 'e':
  ------------------
  |  Branch (431:29): [True: 10.0k, False: 43.3k]
  ------------------
  432|  12.7k|                                if (ice(c3, 'Q') && ice(c4, 'Z'))
  ------------------
  |  Branch (432:37): [True: 7.17k, False: 5.54k]
  |  Branch (432:37): [True: 4.34k, False: 8.37k]
  |  Branch (432:53): [True: 4.34k, False: 2.83k]
  ------------------
  433|  4.34k|                                {
  434|  4.34k|                                    return OpCode::BEQZ;
  435|  4.34k|                                }
  436|  8.37k|                                break;
  437|       |
  438|  8.37k|                            case 'F':
  ------------------
  |  Branch (438:29): [True: 4.37k, False: 49.0k]
  ------------------
  439|  15.5k|                            case 'f':
  ------------------
  |  Branch (439:29): [True: 11.1k, False: 42.2k]
  ------------------
  440|  15.5k|                                if (ice(c3, 'P'))
  ------------------
  |  Branch (440:37): [True: 13.7k, False: 1.82k]
  ------------------
  441|  13.7k|                                {
  442|  13.7k|                                    if (ice(c4, 'F'))
  ------------------
  |  Branch (442:41): [True: 4.80k, False: 8.91k]
  ------------------
  443|  4.80k|                                    {
  444|  4.80k|                                        return OpCode::BFPF;
  445|  4.80k|                                    }
  446|  8.91k|                                    else if (ice(c4, 'T'))
  ------------------
  |  Branch (446:46): [True: 5.25k, False: 3.65k]
  ------------------
  447|  5.25k|                                    {
  448|  5.25k|                                        return OpCode::BFPT;
  449|  5.25k|                                    }
  450|  13.7k|                                }
  451|  5.48k|                                break;
  452|       |
  453|  8.47k|                            case 'N':
  ------------------
  |  Branch (453:29): [True: 8.47k, False: 44.9k]
  ------------------
  454|  13.5k|                            case 'n':
  ------------------
  |  Branch (454:29): [True: 5.03k, False: 48.4k]
  ------------------
  455|  13.5k|                                if (ice(c3, 'E') && ice(c4, 'Z'))
  ------------------
  |  Branch (455:37): [True: 5.04k, False: 8.45k]
  |  Branch (455:37): [True: 2.17k, False: 11.3k]
  |  Branch (455:53): [True: 2.17k, False: 2.86k]
  ------------------
  456|  2.17k|                                {
  457|  2.17k|                                    return OpCode::BNEZ;
  458|  2.17k|                                }
  459|  53.4k|                        }
  460|  36.8k|                        break;
  461|       |
  462|  36.8k|                    case 'D':
  ------------------
  |  Branch (462:21): [True: 2.36k, False: 745k]
  ------------------
  463|  43.4k|                    case 'd':
  ------------------
  |  Branch (463:21): [True: 41.1k, False: 706k]
  ------------------
  464|  43.4k|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (464:29): [True: 37.0k, False: 6.40k]
  |  Branch (464:29): [True: 31.8k, False: 11.6k]
  |  Branch (464:45): [True: 31.8k, False: 5.21k]
  ------------------
  465|  31.8k|                        {
  466|  31.8k|                            switch (c4)
  ------------------
  |  Branch (466:37): [True: 6.53k, False: 25.3k]
  ------------------
  467|  31.8k|                            {
  468|  1.80k|                                case 'D':
  ------------------
  |  Branch (468:33): [True: 1.80k, False: 30.0k]
  ------------------
  469|  6.59k|                                case 'd':
  ------------------
  |  Branch (469:33): [True: 4.78k, False: 27.0k]
  ------------------
  470|  6.59k|                                    return OpCode::DIVD;
  471|       |
  472|     99|                                case 'F':
  ------------------
  |  Branch (472:33): [True: 99, False: 31.7k]
  ------------------
  473|  7.00k|                                case 'f':
  ------------------
  |  Branch (473:33): [True: 6.90k, False: 24.9k]
  ------------------
  474|  7.00k|                                    return OpCode::DIVF;
  475|       |
  476|     21|                                case 'I':
  ------------------
  |  Branch (476:33): [True: 21, False: 31.8k]
  ------------------
  477|  5.41k|                                case 'i':
  ------------------
  |  Branch (477:33): [True: 5.39k, False: 26.4k]
  ------------------
  478|  5.41k|                                    return OpCode::DIVI;
  479|       |
  480|    298|                                case 'U':
  ------------------
  |  Branch (480:33): [True: 298, False: 31.5k]
  ------------------
  481|  6.29k|                                case 'u':
  ------------------
  |  Branch (481:33): [True: 5.99k, False: 25.8k]
  ------------------
  482|  6.29k|                                    return OpCode::DIVU;
  483|  31.8k|                            }
  484|  31.8k|                        }
  485|  18.1k|                        break;
  486|       |
  487|  19.6k|                    case 'H':
  ------------------
  |  Branch (487:21): [True: 19.6k, False: 728k]
  ------------------
  488|  29.7k|                    case 'h':
  ------------------
  |  Branch (488:21): [True: 10.0k, False: 737k]
  ------------------
  489|  29.7k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (489:29): [True: 16.5k, False: 13.2k]
  |  Branch (489:29): [True: 5.78k, False: 23.9k]
  |  Branch (489:45): [True: 12.6k, False: 3.89k]
  |  Branch (489:61): [True: 5.78k, False: 6.82k]
  ------------------
  490|  5.78k|                        {
  491|  5.78k|                            return OpCode::HALT;
  492|  5.78k|                        }
  493|  23.9k|                        break;
  494|       |
  495|  23.9k|                    case 'J':
  ------------------
  |  Branch (495:21): [True: 16.8k, False: 731k]
  ------------------
  496|  22.2k|                    case 'j':
  ------------------
  |  Branch (496:21): [True: 5.42k, False: 742k]
  ------------------
  497|  22.2k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'R'))
  ------------------
  |  Branch (497:29): [True: 13.0k, False: 9.24k]
  |  Branch (497:29): [True: 5.76k, False: 16.5k]
  |  Branch (497:45): [True: 10.0k, False: 3.02k]
  |  Branch (497:61): [True: 5.76k, False: 4.24k]
  ------------------
  498|  5.76k|                        {
  499|  5.76k|                            return OpCode::JALR;
  500|  5.76k|                        }
  501|  16.5k|                        break;
  502|       |
  503|  16.5k|                    case 'M':
  ------------------
  |  Branch (503:21): [True: 9.34k, False: 738k]
  ------------------
  504|  27.8k|                    case 'm':
  ------------------
  |  Branch (504:21): [True: 18.5k, False: 729k]
  ------------------
  505|  27.8k|                        if (ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (505:29): [True: 10.4k, False: 17.4k]
  |  Branch (505:29): [True: 8.77k, False: 19.0k]
  |  Branch (505:45): [True: 8.77k, False: 1.62k]
  ------------------
  506|  8.77k|                        {
  507|  8.77k|                            if (ice(c4, 'D'))
  ------------------
  |  Branch (507:33): [True: 2.83k, False: 5.94k]
  ------------------
  508|  2.83k|                            {
  509|  2.83k|                                return OpCode::MOVD;
  510|  2.83k|                            }
  511|  5.94k|                            else if (ice(c4, 'F'))
  ------------------
  |  Branch (511:38): [True: 2.64k, False: 3.29k]
  ------------------
  512|  2.64k|                            {
  513|  2.64k|                                return OpCode::MOVF;
  514|  2.64k|                            }
  515|  8.77k|                        }
  516|  19.0k|                        else if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (516:34): [True: 12.5k, False: 6.56k]
  |  Branch (516:34): [True: 4.45k, False: 14.6k]
  |  Branch (516:50): [True: 8.90k, False: 3.60k]
  |  Branch (516:66): [True: 4.45k, False: 4.45k]
  ------------------
  517|  4.45k|                        {
  518|  4.45k|                            return OpCode::MULT;
  519|  4.45k|                        }
  520|  17.9k|                        break;
  521|       |
  522|   140k|                    case 'S':
  ------------------
  |  Branch (522:21): [True: 140k, False: 607k]
  ------------------
  523|   224k|                    case 's':
  ------------------
  |  Branch (523:21): [True: 84.0k, False: 663k]
  ------------------
  524|   224k|                        switch (c2)
  ------------------
  |  Branch (524:33): [True: 28.9k, False: 195k]
  ------------------
  525|   224k|                        {
  526|  1.33k|                            case 'E':
  ------------------
  |  Branch (526:29): [True: 1.33k, False: 222k]
  ------------------
  527|  21.5k|                            case 'e':
  ------------------
  |  Branch (527:29): [True: 20.1k, False: 204k]
  ------------------
  528|  21.5k|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (528:37): [True: 9.07k, False: 12.4k]
  ------------------
  529|  9.07k|                                {
  530|  9.07k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (530:41): [True: 3.05k, False: 6.02k]
  ------------------
  531|  3.05k|                                    {
  532|  3.05k|                                        return OpCode::SEQI;
  533|  3.05k|                                    }
  534|  6.02k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (534:46): [True: 1.46k, False: 4.55k]
  ------------------
  535|  1.46k|                                    {
  536|  1.46k|                                        return OpCode::SEQU;
  537|  1.46k|                                    }
  538|  9.07k|                                }
  539|  16.9k|                                break;
  540|       |
  541|  16.9k|                            case 'G':
  ------------------
  |  Branch (541:29): [True: 10.5k, False: 213k]
  ------------------
  542|  36.9k|                            case 'g':
  ------------------
  |  Branch (542:29): [True: 26.4k, False: 197k]
  ------------------
  543|  36.9k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (543:37): [True: 16.3k, False: 20.5k]
  ------------------
  544|  16.3k|                                {
  545|  16.3k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (545:41): [True: 5.57k, False: 10.7k]
  ------------------
  546|  5.57k|                                    {
  547|  5.57k|                                        return OpCode::SGEI;
  548|  5.57k|                                    }
  549|  10.7k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (549:46): [True: 3.68k, False: 7.11k]
  ------------------
  550|  3.68k|                                    {
  551|  3.68k|                                        return OpCode::SGEU;
  552|  3.68k|                                    }
  553|  16.3k|                                }
  554|  20.5k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (554:42): [True: 15.1k, False: 5.41k]
  ------------------
  555|  15.1k|                                {
  556|  15.1k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (556:41): [True: 4.43k, False: 10.7k]
  ------------------
  557|  4.43k|                                    {
  558|  4.43k|                                        return OpCode::SGTI;
  559|  4.43k|                                    }
  560|  10.7k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (560:46): [True: 5.08k, False: 5.63k]
  ------------------
  561|  5.08k|                                    {
  562|  5.08k|                                        return OpCode::SGTU;
  563|  5.08k|                                    }
  564|  15.1k|                                }
  565|  18.1k|                                break;
  566|       |
  567|  18.1k|                            case 'L':
  ------------------
  |  Branch (567:29): [True: 4.96k, False: 219k]
  ------------------
  568|  55.9k|                            case 'l':
  ------------------
  |  Branch (568:29): [True: 51.0k, False: 173k]
  ------------------
  569|  55.9k|                                switch (c3)
  ------------------
  |  Branch (569:41): [True: 3.62k, False: 52.3k]
  ------------------
  570|  55.9k|                                {
  571|  5.17k|                                    case 'A':
  ------------------
  |  Branch (571:37): [True: 5.17k, False: 50.8k]
  ------------------
  572|  13.5k|                                    case 'a':
  ------------------
  |  Branch (572:37): [True: 8.34k, False: 47.6k]
  ------------------
  573|  13.5k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (573:45): [True: 6.21k, False: 7.30k]
  ------------------
  574|  6.21k|                                        {
  575|  6.21k|                                            return OpCode::SLAI;
  576|  6.21k|                                        }
  577|  7.30k|                                        break;
  578|       |
  579|  7.30k|                                    case 'E':
  ------------------
  |  Branch (579:37): [True: 4.00k, False: 51.9k]
  ------------------
  580|  9.83k|                                    case 'e':
  ------------------
  |  Branch (580:37): [True: 5.83k, False: 50.1k]
  ------------------
  581|  9.83k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (581:45): [True: 1.81k, False: 8.02k]
  ------------------
  582|  1.81k|                                        {
  583|  1.81k|                                            return OpCode::SLEI;
  584|  1.81k|                                        }
  585|  8.02k|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (585:50): [True: 3.91k, False: 4.11k]
  ------------------
  586|  3.91k|                                        {
  587|  3.91k|                                            return OpCode::SLEU;
  588|  3.91k|                                        }
  589|  4.11k|                                        break;
  590|       |
  591|  4.11k|                                    case 'L':
  ------------------
  |  Branch (591:37): [True: 516, False: 55.4k]
  ------------------
  592|  10.8k|                                    case 'l':
  ------------------
  |  Branch (592:37): [True: 10.3k, False: 45.6k]
  ------------------
  593|  10.8k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (593:45): [True: 3.81k, False: 7.02k]
  ------------------
  594|  3.81k|                                        {
  595|  3.81k|                                            return OpCode::SLLI;
  596|  3.81k|                                        }
  597|  7.02k|                                        break;
  598|       |
  599|  7.02k|                                    case 'T':
  ------------------
  |  Branch (599:37): [True: 1.02k, False: 54.9k]
  ------------------
  600|  18.1k|                                    case 't':
  ------------------
  |  Branch (600:37): [True: 17.1k, False: 38.8k]
  ------------------
  601|  18.1k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (601:45): [True: 4.32k, False: 13.8k]
  ------------------
  602|  4.32k|                                        {
  603|  4.32k|                                            return OpCode::SLTI;
  604|  4.32k|                                        }
  605|  13.8k|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (605:50): [True: 7.83k, False: 5.99k]
  ------------------
  606|  7.83k|                                        {
  607|  7.83k|                                            return OpCode::SLTU;
  608|  7.83k|                                        }
  609|  5.99k|                                        break;
  610|  55.9k|                                }
  611|       |
  612|  28.1k|                            case 'N':
  ------------------
  |  Branch (612:29): [True: 107, False: 224k]
  ------------------
  613|  48.3k|                            case 'n':
  ------------------
  |  Branch (613:29): [True: 20.2k, False: 203k]
  ------------------
  614|  48.3k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (614:37): [True: 23.9k, False: 24.4k]
  ------------------
  615|  23.9k|                                {
  616|  23.9k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (616:41): [True: 6.23k, False: 17.6k]
  ------------------
  617|  6.23k|                                    {
  618|  6.23k|                                        return OpCode::SNEI;
  619|  6.23k|                                    }
  620|  17.6k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (620:46): [True: 8.53k, False: 9.16k]
  ------------------
  621|  8.53k|                                    {
  622|  8.53k|                                        return OpCode::SNEU;
  623|  8.53k|                                    }
  624|  23.9k|                                }
  625|  33.6k|                                break;
  626|       |
  627|  33.6k|                            case 'R':
  ------------------
  |  Branch (627:29): [True: 713, False: 223k]
  ------------------
  628|  24.9k|                            case 'r':
  ------------------
  |  Branch (628:29): [True: 24.2k, False: 199k]
  ------------------
  629|  24.9k|                                if (ice(c3, 'A') && ice(c4, 'I'))
  ------------------
  |  Branch (629:37): [True: 14.6k, False: 10.2k]
  |  Branch (629:37): [True: 4.61k, False: 20.3k]
  |  Branch (629:53): [True: 4.61k, False: 10.0k]
  ------------------
  630|  4.61k|                                {
  631|  4.61k|                                    return OpCode::SRAI;
  632|  4.61k|                                }
  633|  20.3k|                                else if (ice(c3, 'L') && ice(c4, 'I'))
  ------------------
  |  Branch (633:42): [True: 10.0k, False: 10.2k]
  |  Branch (633:42): [True: 4.64k, False: 15.6k]
  |  Branch (633:58): [True: 4.64k, False: 5.38k]
  ------------------
  634|  4.64k|                                {
  635|  4.64k|                                    return OpCode::SRLI;
  636|  4.64k|                                }
  637|  15.6k|                                break;
  638|       |
  639|  15.6k|                            case 'U':
  ------------------
  |  Branch (639:29): [True: 14.0k, False: 210k]
  ------------------
  640|  35.5k|                            case 'u':
  ------------------
  |  Branch (640:29): [True: 21.4k, False: 202k]
  ------------------
  641|  35.5k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (641:37): [True: 30.9k, False: 4.61k]
  ------------------
  642|  30.9k|                                {
  643|  30.9k|                                    switch (c4)
  ------------------
  |  Branch (643:45): [True: 6.97k, False: 23.9k]
  ------------------
  644|  30.9k|                                    {
  645|    561|                                        case 'D':
  ------------------
  |  Branch (645:41): [True: 561, False: 30.3k]
  ------------------
  646|  3.99k|                                        case 'd':
  ------------------
  |  Branch (646:41): [True: 3.43k, False: 27.4k]
  ------------------
  647|  3.99k|                                            return OpCode::SUBD;
  648|       |
  649|  1.09k|                                        case 'F':
  ------------------
  |  Branch (649:41): [True: 1.09k, False: 29.8k]
  ------------------
  650|  3.90k|                                        case 'f':
  ------------------
  |  Branch (650:41): [True: 2.81k, False: 28.0k]
  ------------------
  651|  3.90k|                                            return OpCode::SUBF;
  652|       |
  653|  2.28k|                                        case 'I':
  ------------------
  |  Branch (653:41): [True: 2.28k, False: 28.6k]
  ------------------
  654|  5.64k|                                        case 'i':
  ------------------
  |  Branch (654:41): [True: 3.35k, False: 27.5k]
  ------------------
  655|  5.64k|                                            return OpCode::SUBI;
  656|       |
  657|  7.38k|                                        case 'U':
  ------------------
  |  Branch (657:41): [True: 7.38k, False: 23.5k]
  ------------------
  658|  10.3k|                                        case 'u':
  ------------------
  |  Branch (658:41): [True: 3.00k, False: 27.8k]
  ------------------
  659|  10.3k|                                            return OpCode::SUBU;
  660|  30.9k|                                    }
  661|  30.9k|                                }
  662|  11.5k|                                break;
  663|   224k|                        }
  664|   125k|                        break;
  665|       |
  666|   125k|                    case 'T':
  ------------------
  |  Branch (666:21): [True: 5.08k, False: 742k]
  ------------------
  667|  19.5k|                    case 't':
  ------------------
  |  Branch (667:21): [True: 14.4k, False: 733k]
  ------------------
  668|  19.5k|                        if (ice(c2, 'R') && ice(c3, 'A') && ice(c4, 'P'))
  ------------------
  |  Branch (668:29): [True: 9.16k, False: 10.3k]
  |  Branch (668:29): [True: 3.19k, False: 16.3k]
  |  Branch (668:45): [True: 6.15k, False: 3.00k]
  |  Branch (668:61): [True: 3.19k, False: 2.96k]
  ------------------
  669|  3.19k|                        {
  670|  3.19k|                            return OpCode::TRAP;
  671|  3.19k|                        }
  672|  16.3k|                        break;
  673|  16.3k|                    case 'X':
  ------------------
  |  Branch (673:21): [True: 4.23k, False: 743k]
  ------------------
  674|  19.9k|                    case 'x':
  ------------------
  |  Branch (674:21): [True: 15.7k, False: 732k]
  ------------------
  675|  19.9k|                        if (ice(c2, 'O') && ice(c3, 'R') && ice(c4, 'I'))
  ------------------
  |  Branch (675:29): [True: 14.2k, False: 5.64k]
  |  Branch (675:29): [True: 4.58k, False: 15.3k]
  |  Branch (675:45): [True: 8.60k, False: 5.69k]
  |  Branch (675:61): [True: 4.58k, False: 4.01k]
  ------------------
  676|  4.58k|                        {
  677|  4.58k|                            return OpCode::XORI;
  678|  4.58k|                        }
  679|  15.3k|                        break;
  680|   747k|                }
  681|   536k|                break;
  682|   747k|            }
  683|       |
  684|       |            // 5 character OpCodes
  685|   536k|            case 5: {
  ------------------
  |  Branch (685:13): [True: 431k, False: 3.86M]
  ------------------
  686|   431k|                char c1 = token[0];
  687|   431k|                char c2 = token[1];
  688|   431k|                char c3 = token[2];
  689|   431k|                char c4 = token[3];
  690|   431k|                char c5 = token[4];
  691|       |
  692|   431k|                switch (c1)
  ------------------
  |  Branch (692:25): [True: 185k, False: 246k]
  ------------------
  693|   431k|                {
  694|  22.9k|                    case 'A':
  ------------------
  |  Branch (694:21): [True: 22.9k, False: 408k]
  ------------------
  695|  36.7k|                    case 'a':
  ------------------
  |  Branch (695:21): [True: 13.8k, False: 417k]
  ------------------
  696|  36.7k|                        if (ice(c2, 'D') && ice(c3, 'D') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (696:29): [True: 24.1k, False: 12.6k]
  |  Branch (696:29): [True: 10.8k, False: 25.9k]
  |  Branch (696:45): [True: 21.1k, False: 2.93k]
  |  Branch (696:61): [True: 13.4k, False: 7.76k]
  |  Branch (696:77): [True: 10.8k, False: 2.62k]
  ------------------
  697|  10.8k|                        {
  698|  10.8k|                            return OpCode::ADDUI;
  699|  10.8k|                        }
  700|  25.9k|                        break;
  701|       |
  702|  25.9k|                    case 'D':
  ------------------
  |  Branch (702:21): [True: 3.04k, False: 428k]
  ------------------
  703|  43.1k|                    case 'd':
  ------------------
  |  Branch (703:21): [True: 40.0k, False: 391k]
  ------------------
  704|  43.1k|                        if (ice(c2, 'I') && ice(c3, 'V') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (704:29): [True: 39.3k, False: 3.79k]
  |  Branch (704:29): [True: 4.28k, False: 38.8k]
  |  Branch (704:45): [True: 32.6k, False: 6.71k]
  |  Branch (704:61): [True: 14.3k, False: 18.2k]
  |  Branch (704:77): [True: 4.28k, False: 10.1k]
  ------------------
  705|  4.28k|                        {
  706|  4.28k|                            return OpCode::DIVUI;
  707|  4.28k|                        }
  708|  38.8k|                        break;
  709|       |
  710|  38.8k|                    case 'M':
  ------------------
  |  Branch (710:21): [True: 13.7k, False: 418k]
  ------------------
  711|  42.5k|                    case 'm':
  ------------------
  |  Branch (711:21): [True: 28.8k, False: 402k]
  ------------------
  712|  42.5k|                        if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (712:29): [True: 33.0k, False: 9.54k]
  |  Branch (712:29): [True: 22.3k, False: 20.2k]
  |  Branch (712:45): [True: 25.3k, False: 7.67k]
  |  Branch (712:61): [True: 22.3k, False: 3.01k]
  ------------------
  713|  22.3k|                        {
  714|  22.3k|                            switch (c5)
  ------------------
  |  Branch (714:37): [True: 4.22k, False: 18.1k]
  ------------------
  715|  22.3k|                            {
  716|    651|                                case 'D':
  ------------------
  |  Branch (716:33): [True: 651, False: 21.6k]
  ------------------
  717|  4.39k|                                case 'd':
  ------------------
  |  Branch (717:33): [True: 3.74k, False: 18.5k]
  ------------------
  718|  4.39k|                                    return OpCode::MULTD;
  719|       |
  720|  1.08k|                                case 'F':
  ------------------
  |  Branch (720:33): [True: 1.08k, False: 21.2k]
  ------------------
  721|  6.24k|                                case 'f':
  ------------------
  |  Branch (721:33): [True: 5.16k, False: 17.1k]
  ------------------
  722|  6.24k|                                    return OpCode::MULTF;
  723|       |
  724|     94|                                case 'I':
  ------------------
  |  Branch (724:33): [True: 94, False: 22.2k]
  ------------------
  725|  3.14k|                                case 'i':
  ------------------
  |  Branch (725:33): [True: 3.04k, False: 19.2k]
  ------------------
  726|  3.14k|                                    return OpCode::MULTI;
  727|       |
  728|  1.23k|                                case 'U':
  ------------------
  |  Branch (728:33): [True: 1.23k, False: 21.1k]
  ------------------
  729|  4.33k|                                case 'u':
  ------------------
  |  Branch (729:33): [True: 3.10k, False: 19.2k]
  ------------------
  730|  4.33k|                                    return OpCode::MULTU;
  731|  22.3k|                            }
  732|  22.3k|                        }
  733|  24.4k|                        break;
  734|       |
  735|  68.0k|                    case 'S':
  ------------------
  |  Branch (735:21): [True: 68.0k, False: 363k]
  ------------------
  736|   123k|                    case 's':
  ------------------
  |  Branch (736:21): [True: 55.6k, False: 376k]
  ------------------
  737|   123k|                        switch (c2)
  ------------------
  |  Branch (737:33): [True: 22.3k, False: 101k]
  ------------------
  738|   123k|                        {
  739|    468|                            case 'E':
  ------------------
  |  Branch (739:29): [True: 468, False: 123k]
  ------------------
  740|  16.4k|                            case 'e':
  ------------------
  |  Branch (740:29): [True: 15.9k, False: 107k]
  ------------------
  741|  16.4k|                                if (ice(c3, 'Q') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (741:37): [True: 9.53k, False: 6.89k]
  |  Branch (741:37): [True: 3.30k, False: 13.1k]
  |  Branch (741:53): [True: 4.48k, False: 5.05k]
  |  Branch (741:69): [True: 3.30k, False: 1.18k]
  ------------------
  742|  3.30k|                                {
  743|  3.30k|                                    return OpCode::SEQUI;
  744|  3.30k|                                }
  745|  13.1k|                                break;
  746|       |
  747|  13.1k|                            case 'G':
  ------------------
  |  Branch (747:29): [True: 4.36k, False: 119k]
  ------------------
  748|  21.7k|                            case 'g':
  ------------------
  |  Branch (748:29): [True: 17.3k, False: 106k]
  ------------------
  749|  21.7k|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (749:37): [True: 11.2k, False: 10.5k]
  |  Branch (749:37): [True: 6.31k, False: 15.4k]
  |  Branch (749:53): [True: 8.32k, False: 2.91k]
  |  Branch (749:69): [True: 6.31k, False: 2.00k]
  ------------------
  750|  6.31k|                                {
  751|  6.31k|                                    return OpCode::SGEUI;
  752|  6.31k|                                }
  753|  15.4k|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (753:42): [True: 9.31k, False: 6.13k]
  |  Branch (753:42): [True: 2.87k, False: 12.5k]
  |  Branch (753:58): [True: 5.06k, False: 4.25k]
  |  Branch (753:74): [True: 2.87k, False: 2.18k]
  ------------------
  754|  2.87k|                                {
  755|  2.87k|                                    return OpCode::SGTUI;
  756|  2.87k|                                }
  757|  12.5k|                                break;
  758|       |
  759|  12.5k|                            case 'L':
  ------------------
  |  Branch (759:29): [True: 4.32k, False: 119k]
  ------------------
  760|  29.4k|                            case 'l':
  ------------------
  |  Branch (760:29): [True: 25.0k, False: 98.6k]
  ------------------
  761|  29.4k|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (761:37): [True: 9.74k, False: 19.6k]
  |  Branch (761:37): [True: 1.92k, False: 27.4k]
  |  Branch (761:53): [True: 5.75k, False: 3.98k]
  |  Branch (761:69): [True: 1.92k, False: 3.83k]
  ------------------
  762|  1.92k|                                {
  763|  1.92k|                                    return OpCode::SLEUI;
  764|  1.92k|                                }
  765|  27.4k|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (765:42): [True: 14.2k, False: 13.2k]
  |  Branch (765:42): [True: 4.22k, False: 23.2k]
  |  Branch (765:58): [True: 11.2k, False: 2.97k]
  |  Branch (765:74): [True: 4.22k, False: 7.06k]
  ------------------
  766|  4.22k|                                {
  767|  4.22k|                                    return OpCode::SLTUI;
  768|  4.22k|                                }
  769|  23.2k|                                break;
  770|       |
  771|  23.2k|                            case 'N':
  ------------------
  |  Branch (771:29): [True: 208, False: 123k]
  ------------------
  772|  18.3k|                            case 'n':
  ------------------
  |  Branch (772:29): [True: 18.1k, False: 105k]
  ------------------
  773|  18.3k|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (773:37): [True: 16.4k, False: 1.88k]
  |  Branch (773:37): [True: 3.17k, False: 15.1k]
  |  Branch (773:53): [True: 12.4k, False: 4.06k]
  |  Branch (773:69): [True: 3.17k, False: 9.25k]
  ------------------
  774|  3.17k|                                {
  775|  3.17k|                                    return OpCode::SNEUI;
  776|  3.17k|                                }
  777|  15.1k|                                break;
  778|       |
  779|  15.1k|                            case 'U':
  ------------------
  |  Branch (779:29): [True: 1.21k, False: 122k]
  ------------------
  780|  15.4k|                            case 'u':
  ------------------
  |  Branch (780:29): [True: 14.2k, False: 109k]
  ------------------
  781|  15.4k|                                if (ice(c3, 'B') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (781:37): [True: 13.1k, False: 2.25k]
  |  Branch (781:37): [True: 4.80k, False: 10.6k]
  |  Branch (781:53): [True: 7.81k, False: 5.38k]
  |  Branch (781:69): [True: 4.80k, False: 3.00k]
  ------------------
  782|  4.80k|                                {
  783|  4.80k|                                    return OpCode::SUBUI;
  784|  4.80k|                                }
  785|  10.6k|                                break;
  786|   123k|                        }
  787|       |
  788|  97.1k|                        break;
  789|   431k|                }
  790|       |
  791|   372k|                break;
  792|   431k|            }
  793|       |
  794|       |            // 6 character OpCodes
  795|   372k|            case 6: {
  ------------------
  |  Branch (795:13): [True: 224k, False: 4.07M]
  ------------------
  796|   224k|                char c1 = token[0];
  797|   224k|                char c2 = token[1];
  798|   224k|                char c3 = token[2];
  799|   224k|                char c4 = token[3];
  800|   224k|                char c5 = token[4];
  801|   224k|                char c6 = token[5];
  802|       |
  803|   224k|                if (ice(c1, 'C') && ice(c2, 'V') && ice(c3, 'T'))
  ------------------
  |  Branch (803:21): [True: 44.2k, False: 179k]
  |  Branch (803:21): [True: 36.3k, False: 187k]
  |  Branch (803:37): [True: 38.5k, False: 5.65k]
  |  Branch (803:53): [True: 36.3k, False: 2.21k]
  ------------------
  804|  36.3k|                {
  805|  36.3k|                    switch (c4)
  ------------------
  |  Branch (805:29): [True: 1.88k, False: 34.4k]
  ------------------
  806|  36.3k|                    {
  807|  2.92k|                        case 'D':
  ------------------
  |  Branch (807:25): [True: 2.92k, False: 33.4k]
  ------------------
  808|  8.99k|                        case 'd':
  ------------------
  |  Branch (808:25): [True: 6.07k, False: 30.3k]
  ------------------
  809|  8.99k|                            if (c5 == '2')
  ------------------
  |  Branch (809:33): [True: 5.68k, False: 3.30k]
  ------------------
  810|  5.68k|                            {
  811|  5.68k|                                if (ice(c6, 'F'))
  ------------------
  |  Branch (811:37): [True: 1.71k, False: 3.96k]
  ------------------
  812|  1.71k|                                {
  813|  1.71k|                                    return OpCode::CVTD2F;
  814|  1.71k|                                }
  815|  3.96k|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (815:42): [True: 1.73k, False: 2.22k]
  ------------------
  816|  1.73k|                                {
  817|  1.73k|                                    return OpCode::CVTD2I;
  818|  1.73k|                                }
  819|  5.68k|                            }
  820|  5.53k|                            break;
  821|       |
  822|  5.53k|                        case 'F':
  ------------------
  |  Branch (822:25): [True: 3.81k, False: 32.5k]
  ------------------
  823|  13.0k|                        case 'f':
  ------------------
  |  Branch (823:25): [True: 9.28k, False: 27.0k]
  ------------------
  824|  13.0k|                            if (c5 == '2')
  ------------------
  |  Branch (824:33): [True: 10.1k, False: 2.96k]
  ------------------
  825|  10.1k|                            {
  826|  10.1k|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (826:37): [True: 3.56k, False: 6.56k]
  ------------------
  827|  3.56k|                                {
  828|  3.56k|                                    return OpCode::CVTF2D;
  829|  3.56k|                                }
  830|  6.56k|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (830:42): [True: 2.88k, False: 3.68k]
  ------------------
  831|  2.88k|                                {
  832|  2.88k|                                    return OpCode::CVTF2I;
  833|  2.88k|                                }
  834|  10.1k|                            }
  835|  6.64k|                            break;
  836|       |
  837|  6.64k|                        case 'I':
  ------------------
  |  Branch (837:25): [True: 361, False: 36.0k]
  ------------------
  838|  12.4k|                        case 'i':
  ------------------
  |  Branch (838:25): [True: 12.0k, False: 24.3k]
  ------------------
  839|  12.4k|                            if (c5 == '2')
  ------------------
  |  Branch (839:33): [True: 9.03k, False: 3.37k]
  ------------------
  840|  9.03k|                            {
  841|  9.03k|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (841:37): [True: 1.99k, False: 7.03k]
  ------------------
  842|  1.99k|                                {
  843|  1.99k|                                    return OpCode::CVTI2D;
  844|  1.99k|                                }
  845|  7.03k|                                else if (ice(c6, 'F'))
  ------------------
  |  Branch (845:42): [True: 3.96k, False: 3.07k]
  ------------------
  846|  3.96k|                                {
  847|  3.96k|                                    return OpCode::CVTI2F;
  848|  3.96k|                                }
  849|  9.03k|                            }
  850|  36.3k|                    }
  851|  36.3k|                }
  852|   187k|                else if (ice(c1, 'M') && ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T') &&
  ------------------
  |  Branch (852:26): [True: 33.0k, False: 154k]
  |  Branch (852:26): [True: 2.37k, False: 185k]
  |  Branch (852:42): [True: 22.1k, False: 10.8k]
  |  Branch (852:58): [True: 15.8k, False: 6.30k]
  |  Branch (852:74): [True: 12.8k, False: 2.97k]
  ------------------
  853|   187k|                         ice(c5, 'U') && ice(c6, 'I'))
  ------------------
  |  Branch (853:26): [True: 4.26k, False: 8.61k]
  |  Branch (853:42): [True: 2.37k, False: 1.89k]
  ------------------
  854|  2.37k|                {
  855|  2.37k|                    return OpCode::MULTUI;
  856|  2.37k|                }
  857|   205k|                break;
  858|   224k|            }
  859|       |
  860|       |            // 7 character OpCodes
  861|   205k|            case 7: {
  ------------------
  |  Branch (861:13): [True: 162k, False: 4.13M]
  ------------------
  862|   162k|                char c1 = token[0];
  863|   162k|                char c2 = token[1];
  864|   162k|                char c3 = token[2];
  865|   162k|                char c4 = token[3];
  866|   162k|                char c5 = token[4];
  867|   162k|                char c6 = token[5];
  868|   162k|                char c7 = token[6];
  869|       |
  870|   162k|                if (ice(c1, 'M') && ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (870:21): [True: 35.2k, False: 127k]
  |  Branch (870:21): [True: 25.9k, False: 136k]
  |  Branch (870:37): [True: 28.3k, False: 6.92k]
  |  Branch (870:53): [True: 25.9k, False: 2.38k]
  ------------------
  871|  25.9k|                {
  872|  25.9k|                    if (ice(c4, 'I') && c5 == '2' && ice(c6, 'F') && ice(c7, 'P'))
  ------------------
  |  Branch (872:25): [True: 16.1k, False: 9.77k]
  |  Branch (872:25): [True: 6.65k, False: 19.3k]
  |  Branch (872:41): [True: 12.8k, False: 3.33k]
  |  Branch (872:54): [True: 9.53k, False: 3.32k]
  |  Branch (872:70): [True: 6.65k, False: 2.88k]
  ------------------
  873|  6.65k|                    {
  874|  6.65k|                        return OpCode::MOVI2FP;
  875|  6.65k|                    }
  876|  19.3k|                    else if (ice(c4, 'F') && ice(c5, 'P') && c6 == '2' && ice(c7, 'I'))
  ------------------
  |  Branch (876:30): [True: 9.71k, False: 9.60k]
  |  Branch (876:30): [True: 3.32k, False: 15.9k]
  |  Branch (876:46): [True: 7.49k, False: 2.21k]
  |  Branch (876:62): [True: 4.61k, False: 2.87k]
  |  Branch (876:75): [True: 3.32k, False: 1.29k]
  ------------------
  877|  3.32k|                    {
  878|  3.32k|                        return OpCode::MOVFP2I;
  879|  3.32k|                    }
  880|  25.9k|                }
  881|   152k|                break;
  882|   162k|            }
  883|       |
  884|   374k|            default: {
  ------------------
  |  Branch (884:13): [True: 374k, False: 3.92M]
  ------------------
  885|   374k|                break;
  886|   162k|            }
  887|  4.29M|        }
  888|       |
  889|       |        // None found
  890|  3.45M|        return OpCode::NONE;
  891|  4.29M|    }
_ZN3dlx3iceEcc:
   17|  4.19M|    {
   18|  4.19M|        constexpr const char diff = 'a' - 'A';
   19|  4.19M|        return (c == t) || (c == t + diff);
  ------------------
  |  Branch (19:16): [True: 713k, False: 3.48M]
  |  Branch (19:28): [True: 1.20M, False: 2.27M]
  ------------------
   20|  4.19M|    }

_ZN3dlx10ParseErrorC2Ev:
   20|  4.53M|    {}
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorEmmNS_12ArgumentTypeES0_:
  192|  28.6k|    {
  193|  28.6k|        ParseError err;
  194|       |
  195|  28.6k|        err.m_Type                                 = ParseError::Type::UnexpectedArgumentType;
  196|  28.6k|        err.m_LineNumber                           = line_number;
  197|  28.6k|        err.m_Column                               = column;
  198|  28.6k|        err.unexpected_argument_type.expected_type = expected_type;
  199|  28.6k|        err.unexpected_argument_type.actual_type   = actual_type;
  200|       |
  201|  28.6k|        return err;
  202|  28.6k|    }
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorERKNS_5TokenENS_12ArgumentTypeES3_:
  206|  28.6k|    {
  207|  28.6k|        return ConstructUnexpectedArgumentTypeParseError(token.GetLineNumber().unsafe(),
  208|  28.6k|                                                         token.GetColumn().unsafe(), expected_type,
  209|  28.6k|                                                         actual_type);
  210|  28.6k|    }
_ZN3dlx32ConstructInvalidNumberParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  215|  1.60k|    {
  216|  1.60k|        ParseError err;
  217|       |
  218|  1.60k|        err.m_Type              = ParseError::Type::InvalidNumber;
  219|  1.60k|        err.m_LineNumber        = line_number;
  220|  1.60k|        err.m_Column            = column;
  221|  1.60k|        err.invalid_number.text = text;
  222|       |
  223|  1.60k|        return err;
  224|  1.60k|    }
_ZN3dlx32ConstructInvalidNumberParseErrorERKNS_5TokenE:
  227|  1.60k|    {
  228|  1.60k|        return ConstructInvalidNumberParseError(token.GetLineNumber().unsafe(),
  229|  1.60k|                                                token.GetColumn().unsafe(), token.GetText());
  230|  1.60k|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorEmm:
  234|      3|    {
  235|      3|        ParseError err;
  236|       |
  237|      3|        err.m_Type       = ParseError::Type::TooFewArgumentsAddressDisplacement;
  238|      3|        err.m_LineNumber = line_number;
  239|      3|        err.m_Column     = column;
  240|       |
  241|      3|        return err;
  242|      3|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorERKNS_5TokenE:
  246|      3|    {
  247|      3|        return ConstructTooFewArgumentsAddressDisplacementParseError(token.GetLineNumber().unsafe(),
  248|      3|                                                                     token.GetColumn().unsafe());
  249|      3|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorEmmNS_5Token4TypeES1_:
  254|  2.01M|    {
  255|  2.01M|        ParseError err;
  256|       |
  257|  2.01M|        err.m_Type                         = ParseError::Type::UnexpectedToken;
  258|  2.01M|        err.m_LineNumber                   = line_number;
  259|  2.01M|        err.m_Column                       = column;
  260|  2.01M|        err.unexpected_token.expected_type = expected_type;
  261|  2.01M|        err.unexpected_token.actual_type   = actual_type;
  262|       |
  263|  2.01M|        return err;
  264|  2.01M|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorERKNS_5TokenENS0_4TypeE:
  268|  2.01M|    {
  269|  2.01M|        return ConstructUnexpectedTokenParseError(token.GetLineNumber().unsafe(),
  270|  2.01M|                                                  token.GetColumn().unsafe(), expected_type,
  271|  2.01M|                                                  token.GetType());
  272|  2.01M|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  276|   290k|    {
  277|   290k|        ParseError err;
  278|       |
  279|   290k|        err.m_Type                         = ParseError::Type::ReserverdIdentifier;
  280|   290k|        err.m_LineNumber                   = line_number;
  281|   290k|        err.m_Column                       = column;
  282|   290k|        err.reserved_identifier.identifier = identifier;
  283|       |
  284|   290k|        return err;
  285|   290k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorERKNS_5TokenE:
  288|  6.65k|    {
  289|  6.65k|        return ConstructReservedIdentiferParseError(token.GetLineNumber().unsafe(),
  290|  6.65k|                                                    token.GetColumn().unsafe(), token.GetText());
  291|  6.65k|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  295|  1.39M|    {
  296|  1.39M|        ParseError err;
  297|       |
  298|  1.39M|        err.m_Type                             = ParseError::Type::InvalidLabelIdentifier;
  299|  1.39M|        err.m_LineNumber                       = line_number;
  300|  1.39M|        err.m_Column                           = column;
  301|  1.39M|        err.invalid_label_identifier.identifer = identifier;
  302|       |
  303|  1.39M|        return err;
  304|  1.39M|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorERKNS_5TokenE:
  308|  1.39M|    {
  309|  1.39M|        return ConstructInvalidLabelIdentifierParseError(
  310|  1.39M|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText());
  311|  1.39M|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEEmm:
  316|   271k|    {
  317|   271k|        ParseError err;
  318|       |
  319|   271k|        err.m_Type                           = ParseError::Type::LabelAlreadyDefined;
  320|   271k|        err.m_LineNumber                     = line_number;
  321|   271k|        err.m_Column                         = column;
  322|   271k|        err.label_already_defined.label_name = label_name;
  323|   271k|        err.label_already_defined.at_line    = at_line;
  324|   271k|        err.label_already_defined.at_column  = at_column;
  325|       |
  326|   271k|        return err;
  327|   271k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorERKNS_5TokenES2_:
  331|   271k|    {
  332|   271k|        return ConstructLabelAlreadyDefinedParseError(
  333|   271k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText(),
  334|   271k|                first_definition.GetLineNumber().unsafe(), first_definition.GetColumn().unsafe());
  335|   271k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorEmm:
  339|   393k|    {
  340|   393k|        ParseError err;
  341|       |
  342|   393k|        err.m_Type       = ParseError::Type::OneInstructionPerLine;
  343|   393k|        err.m_LineNumber = line_number;
  344|   393k|        err.m_Column     = column;
  345|       |
  346|   393k|        return err;
  347|   393k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorERKNS_5TokenE:
  351|   393k|    {
  352|   393k|        return ConstructOneInstructionPerLineParseError(token.GetLineNumber().unsafe(),
  353|   393k|                                                        token.GetColumn().unsafe());
  354|   393k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorEmmhh:
  359|  52.3k|    {
  360|  52.3k|        ParseError err;
  361|       |
  362|  52.3k|        err.m_Type                     = ParseError::Type::TooFewArgument;
  363|  52.3k|        err.m_LineNumber               = line_number;
  364|  52.3k|        err.m_Column                   = column;
  365|  52.3k|        err.too_few_arguments.required = required;
  366|  52.3k|        err.too_few_arguments.provided = provided;
  367|       |
  368|  52.3k|        return err;
  369|  52.3k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorERKNS_5TokenEhh:
  373|  52.3k|    {
  374|  52.3k|        return ConstructTooFewArgumentsParseError(token.GetLineNumber().unsafe(),
  375|  52.3k|                                                  token.GetColumn().unsafe(), required, provided);
  376|  52.3k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  380|  73.9k|    {
  381|  73.9k|        ParseError err;
  382|       |
  383|  73.9k|        err.m_Type                 = ParseError::Type::EmptyLabel;
  384|  73.9k|        err.m_LineNumber           = line_number;
  385|  73.9k|        err.m_Column               = column;
  386|  73.9k|        err.empty_label.label_name = label_name;
  387|       |
  388|  73.9k|        return err;
  389|  73.9k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorERKNS_5TokenE:
  392|  73.9k|    {
  393|  73.9k|        return ConstructEmptyLabelParseError(
  394|  73.9k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(),
  395|  73.9k|                (token.GetText().back() == ':') ?
  ------------------
  |  Branch (395:17): [True: 60.8k, False: 13.0k]
  ------------------
  396|  60.8k|                        token.GetText().substr(0, token.GetText().size() - 1) :
  397|  73.9k|                        token.GetText());
  398|  73.9k|    }
_ZN3dlx31ConstructTooManyCommaParseErrorEmm:
  402|  18.9k|    {
  403|  18.9k|        ParseError err;
  404|       |
  405|  18.9k|        err.m_Type       = ParseError::Type::TooManyComma;
  406|  18.9k|        err.m_LineNumber = line_number;
  407|  18.9k|        err.m_Column     = column;
  408|       |
  409|  18.9k|        return err;
  410|  18.9k|    }
_ZN3dlx31ConstructTooManyCommaParseErrorERKNS_5TokenE:
  413|  18.9k|    {
  414|  18.9k|        return ConstructTooManyCommaParseError(token.GetLineNumber().unsafe(),
  415|  18.9k|                                               token.GetColumn().unsafe());
  416|  18.9k|    }

_ZN3dlx13ParsedProgram13AddParseErrorEONS_10ParseErrorE:
   18|  4.53M|    {
   19|  4.53M|        m_ParseErrors.emplace_back(phi::move(error));
   20|  4.53M|    }

_ZN3dlx6Parser5ParseERNS_11TokenStreamE:
  181|  47.8k|    {
  182|  47.8k|        ParsedProgram program;
  183|       |
  184|  47.8k|        program.m_Tokens = tokens;
  185|       |
  186|  47.8k|        phi::boolean line_has_instruction{false};
  187|  47.8k|        phi::usize   label_count{0u};
  188|       |
  189|  5.45M|        while (tokens.has_more())
  ------------------
  |  Branch (189:16): [True: 5.40M, False: 47.8k]
  ------------------
  190|  5.40M|        {
  191|  5.40M|            const Token& current_token = tokens.consume();
  192|       |
  193|       |            //DLX_INFO("Parsing '{}'", current_token.DebugInfo());
  194|       |
  195|  5.40M|            switch (current_token.GetType())
  196|  5.40M|            {
  197|       |                // Ignore comments
  198|  64.8k|                case Token::Type::Comment:
  ------------------
  |  Branch (198:17): [True: 64.8k, False: 5.33M]
  ------------------
  199|       |                    //DLX_DEBUG("Ignoring comment");
  200|  64.8k|                    break;
  201|       |
  202|   781k|                case Token::Type::NewLine:
  ------------------
  |  Branch (202:17): [True: 781k, False: 4.62M]
  ------------------
  203|       |                    //DLX_DEBUG("Ignoring newline");
  204|   781k|                    line_has_instruction = false;
  205|   781k|                    break;
  206|       |
  207|  2.47M|                case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (207:17): [True: 2.47M, False: 2.92M]
  ------------------
  208|  2.47M|                    if (line_has_instruction)
  ------------------
  |  Branch (208:25): [True: 468k, False: 2.00M]
  ------------------
  209|   468k|                    {
  210|   468k|                        program.AddParseError(ConstructUnexpectedTokenParseError(
  211|   468k|                                current_token, Token::Type::NewLine));
  212|   468k|                        break;
  213|   468k|                    }
  214|       |
  215|       |                    // Handle jump labels
  216|       |                    // Check if the last character of the identifier is a colon
  217|  2.00M|                    if (current_token.GetText().back() != ':')
  ------------------
  |  Branch (217:25): [True: 869k, False: 1.13M]
  ------------------
  218|   869k|                    {
  219|   869k|                        program.AddParseError(
  220|   869k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  221|   869k|                        break;
  222|   869k|                    }
  223|       |
  224|  1.13M|                    std::string_view label_name = current_token.GetText();
  225|  1.13M|                    label_name.remove_suffix(1);
  226|       |
  227|  1.13M|                    if (IsReservedIdentifier(label_name))
  ------------------
  |  Branch (227:25): [True: 283k, False: 853k]
  ------------------
  228|   283k|                    {
  229|   283k|                        program.AddParseError(ConstructReservedIdentiferParseError(
  230|   283k|                                current_token.GetLineNumber().unsafe(),
  231|   283k|                                current_token.GetColumn().unsafe(), label_name));
  232|   283k|                        break;
  233|   283k|                    }
  234|       |
  235|   853k|                    if (!IsValidIdentifier(label_name))
  ------------------
  |  Branch (235:25): [True: 502k, False: 351k]
  ------------------
  236|   502k|                    {
  237|   502k|                        program.AddParseError(
  238|   502k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  239|   502k|                        break;
  240|   502k|                    }
  241|       |
  242|       |                    // Check if label was already defined
  243|   351k|                    if (program.m_JumpData.find(label_name) != program.m_JumpData.end())
  ------------------
  |  Branch (243:25): [True: 271k, False: 79.3k]
  ------------------
  244|   271k|                    {
  245|       |                        // Find first defintions of label
  246|   271k|                        const Token* first_label_definition =
  247|   271k|                                tokens.find_first_token_if([&](const Token& t) {
  248|   271k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  249|   271k|                                    {
  250|   271k|                                        std::string_view token_label_name = t.GetText();
  251|   271k|                                        token_label_name.remove_suffix(1);
  252|       |
  253|   271k|                                        if (token_label_name == label_name)
  254|   271k|                                        {
  255|   271k|                                            return true;
  256|   271k|                                        }
  257|   271k|                                    }
  258|       |
  259|   271k|                                    return false;
  260|   271k|                                });
  261|       |
  262|   271k|                        PHI_ASSERT(first_label_definition);
  263|       |
  264|   271k|                        program.AddParseError(ConstructLabelAlreadyDefinedParseError(
  265|   271k|                                current_token, *first_label_definition));
  266|   271k|                        break;
  267|   271k|                    }
  268|       |
  269|  79.3k|                    program.m_JumpData[label_name] =
  270|  79.3k|                            static_cast<std::uint32_t>(program.m_Instructions.size());
  271|  79.3k|                    label_count += 1u;
  272|       |
  273|       |                    //DLX_INFO("Added jump label {} -> {}", label_name,
  274|       |                    //             program.m_Instructions.size());
  275|       |
  276|  79.3k|                    break;
  277|   351k|                }
  278|       |
  279|   585k|                case Token::Type::OpCode: {
  ------------------
  |  Branch (279:17): [True: 585k, False: 4.81M]
  ------------------
  280|   585k|                    if (line_has_instruction)
  ------------------
  |  Branch (280:25): [True: 393k, False: 192k]
  ------------------
  281|   393k|                    {
  282|   393k|                        program.AddParseError(
  283|   393k|                                ConstructOneInstructionPerLineParseError(current_token));
  284|   393k|                        break;
  285|   393k|                    }
  286|       |
  287|   192k|                    label_count = 0u;
  288|       |
  289|       |                    // Handle normal instructions
  290|   192k|                    PHI_ASSERT(current_token.HasHint());
  291|   192k|                    OpCode opcode = static_cast<OpCode>(current_token.GetHint());
  292|       |
  293|       |                    //DLX_INFO("Instruction opcode: {}", dlx::enum_name(opcode));
  294|       |
  295|   192k|                    const InstructionInfo& info = LookUpIntructionInfo(opcode);
  296|       |
  297|       |                    // Make sure we got no problems here
  298|   192k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  299|   192k|                    PHI_ASSERT(info.GetArgumentType(1_u8) != ArgumentType::Unknown);
  300|   192k|                    PHI_ASSERT(info.GetArgumentType(2_u8) != ArgumentType::Unknown);
  301|   192k|                    PHI_ASSERT(info.GetExecutor());
  302|       |
  303|   192k|                    const phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  304|       |                    //DLX_INFO("Instruction requires {} arguments",
  305|       |                    //             number_of_argument_required.unsafe());
  306|       |
  307|       |                    // Create instruction
  308|   192k|                    Instruction  instruction(info, current_token.GetLineNumber());
  309|   192k|                    phi::boolean consumed_comma{false};
  310|       |
  311|       |                    // Parse arguments
  312|   256k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  ------------------
  |  Branch (312:54): [True: 226k, False: 30.4k]
  ------------------
  313|   226k|                    {
  314|       |                        // Get next token
  315|   226k|                        if (!tokens.has_more())
  ------------------
  |  Branch (315:29): [True: 952, False: 225k]
  ------------------
  316|    952|                        {
  317|    952|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  318|    952|                                    current_token, number_of_argument_required.unsafe(),
  319|    952|                                    argument_num.unsafe()));
  320|    952|                            break;
  321|    952|                        }
  322|       |
  323|   225k|                        const Token& token = tokens.consume();
  324|       |
  325|       |                        // Skip commas
  326|   225k|                        if (token.GetType() == Token::Type::Comma)
  ------------------
  |  Branch (326:29): [True: 30.8k, False: 194k]
  ------------------
  327|  30.8k|                        {
  328|  30.8k|                            if (consumed_comma)
  ------------------
  |  Branch (328:33): [True: 18.9k, False: 11.8k]
  ------------------
  329|  18.9k|                            {
  330|  18.9k|                                program.AddParseError(ConstructTooManyCommaParseError(token));
  331|  18.9k|                            }
  332|       |
  333|  30.8k|                            consumed_comma = true;
  334|       |                            //DLX_DEBUG("Skipping comma");
  335|  30.8k|                            continue;
  336|  30.8k|                        }
  337|       |
  338|   194k|                        if (token.GetType() == Token::Type::NewLine)
  ------------------
  |  Branch (338:29): [True: 51.3k, False: 142k]
  ------------------
  339|  51.3k|                        {
  340|  51.3k|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  341|  51.3k|                                    token, number_of_argument_required.unsafe(),
  342|  51.3k|                                    argument_num.unsafe()));
  343|  51.3k|                            break;
  344|  51.3k|                        }
  345|       |
  346|   142k|                        phi::optional<InstructionArgument> optional_parsed_argument =
  347|   142k|                                parse_instruction_argument(
  348|   142k|                                        token, info.GetArgumentType(argument_num), tokens, program);
  349|   142k|                        if (!optional_parsed_argument.has_value())
  ------------------
  |  Branch (349:29): [True: 109k, False: 33.6k]
  ------------------
  350|   109k|                        {
  351|       |                            // The parse_instruction_argument function should already have added a parse error with more detail
  352|   109k|                            break;
  353|   109k|                        }
  354|       |
  355|       |                        // Successfully parsed one argument
  356|  33.6k|                        InstructionArgument parsed_argument = optional_parsed_argument.value();
  357|       |
  358|  33.6k|                        instruction.SetArgument(argument_num, parsed_argument);
  359|  33.6k|                        argument_num++;
  360|  33.6k|                        consumed_comma = false;
  361|       |
  362|       |                        //DLX_INFO("Successfully parsed argument {}", argument_num.unsafe());
  363|  33.6k|                    }
  364|       |
  365|       |                    //DLX_INFO("Successfully parsed instruction '{}'",
  366|       |                    //            instruction.DebugInfo());
  367|   192k|                    program.m_Instructions.emplace_back(instruction);
  368|   192k|                    line_has_instruction = true;
  369|   192k|                    break;
  370|   585k|                }
  371|       |
  372|  1.49M|                default:
  ------------------
  |  Branch (372:17): [True: 1.49M, False: 3.90M]
  ------------------
  373|  1.49M|                    Token::Type expected_token_type = Token::Type::Unknown;
  374|  1.49M|                    if (line_has_instruction)
  ------------------
  |  Branch (374:25): [True: 517k, False: 977k]
  ------------------
  375|   517k|                    {
  376|   517k|                        expected_token_type = Token::Type::NewLine;
  377|   517k|                    }
  378|       |
  379|  1.49M|                    program.AddParseError(
  380|  1.49M|                            ConstructUnexpectedTokenParseError(current_token, expected_token_type));
  381|  1.49M|                    break;
  382|  5.40M|            }
  383|  5.40M|        }
  384|       |
  385|       |        // Check for empty labels
  386|  47.8k|        if (label_count > 0u)
  ------------------
  |  Branch (386:13): [True: 7.76k, False: 40.0k]
  ------------------
  387|  7.76k|        {
  388|   115k|            for (auto it = tokens.rbegin(); label_count > 0u; ++it)
  ------------------
  |  Branch (388:45): [True: 107k, False: 7.76k]
  ------------------
  389|   107k|            {
  390|   107k|                PHI_ASSERT(it != tokens.rend(), "Iterator should never reach the end");
  391|       |
  392|   107k|                const Token& token = *it;
  393|   107k|                if (token.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (393:21): [True: 73.9k, False: 33.8k]
  ------------------
  394|  73.9k|                {
  395|  73.9k|                    program.AddParseError(ConstructEmptyLabelParseError(token));
  396|  73.9k|                    --label_count;
  397|  73.9k|                }
  398|   107k|            }
  399|  7.76k|        }
  400|       |
  401|  47.8k|        return program;
  402|  47.8k|    }
_ZN3dlx6Parser5ParseENSt3__117basic_string_viewIcNS1_11char_traitsIcEEEE:
  405|  47.8k|    {
  406|  47.8k|        TokenStream tokens = Tokenize(source);
  407|  47.8k|        return Parse(tokens);
  408|  47.8k|    }
Parser.cpp:_ZN3dlxL26parse_instruction_argumentERKNS_5TokenENS_12ArgumentTypeERNS_11TokenStreamERNS_13ParsedProgramE:
   33|   142k|    {
   34|       |        // DLX_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
   35|       |        //              dlx::enum_name(expected_argument_type));
   36|       |
   37|   142k|        switch (token.GetType())
   38|   142k|        {
   39|  15.0k|            case Token::Type::IntegerLiteral: {
  ------------------
  |  Branch (39:13): [True: 15.0k, False: 127k]
  ------------------
   40|  15.0k|                if (!ArgumentTypeIncludes(expected_argument_type,
  ------------------
  |  Branch (40:21): [True: 1.73k, False: 13.3k]
  ------------------
   41|  15.0k|                                          ArgumentType::AddressDisplacement))
   42|  1.73k|                {
   43|  1.73k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
   44|  1.73k|                            token, expected_argument_type, ArgumentType::AddressDisplacement));
   45|       |
   46|  1.73k|                    return {};
   47|  1.73k|                }
   48|       |
   49|       |                // Get address displacement
   50|  13.3k|                PHI_ASSERT(token.HasHint());
   51|       |
   52|  13.3k|                std::int16_t value = static_cast<std::int16_t>(token.GetHint());
   53|       |
   54|  13.3k|                if (!tokens.has_x_more(3u))
  ------------------
  |  Branch (54:21): [True: 3, False: 13.3k]
  ------------------
   55|      3|                {
   56|      3|                    program.AddParseError(
   57|      3|                            ConstructTooFewArgumentsAddressDisplacementParseError(token));
   58|      3|                    return {};
   59|      3|                }
   60|       |
   61|  13.3k|                auto         it           = tokens.current_position();
   62|  13.3k|                const Token& first_token  = tokens.consume();
   63|  13.3k|                const Token& second_token = tokens.consume();
   64|  13.3k|                const Token& third_token  = tokens.consume();
   65|       |
   66|  13.3k|                if (first_token.GetType() != Token::Type::OpenBracket)
  ------------------
  |  Branch (66:21): [True: 1.42k, False: 11.9k]
  ------------------
   67|  1.42k|                {
   68|  1.42k|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   69|  1.42k|                            first_token, Token::Type::OpenBracket));
   70|  1.42k|                    return {};
   71|  1.42k|                }
   72|       |
   73|       |                // Second token is the register
   74|  11.9k|                if (second_token.GetType() != Token::Type::RegisterInt)
  ------------------
  |  Branch (74:21): [True: 2.75k, False: 9.18k]
  ------------------
   75|  2.75k|                {
   76|  2.75k|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   77|  2.75k|                            second_token, Token::Type::RegisterInt));
   78|  2.75k|                    return {};
   79|  2.75k|                }
   80|       |
   81|  9.18k|                if (third_token.GetType() != Token::Type::ClosingBracket)
  ------------------
  |  Branch (81:21): [True: 7.66k, False: 1.51k]
  ------------------
   82|  7.66k|                {
   83|  7.66k|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   84|  7.66k|                            third_token, Token::Type::ClosingBracket));
   85|  7.66k|                    return {};
   86|  7.66k|                }
   87|       |
   88|       |                // Consume the 3 tokens
   89|  1.51k|                tokens.set_position(it + 3u);
   90|       |
   91|       |                //DLX_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
   92|       |                //             value, dlx::enum_name(reg_id));
   93|       |
   94|  1.51k|                return ConstructInstructionArgumentAddressDisplacement(
   95|  1.51k|                        static_cast<IntRegisterID>(second_token.GetHint()), value);
   96|  9.18k|            }
   97|  9.60k|            case Token::Type::RegisterInt: {
  ------------------
  |  Branch (97:13): [True: 9.60k, False: 133k]
  ------------------
   98|  9.60k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  ------------------
  |  Branch (98:21): [True: 1.79k, False: 7.81k]
  ------------------
   99|  1.79k|                {
  100|  1.79k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  101|  1.79k|                            token, expected_argument_type, ArgumentType::IntRegister));
  102|  1.79k|                    return {};
  103|  1.79k|                }
  104|       |
  105|       |                //DLX_INFO("Parsed identifier as int register {}",
  106|       |                //             dlx::enum_name(reg_id));
  107|       |
  108|  7.81k|                return ConstructInstructionArgumentRegisterInt(
  109|  7.81k|                        static_cast<IntRegisterID>(token.GetHint()));
  110|  9.60k|            }
  111|  3.12k|            case Token::Type::RegisterFloat: {
  ------------------
  |  Branch (111:13): [True: 3.12k, False: 139k]
  ------------------
  112|  3.12k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  ------------------
  |  Branch (112:21): [True: 2.61k, False: 514]
  ------------------
  113|  2.61k|                {
  114|  2.61k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  115|  2.61k|                            token, expected_argument_type, ArgumentType::FloatRegister));
  116|  2.61k|                    return {};
  117|  2.61k|                }
  118|       |
  119|       |                //DLX_INFO("Parsed identifier as float register {}",
  120|       |                //             dlx::enum_name(float_reg_id));
  121|       |
  122|    514|                return ConstructInstructionArgumentRegisterFloat(
  123|    514|                        static_cast<FloatRegisterID>(token.GetHint()));
  124|  3.12k|            }
  125|  6.65k|            case Token::Type::RegisterStatus: {
  ------------------
  |  Branch (125:13): [True: 6.65k, False: 136k]
  ------------------
  126|  6.65k|                program.AddParseError(ConstructReservedIdentiferParseError(token));
  127|       |
  128|  6.65k|                return {};
  129|  3.12k|            }
  130|  67.6k|            case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (130:13): [True: 67.6k, False: 75.3k]
  ------------------
  131|       |                // Parse as Label
  132|  67.6k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  ------------------
  |  Branch (132:21): [True: 20.6k, False: 46.9k]
  ------------------
  133|  20.6k|                {
  134|  20.6k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  135|  20.6k|                            token, expected_argument_type, ArgumentType::Label));
  136|  20.6k|                    return {};
  137|  20.6k|                }
  138|       |
  139|  46.9k|                if (IsReservedIdentifier(token.GetText()))
  ------------------
  |  Branch (139:21): [True: 0, False: 46.9k]
  ------------------
  140|      0|                {
  141|      0|                    program.AddParseError(ConstructReservedIdentiferParseError(token));
  142|      0|                    return {};
  143|      0|                }
  144|       |
  145|  46.9k|                if (!IsValidIdentifier(token.GetText()))
  ------------------
  |  Branch (145:21): [True: 25.2k, False: 21.6k]
  ------------------
  146|  25.2k|                {
  147|  25.2k|                    program.AddParseError(ConstructInvalidLabelIdentifierParseError(token));
  148|  25.2k|                    return {};
  149|  25.2k|                }
  150|       |
  151|       |                //DLX_INFO("Parsed Label identifier as '{}'", token.GetText());
  152|       |
  153|  21.6k|                return ConstructInstructionArgumentLabel(token.GetText());
  154|  46.9k|            }
  155|  5.51k|            case Token::Type::ImmediateInteger: {
  ------------------
  |  Branch (155:13): [True: 5.51k, False: 137k]
  ------------------
  156|  5.51k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  ------------------
  |  Branch (156:21): [True: 1.78k, False: 3.73k]
  ------------------
  157|  1.78k|                {
  158|  1.78k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  159|  1.78k|                            token, expected_argument_type, ArgumentType::ImmediateInteger));
  160|  1.78k|                    return {};
  161|  1.78k|                }
  162|       |
  163|  3.73k|                if (token.HasHint())
  ------------------
  |  Branch (163:21): [True: 2.12k, False: 1.60k]
  ------------------
  164|  2.12k|                {
  165|  2.12k|                    return ConstructInstructionArgumentImmediateValue(
  166|  2.12k|                            static_cast<std::int16_t>(token.GetHint()));
  167|  2.12k|                }
  168|       |
  169|  1.60k|                program.AddParseError(ConstructInvalidNumberParseError(token));
  170|  1.60k|                return {};
  171|  3.73k|            }
  172|       |
  173|  35.3k|            default:
  ------------------
  |  Branch (173:13): [True: 35.3k, False: 107k]
  ------------------
  174|  35.3k|                program.AddParseError(
  175|  35.3k|                        ConstructUnexpectedTokenParseError(token, Token::Type::Unknown));
  176|  35.3k|                return {};
  177|   142k|        }
  178|   142k|    }
Parser.cpp:_ZZN3dlx6Parser5ParseERNS_11TokenStreamEENK3$_0clERKNS_5TokenE:
  247|  7.21M|                                tokens.find_first_token_if([&](const Token& t) {
  248|  7.21M|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (248:41): [True: 4.55M, False: 2.65M]
  ------------------
  249|  4.55M|                                    {
  250|  4.55M|                                        std::string_view token_label_name = t.GetText();
  251|  4.55M|                                        token_label_name.remove_suffix(1);
  252|       |
  253|  4.55M|                                        if (token_label_name == label_name)
  ------------------
  |  Branch (253:45): [True: 271k, False: 4.27M]
  ------------------
  254|   271k|                                        {
  255|   271k|                                            return true;
  256|   271k|                                        }
  257|  4.55M|                                    }
  258|       |
  259|  6.93M|                                    return false;
  260|  7.21M|                                });

_ZN3dlx9ProcessorC2Ev:
   63|      1|    {
   64|       |        // Mark R0 as ready only
   65|      1|        m_IntRegisters[0].SetReadOnly(true);
   66|      1|    }
_ZN3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   69|  10.3k|    {
   70|  10.3k|        PHI_ASSERT(id != IntRegisterID::None);
   71|  10.3k|        phi::size_t id_value = phi::to_underlying(id);
   72|       |
   73|  10.3k|        PHI_ASSERT(id_value < m_IntRegisters.size());
   74|       |
   75|  10.3k|        return m_IntRegisters[id_value];
   76|  10.3k|    }
_ZNK3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   80|  20.6k|    {
   81|  20.6k|        PHI_ASSERT(id != IntRegisterID::None);
   82|  20.6k|        phi::size_t id_value = phi::to_underlying(id);
   83|       |
   84|  20.6k|        PHI_ASSERT(id_value < m_IntRegisters.size());
   85|       |
   86|  20.6k|        return m_IntRegisters[id_value];
   87|  20.6k|    }
_ZNK3dlx9Processor25IntRegisterGetSignedValueENS_13IntRegisterIDE:
   90|    227|    {
   91|    227|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   92|    227|                                             RegisterAccessType::Signed),
   93|    227|                   "Mismatch for instruction access type");
   94|       |
   95|    227|        const phi::size_t id_value = phi::to_underlying(id);
   96|       |
   97|    227|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
   98|    227|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
   99|    227|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (99:13): [True: 31, False: 196]
  ------------------
  100|    227|            register_value_type != IntRegisterValueType::Signed)
  ------------------
  |  Branch (100:13): [True: 17, False: 14]
  ------------------
  101|     17|        {
  102|     17|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|     17|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  103|     17|        }
  104|       |
  105|    227|        return GetIntRegister(id).GetSignedValue();
  106|    227|    }
_ZNK3dlx9Processor27IntRegisterGetUnsignedValueENS_13IntRegisterIDE:
  109|  20.4k|    {
  110|  20.4k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  111|  20.4k|                                             RegisterAccessType::Unsigned),
  112|  20.4k|                   "Mismatch for instruction access type");
  113|       |
  114|  20.4k|        const phi::size_t id_value = phi::to_underlying(id);
  115|       |
  116|  20.4k|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  117|  20.4k|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  118|  20.4k|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (118:13): [True: 28, False: 20.4k]
  ------------------
  119|  20.4k|            register_value_type != IntRegisterValueType::Unsigned)
  ------------------
  |  Branch (119:13): [True: 11, False: 17]
  ------------------
  120|     11|        {
  121|     11|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|     11|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  122|     11|        }
  123|       |
  124|  20.4k|        return GetIntRegister(id).GetUnsignedValue();
  125|  20.4k|    }
_ZN3dlx9Processor25IntRegisterSetSignedValueENS_13IntRegisterIDEN3phi7integerIiEE:
  128|    123|    {
  129|    123|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  130|    123|                                             RegisterAccessType::Signed),
  131|    123|                   "Mismatch for instruction access type");
  132|       |
  133|    123|        IntRegister& reg = GetIntRegister(id);
  134|       |
  135|    123|        if (reg.IsReadOnly())
  ------------------
  |  Branch (135:13): [True: 87, False: 36]
  ------------------
  136|     87|        {
  137|     87|            return;
  138|     87|        }
  139|       |
  140|     36|        reg.SetSignedValue(value);
  141|       |
  142|     36|        const phi::size_t id_value = phi::to_underlying(id);
  143|       |
  144|     36|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  145|     36|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Signed;
  146|     36|    }
_ZN3dlx9Processor27IntRegisterSetUnsignedValueENS_13IntRegisterIDEN3phi7integerIjEE:
  149|  10.2k|    {
  150|  10.2k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  151|  10.2k|                                             RegisterAccessType::Unsigned),
  152|  10.2k|                   "Mismatch for instruction access type");
  153|       |
  154|  10.2k|        IntRegister& reg = GetIntRegister(id);
  155|       |
  156|  10.2k|        if (reg.IsReadOnly())
  ------------------
  |  Branch (156:13): [True: 210, False: 10.0k]
  ------------------
  157|    210|        {
  158|    210|            return;
  159|    210|        }
  160|       |
  161|  10.0k|        reg.SetUnsignedValue(value);
  162|       |
  163|  10.0k|        const phi::size_t id_value = phi::to_underlying(id);
  164|       |
  165|  10.0k|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  166|  10.0k|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Unsigned;
  167|  10.0k|    }
_ZN3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  170|     45|    {
  171|     45|        PHI_ASSERT(id != FloatRegisterID::None);
  172|     45|        const phi::size_t id_value = phi::to_underlying(id);
  173|       |
  174|     45|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  175|       |
  176|     45|        return m_FloatRegisters[id_value];
  177|     45|    }
_ZNK3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  181|     26|    {
  182|     26|        PHI_ASSERT(id != FloatRegisterID::None);
  183|     26|        const phi::size_t id_value = phi::to_underlying(id);
  184|       |
  185|     26|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  186|       |
  187|     26|        return m_FloatRegisters[id_value];
  188|     26|    }
_ZNK3dlx9Processor26FloatRegisterGetFloatValueENS_15FloatRegisterIDE:
  191|     26|    {
  192|     26|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  193|     26|                                             RegisterAccessType::Float),
  194|     26|                   "Mismatch for instruction access type");
  195|       |
  196|     26|        const phi::size_t id_value = phi::to_underlying(id);
  197|       |
  198|     26|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  199|     26|        const FloatRegisterValueType register_value_type = m_FloatRegistersValueTypes[id_value];
  200|     26|        if (register_value_type != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (200:13): [True: 3, False: 23]
  ------------------
  201|     26|            register_value_type != FloatRegisterValueType::Float)
  ------------------
  |  Branch (201:13): [True: 1, False: 2]
  ------------------
  202|      1|        {
  203|       |            /*
  204|       |            DLX_WARN("Mismatch for register value type");
  205|       |            */
  206|      1|        }
  207|       |
  208|     26|        const FloatRegister& reg = GetFloatRegister(id);
  209|       |
  210|     26|        return reg.GetValue();
  211|     26|    }
_ZN3dlx9Processor27FloatRegisterGetDoubleValueENS_15FloatRegisterIDE:
  214|     23|    {
  215|     23|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  216|     23|                                             RegisterAccessType::Double),
  217|     23|                   "Mismatch for instruction access type");
  218|       |
  219|     23|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (219:13): [True: 7, False: 16]
  ------------------
  220|      7|        {
  221|      7|            Raise(Exception::MisalignedRegisterAccess);
  222|      7|            return {0.0};
  223|      7|        }
  224|       |
  225|     16|        const phi::size_t id_value = phi::to_underlying(id);
  226|       |
  227|     16|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  228|     16|        const FloatRegisterValueType register_value_type_low = m_FloatRegistersValueTypes[id_value];
  229|     16|        if (register_value_type_low != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (229:13): [True: 2, False: 14]
  ------------------
  230|     16|            register_value_type_low != FloatRegisterValueType::DoubleLow)
  ------------------
  |  Branch (230:13): [True: 2, False: 0]
  ------------------
  231|      2|        {
  232|      2|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|      2|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  233|      2|        }
  234|       |
  235|     16|        const FloatRegisterValueType register_value_type_high =
  236|     16|                m_FloatRegistersValueTypes[id_value + 1u];
  237|     16|        if (register_value_type_high != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (237:13): [True: 7, False: 9]
  ------------------
  238|     16|            register_value_type_high != FloatRegisterValueType::DoubleHigh)
  ------------------
  |  Branch (238:13): [True: 7, False: 0]
  ------------------
  239|      7|        {
  240|      7|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|      7|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  241|      7|        }
  242|       |
  243|     16|        const FloatRegister& first_reg = GetFloatRegister(id);
  244|     16|        const FloatRegister& second_reg =
  245|     16|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  246|       |
  247|     16|        const float first_value  = first_reg.GetValue().unsafe();
  248|     16|        const float second_value = second_reg.GetValue().unsafe();
  249|       |
  250|       |        // TODO: Don't invoke undefined behavior this way. Instead use union type punning
  251|     16|        PHI_CLANG_SUPPRESS_WARNING_WITH_PUSH("-Wundefined-reinterpret-cast")
  252|       |
  253|     16|        const std::uint32_t first_value_bits =
  254|     16|                *reinterpret_cast<const std::uint32_t*>(&first_value);
  255|     16|        const std::uint32_t second_value_bits =
  256|     16|                *reinterpret_cast<const std::uint32_t*>(&second_value);
  257|       |
  258|     16|        std::uint64_t final_value_bits =
  259|     16|                static_cast<std::uint64_t>(second_value_bits) << 32u | first_value_bits;
  260|       |
  261|     16|        return *reinterpret_cast<double*>(&final_value_bits);
  262|       |
  263|     23|        PHI_CLANG_SUPPRESS_WARNING_POP()
  264|     23|    }
_ZN3dlx9Processor26FloatRegisterSetFloatValueENS_15FloatRegisterIDEN3phi14floating_pointIfEE:
  267|      9|    {
  268|      9|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  269|      9|                                             RegisterAccessType::Float),
  270|      9|                   "Mismatch for instruction access type");
  271|       |
  272|      9|        FloatRegister& reg = GetFloatRegister(id);
  273|       |
  274|      9|        reg.SetValue(value);
  275|       |
  276|      9|        const phi::size_t id_value = phi::to_underlying(id);
  277|       |
  278|      9|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  279|      9|        m_FloatRegistersValueTypes[id_value] = FloatRegisterValueType::Float;
  280|      9|    }
_ZN3dlx9Processor27FloatRegisterSetDoubleValueENS_15FloatRegisterIDEN3phi14floating_pointIdEE:
  283|      6|    {
  284|      6|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  285|      6|                                             RegisterAccessType::Double),
  286|      6|                   "Mismatch for instruction access type");
  287|       |
  288|      6|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (288:13): [True: 4, False: 2]
  ------------------
  289|      4|        {
  290|      4|            Raise(Exception::MisalignedRegisterAccess);
  291|      4|            return;
  292|      4|        }
  293|       |
  294|      2|        const constexpr std::uint64_t first_32_bits  = 0b11111111'11111111'11111111'11111111;
  295|      2|        const constexpr std::uint64_t second_32_bits = first_32_bits << 32u;
  296|       |
  297|      2|        double              value_raw  = value.unsafe();
  298|      2|        const std::uint64_t value_bits = *reinterpret_cast<std::uint64_t*>(&value_raw);
  299|       |
  300|      2|        const std::uint32_t first_bits  = value_bits & first_32_bits;
  301|      2|        const std::uint32_t second_bits = (value_bits & second_32_bits) >> 32u;
  302|       |
  303|      2|        const float first_value  = *reinterpret_cast<const float*>(&first_bits);
  304|      2|        const float second_value = *reinterpret_cast<const float*>(&second_bits);
  305|       |
  306|      2|        FloatRegister& first_reg = GetFloatRegister(id);
  307|      2|        FloatRegister& second_reg =
  308|      2|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  309|       |
  310|      2|        first_reg.SetValue(first_value);
  311|      2|        second_reg.SetValue(second_value);
  312|       |
  313|      2|        const phi::size_t id_value = phi::to_underlying(id);
  314|       |
  315|      2|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  316|      2|        m_FloatRegistersValueTypes[id_value]      = FloatRegisterValueType::DoubleLow;
  317|      2|        m_FloatRegistersValueTypes[id_value + 1u] = FloatRegisterValueType::DoubleHigh;
  318|      2|    }
_ZN3dlx9Processor7GetFPSREv:
  321|     12|    {
  322|     12|        return m_FPSR;
  323|     12|    }
_ZNK3dlx9Processor7GetFPSREv:
  326|  1.39k|    {
  327|  1.39k|        return m_FPSR;
  328|  1.39k|    }
_ZNK3dlx9Processor12GetFPSRValueEv:
  331|  1.39k|    {
  332|  1.39k|        const StatusRegister& status_reg = GetFPSR();
  333|       |
  334|  1.39k|        return status_reg.Get();
  335|  1.39k|    }
_ZN3dlx9Processor12SetFPSRValueEN3phi7booleanE:
  338|     12|    {
  339|     12|        StatusRegister& status_reg = GetFPSR();
  340|       |
  341|     12|        status_reg.SetStatus(value);
  342|     12|    }
_ZN3dlx9Processor18ExecuteInstructionERKNS_11InstructionE:
  345|  82.4k|    {
  346|  82.4k|        m_CurrentInstructionAccessType = inst.GetInfo().GetRegisterAccessType();
  347|       |
  348|  82.4k|        inst.Execute(*this);
  349|  82.4k|    }
_ZN3dlx9Processor11LoadProgramERNS_13ParsedProgramE:
  352|  47.8k|    {
  353|  47.8k|        if (!program.m_ParseErrors.empty())
  ------------------
  |  Branch (353:13): [True: 26.2k, False: 21.5k]
  ------------------
  354|  26.2k|        {
  355|  26.2k|            DLX_WARN("Trying to load program with parsing errors");
  ------------------
  |  |    8|  26.2k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  356|  26.2k|            return false;
  357|  26.2k|        }
  358|       |
  359|  21.5k|        m_CurrentProgram = &program;
  360|       |
  361|  21.5k|        m_ProgramCounter               = 0u;
  362|  21.5k|        m_Halted                       = false;
  363|  21.5k|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  364|  21.5k|        m_LastRaisedException          = Exception::None;
  365|  21.5k|        m_CurrentStepCount             = 0u;
  366|       |
  367|  21.5k|        return true;
  368|  47.8k|    }
_ZNK3dlx9Processor18GetCurrentProgrammEv:
  372|  80.0k|    {
  373|  80.0k|        return m_CurrentProgram;
  374|  80.0k|    }
_ZN3dlx9Processor11ExecuteStepEv:
  377|   103k|    {
  378|       |        // No nothing when no program is loaded
  379|   103k|        if (!m_CurrentProgram)
  ------------------
  |  Branch (379:13): [True: 0, False: 103k]
  ------------------
  380|      0|        {
  381|      0|            return;
  382|      0|        }
  383|       |
  384|       |        // Halt if there are no instruction to execute
  385|   103k|        if (m_CurrentProgram->m_Instructions.empty())
  ------------------
  |  Branch (385:13): [True: 21.2k, False: 82.4k]
  ------------------
  386|  21.2k|        {
  387|  21.2k|            m_Halted                       = true;
  388|  21.2k|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  389|  21.2k|        }
  390|       |
  391|       |        // Do nothing when processor is halted
  392|   103k|        if (m_Halted)
  ------------------
  |  Branch (392:13): [True: 21.2k, False: 82.4k]
  ------------------
  393|  21.2k|        {
  394|  21.2k|            return;
  395|  21.2k|        }
  396|       |
  397|       |        // Increase Next program counter (may be later overwritten by branch instructions)
  398|  82.4k|        m_NextProgramCounter = m_ProgramCounter + 1u;
  399|       |
  400|       |        // Get current instruction pointed to by the program counter
  401|  82.4k|        const auto& current_instruction =
  402|  82.4k|                m_CurrentProgram->m_Instructions.at(m_ProgramCounter.unsafe());
  403|       |
  404|       |        // Execute current instruction
  405|  82.4k|        ExecuteInstruction(current_instruction);
  406|       |
  407|       |        // Stop executing if the last instruction halted the processor
  408|  82.4k|        if (m_Halted)
  ------------------
  |  Branch (408:13): [True: 93, False: 82.3k]
  ------------------
  409|     93|        {
  410|     93|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  411|     93|            return;
  412|     93|        }
  413|       |
  414|  82.3k|        m_ProgramCounter = m_NextProgramCounter;
  415|       |
  416|  82.3k|        ++m_CurrentStepCount;
  417|       |
  418|  82.3k|        if ((m_MaxNumberOfSteps != 0u && m_CurrentStepCount >= m_MaxNumberOfSteps) ||
  ------------------
  |  Branch (418:13): [True: 215, False: 82.1k]
  |  Branch (418:14): [True: 82.3k, False: 0]
  |  Branch (418:42): [True: 8, False: 82.3k]
  ------------------
  419|  82.3k|            (m_ProgramCounter >= m_CurrentProgram->m_Instructions.size()))
  ------------------
  |  Branch (419:13): [True: 207, False: 82.1k]
  ------------------
  420|    215|        {
  421|    215|            m_Halted                       = true;
  422|    215|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  423|    215|        }
  424|  82.3k|    }
_ZN3dlx9Processor21ExecuteCurrentProgramEv:
  427|  21.5k|    {
  428|       |        // Do nothing when no program is loaded
  429|  21.5k|        if (!m_CurrentProgram)
  ------------------
  |  Branch (429:13): [True: 0, False: 21.5k]
  ------------------
  430|      0|        {
  431|      0|            return;
  432|      0|        }
  433|       |
  434|  21.5k|        m_ProgramCounter               = 0u;
  435|  21.5k|        m_Halted                       = false;
  436|  21.5k|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  437|  21.5k|        m_LastRaisedException          = Exception::None;
  438|  21.5k|        m_CurrentStepCount             = 0u;
  439|       |
  440|   125k|        while (!m_Halted)
  ------------------
  |  Branch (440:16): [True: 103k, False: 21.5k]
  ------------------
  441|   103k|        {
  442|   103k|            ExecuteStep();
  443|   103k|        }
  444|       |
  445|  21.5k|        PHI_ASSERT(m_CurrentInstructionAccessType == RegisterAccessType::Ignored,
  446|  21.5k|                   "RegisterAccessType was not reset correctly");
  447|  21.5k|    }
_ZN3dlx9Processor14ClearRegistersEv:
  463|  47.8k|    {
  464|  47.8k|        for (auto& reg : m_IntRegisters)
  ------------------
  |  Branch (464:24): [True: 1.52M, False: 47.8k]
  ------------------
  465|  1.52M|        {
  466|  1.52M|            reg.SetSignedValue(0);
  467|  1.52M|        }
  468|       |
  469|  47.8k|        for (auto& reg : m_FloatRegisters)
  ------------------
  |  Branch (469:24): [True: 1.52M, False: 47.8k]
  ------------------
  470|  1.52M|        {
  471|  1.52M|            reg.SetValue(0.0f);
  472|  1.52M|        }
  473|       |
  474|  47.8k|        m_FPSR.SetStatus(false);
  475|  47.8k|    }
_ZN3dlx9Processor11ClearMemoryEv:
  478|  47.8k|    {
  479|  47.8k|        m_MemoryBlock.Clear();
  480|  47.8k|    }
_ZN3dlx9Processor5RaiseENS_9ExceptionE:
  487|     96|    {
  488|     96|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  489|       |
  490|     96|        m_LastRaisedException = exception;
  491|       |
  492|     96|        switch (exception)
  493|     96|        {
  494|      6|            case Exception::DivideByZero:
  ------------------
  |  Branch (494:13): [True: 6, False: 90]
  ------------------
  495|      6|                m_Halted = true;
  496|      6|                DLX_ERROR("Division through zero");
  ------------------
  |  |    9|      6|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  497|      6|                return;
  498|      0|            case Exception::Overflow:
  ------------------
  |  Branch (498:13): [True: 0, False: 96]
  ------------------
  499|      0|                DLX_WARN("Overflow");
  ------------------
  |  |    8|      0|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  500|      0|                return;
  501|      0|            case Exception::Underflow:
  ------------------
  |  Branch (501:13): [True: 0, False: 96]
  ------------------
  502|      0|                DLX_WARN("Underflow");
  ------------------
  |  |    8|      0|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  503|      0|                return;
  504|      1|            case Exception::Trap:
  ------------------
  |  Branch (504:13): [True: 1, False: 95]
  ------------------
  505|      1|                m_Halted = true;
  506|      1|                DLX_ERROR("Trapped");
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  507|      1|                return;
  508|      3|            case Exception::Halt:
  ------------------
  |  Branch (508:13): [True: 3, False: 93]
  ------------------
  509|      3|                m_Halted = true;
  510|      3|                return;
  511|     68|            case Exception::UnknownLabel:
  ------------------
  |  Branch (511:13): [True: 68, False: 28]
  ------------------
  512|     68|                m_Halted = true;
  513|     68|                DLX_ERROR("Unknown label");
  ------------------
  |  |    9|     68|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  514|     68|                return;
  515|      0|            case Exception::BadShift:
  ------------------
  |  Branch (515:13): [True: 0, False: 96]
  ------------------
  516|      0|                DLX_ERROR("Bad shift");
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  517|      0|                return;
  518|      7|            case Exception::AddressOutOfBounds:
  ------------------
  |  Branch (518:13): [True: 7, False: 89]
  ------------------
  519|      7|                DLX_ERROR("Address out of bounds");
  ------------------
  |  |    9|      7|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  520|      7|                m_Halted = true;
  521|      7|                return;
  522|     11|            case Exception::MisalignedRegisterAccess:
  ------------------
  |  Branch (522:13): [True: 11, False: 85]
  ------------------
  523|     11|                DLX_ERROR("Misaligned register access");
  ------------------
  |  |    9|     11|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  524|     11|                m_Halted = true;
  525|     11|                return;
  526|       |
  527|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  528|      0|            default:
  ------------------
  |  Branch (528:13): [True: 0, False: 96]
  ------------------
  529|      0|                PHI_ASSERT_NOT_REACHED();
  530|     96|#endif
  531|     96|        }
  532|       |
  533|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  534|      0|        PHI_ASSERT_NOT_REACHED();
  535|      0|#endif
  536|      0|    }
_ZN3dlx9Processor9GetMemoryEv:
  557|      6|    {
  558|      6|        return m_MemoryBlock;
  559|      6|    }
_ZNK3dlx9Processor21GetNextProgramCounterEv:
  572|  10.0k|    {
  573|  10.0k|        return m_NextProgramCounter;
  574|  10.0k|    }
_ZN3dlx9Processor21SetNextProgramCounterEN3phi7integerIjEE:
  577|  80.0k|    {
  578|  80.0k|        m_NextProgramCounter = new_npc;
  579|  80.0k|    }
Processor.cpp:_ZN3dlxL25RegisterAccessTypeMatchesENS_18RegisterAccessTypeES0_:
   35|  31.1k|    {
   36|  31.1k|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned ||
   37|  31.1k|                   access == RegisterAccessType::Float || access == RegisterAccessType::Double);
   38|       |
   39|  31.1k|        switch (expected_access)
   40|  31.1k|        {
   41|     47|            case RegisterAccessType::Ignored:
  ------------------
  |  Branch (41:13): [True: 47, False: 31.0k]
  ------------------
   42|     47|                return true;
   43|      0|            case RegisterAccessType::None:
  ------------------
  |  Branch (43:13): [True: 0, False: 31.1k]
  ------------------
   44|      0|                return false;
   45|      8|            case RegisterAccessType::MixedFloatDouble:
  ------------------
  |  Branch (45:13): [True: 8, False: 31.0k]
  ------------------
   46|      8|                return access == RegisterAccessType::Float || access == RegisterAccessType::Double;
  ------------------
  |  Branch (46:24): [True: 4, False: 4]
  |  Branch (46:63): [True: 4, False: 0]
  ------------------
   47|      0|            case RegisterAccessType::MixedSignedUnsigned:
  ------------------
  |  Branch (47:13): [True: 0, False: 31.1k]
  ------------------
   48|      0|                return access == RegisterAccessType::Signed ||
  ------------------
  |  Branch (48:24): [True: 0, False: 0]
  ------------------
   49|      0|                       access == RegisterAccessType::Unsigned;
  ------------------
  |  Branch (49:24): [True: 0, False: 0]
  ------------------
   50|      4|            case RegisterAccessType::MixedFloatSigned:
  ------------------
  |  Branch (50:13): [True: 4, False: 31.0k]
  ------------------
   51|      4|                return access == RegisterAccessType::Float || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (51:24): [True: 2, False: 2]
  |  Branch (51:63): [True: 2, False: 0]
  ------------------
   52|      0|            case RegisterAccessType::MixedDoubleSigned:
  ------------------
  |  Branch (52:13): [True: 0, False: 31.1k]
  ------------------
   53|      0|                return access == RegisterAccessType::Double || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (53:24): [True: 0, False: 0]
  |  Branch (53:64): [True: 0, False: 0]
  ------------------
   54|  31.0k|            default:
  ------------------
  |  Branch (54:13): [True: 31.0k, False: 59]
  ------------------
   55|  31.0k|                return expected_access == access;
   56|  31.1k|        }
   57|  31.1k|    }

_ZN3dlx19StringToIntRegisterENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   13|  4.38M|    {
   14|  4.38M|        if (token.length() == 2)
  ------------------
  |  Branch (14:13): [True: 860k, False: 3.52M]
  ------------------
   15|   860k|        {
   16|   860k|            char first_char = token[0];
   17|   860k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (17:17): [True: 72.2k, False: 788k]
  |  Branch (17:38): [True: 10.5k, False: 778k]
  ------------------
   18|  82.7k|            {
   19|  82.7k|                char second_char = token[1];
   20|  82.7k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (20:21): [True: 76.7k, False: 5.99k]
  |  Branch (20:43): [True: 52.6k, False: 24.1k]
  ------------------
   21|  52.6k|                {
   22|  52.6k|                    return static_cast<IntRegisterID>(second_char - '0');
   23|  52.6k|                }
   24|  82.7k|            }
   25|   860k|        }
   26|  3.52M|        else if (token.length() == 3)
  ------------------
  |  Branch (26:18): [True: 961k, False: 2.56M]
  ------------------
   27|   961k|        {
   28|   961k|            char first_char = token[0];
   29|   961k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (29:17): [True: 43.5k, False: 918k]
  |  Branch (29:38): [True: 5.40k, False: 912k]
  ------------------
   30|  48.9k|            {
   31|  48.9k|                char second_char = token[1];
   32|  48.9k|                char third_char  = token[2];
   33|       |
   34|  48.9k|                switch (second_char)
   35|  48.9k|                {
   36|  16.6k|                    case '1': {
  ------------------
  |  Branch (36:21): [True: 16.6k, False: 32.3k]
  ------------------
   37|  16.6k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (37:29): [True: 13.0k, False: 3.58k]
  |  Branch (37:50): [True: 5.50k, False: 7.53k]
  ------------------
   38|  5.50k|                        {
   39|  5.50k|                            return static_cast<IntRegisterID>(third_char - '0' + 10);
   40|  5.50k|                        }
   41|  11.1k|                        break;
   42|  16.6k|                    }
   43|  11.1k|                    case '2': {
  ------------------
  |  Branch (43:21): [True: 11.0k, False: 37.9k]
  ------------------
   44|  11.0k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (44:29): [True: 6.14k, False: 4.86k]
  |  Branch (44:50): [True: 1.17k, False: 4.97k]
  ------------------
   45|  1.17k|                        {
   46|  1.17k|                            return static_cast<IntRegisterID>(third_char - '0' + 20);
   47|  1.17k|                        }
   48|  9.83k|                        break;
   49|  11.0k|                    }
   50|  9.83k|                    case '3': {
  ------------------
  |  Branch (50:21): [True: 7.68k, False: 41.2k]
  ------------------
   51|  7.68k|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (51:29): [True: 2.63k, False: 5.04k]
  |  Branch (51:50): [True: 509, False: 4.53k]
  ------------------
   52|  3.14k|                        {
   53|  3.14k|                            return static_cast<IntRegisterID>(third_char - '0' + 30);
   54|  3.14k|                        }
   55|  4.53k|                        break;
   56|  7.68k|                    }
   57|  13.6k|                    default: {
  ------------------
  |  Branch (57:21): [True: 13.6k, False: 35.3k]
  ------------------
   58|  13.6k|                        break;
   59|  7.68k|                    }
   60|  48.9k|                }
   61|  48.9k|            }
   62|   961k|        }
   63|       |
   64|  4.32M|        return IntRegisterID::None;
   65|  4.38M|    }
_ZN3dlx21StringToFloatRegisterENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   68|  4.32M|    {
   69|  4.32M|        if (token.length() == 2)
  ------------------
  |  Branch (69:13): [True: 808k, False: 3.51M]
  ------------------
   70|   808k|        {
   71|   808k|            char first_char = token[0];
   72|   808k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (72:17): [True: 12.8k, False: 795k]
  |  Branch (72:38): [True: 39.3k, False: 755k]
  ------------------
   73|  52.1k|            {
   74|  52.1k|                char second_char = token[1];
   75|  52.1k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (75:21): [True: 43.1k, False: 9.02k]
  |  Branch (75:43): [True: 20.1k, False: 23.0k]
  ------------------
   76|  20.1k|                {
   77|  20.1k|                    return static_cast<FloatRegisterID>(second_char - '0');
   78|  20.1k|                }
   79|  52.1k|            }
   80|   808k|        }
   81|  3.51M|        else if (token.length() == 3)
  ------------------
  |  Branch (81:18): [True: 951k, False: 2.56M]
  ------------------
   82|   951k|        {
   83|   951k|            char first_char = token[0];
   84|   951k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (84:17): [True: 7.22k, False: 944k]
  |  Branch (84:38): [True: 48.1k, False: 896k]
  ------------------
   85|  55.3k|            {
   86|  55.3k|                char second_char = token[1];
   87|  55.3k|                char third_char  = token[2];
   88|       |
   89|  55.3k|                switch (second_char)
   90|  55.3k|                {
   91|  7.50k|                    case '1': {
  ------------------
  |  Branch (91:21): [True: 7.50k, False: 47.8k]
  ------------------
   92|  7.50k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (92:29): [True: 5.60k, False: 1.89k]
  |  Branch (92:50): [True: 971, False: 4.63k]
  ------------------
   93|    971|                        {
   94|    971|                            return static_cast<FloatRegisterID>(third_char - '0' + 10);
   95|    971|                        }
   96|  6.53k|                        break;
   97|  7.50k|                    }
   98|  11.3k|                    case '2': {
  ------------------
  |  Branch (98:21): [True: 11.3k, False: 43.9k]
  ------------------
   99|  11.3k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (99:29): [True: 6.68k, False: 4.66k]
  |  Branch (99:50): [True: 2.50k, False: 4.18k]
  ------------------
  100|  2.50k|                        {
  101|  2.50k|                            return static_cast<FloatRegisterID>(third_char - '0' + 20);
  102|  2.50k|                        }
  103|  8.85k|                        break;
  104|  11.3k|                    }
  105|  9.73k|                    case '3': {
  ------------------
  |  Branch (105:21): [True: 9.73k, False: 45.6k]
  ------------------
  106|  9.73k|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (106:29): [True: 4.32k, False: 5.40k]
  |  Branch (106:50): [True: 597, False: 4.80k]
  ------------------
  107|  4.92k|                        {
  108|  4.92k|                            return static_cast<FloatRegisterID>(third_char - '0' + 30);
  109|  4.92k|                        }
  110|  4.80k|                        break;
  111|  9.73k|                    }
  112|  26.7k|                    default: {
  ------------------
  |  Branch (112:21): [True: 26.7k, False: 28.5k]
  ------------------
  113|  26.7k|                        break;
  114|  9.73k|                    }
  115|  55.3k|                }
  116|  55.3k|            }
  117|   951k|        }
  118|       |
  119|  4.29M|        return FloatRegisterID::None;
  120|  4.32M|    }
_ZN3dlx6IsFPSRENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  123|  4.14M|    {
  124|  4.14M|        if (token.length() == 4)
  ------------------
  |  Branch (124:13): [True: 700k, False: 3.44M]
  ------------------
  125|   700k|        {
  126|   700k|            char c1 = token[0];
  127|   700k|            char c2 = token[1];
  128|   700k|            char c3 = token[2];
  129|   700k|            char c4 = token[3];
  130|       |
  131|   700k|            return (c1 == 'F' || c1 == 'f') && (c2 == 'P' || c2 == 'p') &&
  ------------------
  |  Branch (131:21): [True: 35.9k, False: 664k]
  |  Branch (131:34): [True: 29.9k, False: 634k]
  |  Branch (131:49): [True: 33.7k, False: 32.1k]
  |  Branch (131:62): [True: 20.8k, False: 11.2k]
  ------------------
  132|   700k|                   (c3 == 'S' || c3 == 's') && (c4 == 'R' || c4 == 'r');
  ------------------
  |  Branch (132:21): [True: 41.3k, False: 13.2k]
  |  Branch (132:34): [True: 4.67k, False: 8.61k]
  |  Branch (132:49): [True: 35.5k, False: 10.4k]
  |  Branch (132:62): [True: 3.62k, False: 6.78k]
  ------------------
  133|   700k|        }
  134|       |
  135|  3.44M|        return false;
  136|  4.14M|    }

_ZN3dlx14StatusRegister9SetStatusEN3phi7booleanE:
   11|  47.8k|    {
   12|  47.8k|        m_Value = value;
   13|  47.8k|    }
_ZNK3dlx14StatusRegister3GetEv:
   16|  1.39k|    {
   17|  1.39k|        return m_Value;
   18|  1.39k|    }

_ZN3dlx5TokenC2ENS0_4TypeENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEEN3phi7integerImEES9_:
   27|  4.95M|    {}
_ZN3dlx5TokenC2ENS0_4TypeENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEEN3phi7integerImEES9_j:
   37|   712k|    {}
_ZNK3dlx5Token7GetTypeEv:
   40|  15.3M|    {
   41|  15.3M|        return m_Type;
   42|  15.3M|    }
_ZNK3dlx5Token13GetLineNumberEv:
   50|  5.00M|    {
   51|  5.00M|        return m_LineNumber;
   52|  5.00M|    }
_ZNK3dlx5Token9GetColumnEv:
   55|  4.81M|    {
   56|  4.81M|        return m_Column;
   57|  4.81M|    }
_ZNK3dlx5Token7GetTextEv:
   65|  9.69M|    {
   66|  9.69M|        return m_Text;
   67|  9.69M|    }
_ZNK3dlx5Token7HasHintEv:
   79|   209k|    {
   80|   209k|        return m_HasHint;
   81|   209k|    }
_ZNK3dlx5Token7GetHintEv:
   84|   217k|    {
   85|   217k|        PHI_ASSERT(m_Type == Type::RegisterInt || m_Type == Type::RegisterFloat ||
   86|   217k|                   m_Type == Type::IntegerLiteral || m_Type == Type::OpCode ||
   87|   217k|                   m_Type == Type::ImmediateInteger);
   88|   217k|        PHI_ASSERT(m_HasHint);
   89|       |
   90|   217k|        return m_Hint;
   91|   217k|    }

_ZN3dlx11TokenStream8finalizeEv:
   29|  47.8k|    {
   30|       |#if defined(PHI_DEBUG)
   31|       |        PHI_ASSERT(!m_Finialized);
   32|       |#endif
   33|       |
   34|  47.8k|        m_Iterator = m_Tokens.begin();
   35|       |#if defined(PHI_DEBUG)
   36|       |        m_Finialized = true;
   37|       |#endif
   38|  47.8k|    }
_ZNK3dlx11TokenStream10has_x_moreEN3phi7integerImEE:
   50|  13.3k|    {
   51|  13.3k|        auto it = m_Iterator;
   52|  53.4k|        for (; x > 0u; ++it, --x)
  ------------------
  |  Branch (52:16): [True: 40.0k, False: 13.3k]
  ------------------
   53|  40.0k|        {
   54|  40.0k|            if (it == m_Tokens.end())
  ------------------
  |  Branch (54:17): [True: 3, False: 40.0k]
  ------------------
   55|      3|            {
   56|      3|                return false;
   57|      3|            }
   58|  40.0k|        }
   59|       |
   60|  13.3k|        return true;
   61|  13.3k|    }
_ZNK3dlx11TokenStream8has_moreEv:
   64|  5.67M|    {
   65|  5.67M|        return m_Iterator != m_Tokens.end();
   66|  5.67M|    }
_ZNK3dlx11TokenStream11reached_endEv:
   69|  5.66M|    {
   70|  5.66M|        return m_Iterator == m_Tokens.end();
   71|  5.66M|    }
_ZN3dlx11TokenStream7consumeEv:
   84|  5.66M|    {
   85|  5.66M|        PHI_ASSERT(!reached_end());
   86|       |#if defined(PHI_DEBUG)
   87|       |        PHI_ASSERT(m_Finialized);
   88|       |#endif
   89|       |
   90|  5.66M|        return *m_Iterator++;
   91|  5.66M|    }
_ZN3dlx11TokenStream16current_positionEv:
  163|  13.3k|    {
  164|  13.3k|        return m_Iterator;
  165|  13.3k|    }
_ZN3dlx11TokenStream12set_positionENSt3__111__wrap_iterIPNS_5TokenEEE:
  173|  1.51k|    {
  174|       |#if defined(PHI_DEBUG)
  175|       |        PHI_ASSERT(m_Finialized);
  176|       |#endif
  177|       |
  178|  1.51k|        m_Iterator = it;
  179|  1.51k|    }
_ZNK3dlx11TokenStream6rbeginEv:
  218|  7.76k|    {
  219|       |#if defined(PHI_DEBUG)
  220|       |        //PHI_ASSERT(m_Finialized);
  221|       |#endif
  222|       |
  223|  7.76k|        return m_Tokens.rbegin();
  224|  7.76k|    }
_ZNK3dlx11TokenStream4rendEv:
  227|   107k|    {
  228|       |#if defined(PHI_DEBUG)
  229|       |        //PHI_ASSERT(m_Finialized);
  230|       |#endif
  231|       |
  232|   107k|        return m_Tokens.rend();
  233|   107k|    }

_ZN3dlx8TokenizeENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   62|  47.8k|    {
   63|  47.8k|        TokenStream tokens;
   64|       |
   65|  47.8k|        std::string_view current_token;
   66|       |
   67|  47.8k|        phi::u64 current_line_number{1u};
   68|  47.8k|        phi::u64 current_column{1u};
   69|  47.8k|        phi::u64 token_begin{0u};
   70|       |
   71|  47.8k|        phi::boolean parsing_comment{false};
   72|       |
   73|  18.2M|        for (phi::usize i{0u}; i < source.length(); ++i)
  ------------------
  |  Branch (73:32): [True: 18.2M, False: 47.8k]
  ------------------
   74|  18.2M|        {
   75|  18.2M|            const char c{source.at(i.unsafe())};
   76|       |
   77|  18.2M|            if (c == '\n')
  ------------------
  |  Branch (77:17): [True: 835k, False: 17.3M]
  ------------------
   78|   835k|            {
   79|   835k|                if (current_token.empty())
  ------------------
  |  Branch (79:21): [True: 266k, False: 569k]
  ------------------
   80|   266k|                {
   81|       |                    // Skip empty lines
   82|   266k|                    tokens.emplace_back(Token::Type::NewLine, source.substr(i.unsafe(), 1u),
   83|   266k|                                        current_line_number, current_column);
   84|       |
   85|   266k|                    parsing_comment = false;
   86|   266k|                    current_line_number += 1u;
   87|   266k|                    current_column = 1u;
   88|   266k|                    continue;
   89|   266k|                }
   90|       |
   91|       |                // Otherwise a new line separates tokens
   92|   569k|                tokens.emplace_back(
   93|   569k|                        ParseToken(source.substr(token_begin.unsafe(), current_token.length()),
   94|   569k|                                   current_line_number, current_column - current_token.length()));
   95|       |
   96|   569k|                tokens.emplace_back(Token::Type::NewLine, source.substr(i.unsafe(), 1),
   97|   569k|                                    current_line_number, current_column);
   98|       |
   99|   569k|                current_token   = std::string_view{};
  100|   569k|                parsing_comment = false;
  101|   569k|                current_line_number += 1u;
  102|   569k|                current_column = 0u;
  103|   569k|            }
  104|       |            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  105|  17.3M|            else if (c == '/' || c == ';')
  ------------------
  |  Branch (105:22): [True: 29.0k, False: 17.3M]
  |  Branch (105:34): [True: 102k, False: 17.2M]
  ------------------
  106|   131k|            {
  107|   131k|                if (current_token.empty())
  ------------------
  |  Branch (107:21): [True: 33.2k, False: 97.9k]
  ------------------
  108|  33.2k|                {
  109|  33.2k|                    token_begin = i;
  110|  33.2k|                }
  111|  97.9k|                else if (!parsing_comment)
  ------------------
  |  Branch (111:26): [True: 39.1k, False: 58.8k]
  ------------------
  112|  39.1k|                {
  113|  39.1k|                    tokens.emplace_back(ParseToken(
  114|  39.1k|                            source.substr(token_begin.unsafe(), current_token.length()),
  115|  39.1k|                            current_line_number, current_column - current_token.length()));
  116|  39.1k|                    token_begin   = i;
  117|  39.1k|                    current_token = std::string_view{};
  118|  39.1k|                }
  119|       |
  120|   131k|                parsing_comment = true;
  121|   131k|                current_token   = source.substr(token_begin.unsafe(), current_token.length() + 1);
  122|   131k|            }
  123|  17.2M|            else if (parsing_comment)
  ------------------
  |  Branch (123:22): [True: 364k, False: 16.8M]
  ------------------
  124|   364k|            {
  125|       |                // simply append the character
  126|   364k|                current_token = source.substr(token_begin.unsafe(), current_token.length() + 1);
  127|   364k|            }
  128|  16.8M|            else
  129|  16.8M|            {
  130|       |                // Not parsing a comment
  131|  16.8M|                switch (c)
  132|  16.8M|                {
  133|   741k|                    case ' ':
  ------------------
  |  Branch (133:21): [True: 741k, False: 16.1M]
  ------------------
  134|  1.06M|                    case '\t':
  ------------------
  |  Branch (134:21): [True: 327k, False: 16.5M]
  ------------------
  135|  1.39M|                    case '\v':
  ------------------
  |  Branch (135:21): [True: 330k, False: 16.5M]
  ------------------
  136|  1.39M|                        if (current_token.empty())
  ------------------
  |  Branch (136:29): [True: 392k, False: 1.00M]
  ------------------
  137|   392k|                        {
  138|   392k|                            current_column += 1u;
  139|       |                            // We haven't found any usable character for the current token so just skip the whitespace.
  140|   392k|                            continue;
  141|   392k|                        }
  142|       |
  143|       |                        // Otherwise a whitespace separates tokens
  144|  1.00M|                        tokens.emplace_back(ParseToken(
  145|  1.00M|                                source.substr(token_begin.unsafe(), current_token.length()),
  146|  1.00M|                                current_line_number, current_column - current_token.length()));
  147|  1.00M|                        current_token = std::string_view{};
  148|  1.00M|                        break;
  149|  1.73M|                    case ':':
  ------------------
  |  Branch (149:21): [True: 1.73M, False: 15.1M]
  ------------------
  150|       |                        // Need to parse label names together with their colon
  151|  1.73M|                        if (!current_token.empty())
  ------------------
  |  Branch (151:29): [True: 1.20M, False: 530k]
  ------------------
  152|  1.20M|                        {
  153|  1.20M|                            current_token =
  154|  1.20M|                                    source.substr(token_begin.unsafe(), current_token.length() + 1);
  155|  1.20M|                            tokens.emplace_back(ParseToken(
  156|  1.20M|                                    source.substr(token_begin.unsafe(), current_token.length()),
  157|  1.20M|                                    current_line_number,
  158|  1.20M|                                    current_column + 1u - current_token.length()));
  159|       |
  160|  1.20M|                            current_token = std::string_view{};
  161|  1.20M|                        }
  162|   530k|                        else
  163|   530k|                        {
  164|       |                            // Orphan colon
  165|   530k|                            token_begin = i;
  166|       |
  167|   530k|                            tokens.emplace_back(Token::Type::Colon,
  168|   530k|                                                source.substr(token_begin.unsafe(), 1),
  169|   530k|                                                current_line_number, current_column);
  170|   530k|                        }
  171|  1.73M|                        break;
  172|   276k|                    case ',':
  ------------------
  |  Branch (172:21): [True: 276k, False: 16.5M]
  ------------------
  173|   705k|                    case '(':
  ------------------
  |  Branch (173:21): [True: 429k, False: 16.4M]
  ------------------
  174|   925k|                    case ')':
  ------------------
  |  Branch (174:21): [True: 220k, False: 16.6M]
  ------------------
  175|   925k|                        if (!current_token.empty())
  ------------------
  |  Branch (175:29): [True: 536k, False: 389k]
  ------------------
  176|   536k|                        {
  177|   536k|                            tokens.emplace_back(ParseToken(
  178|   536k|                                    source.substr(token_begin.unsafe(), current_token.length()),
  179|   536k|                                    current_line_number, current_column - current_token.length()));
  180|       |
  181|   536k|                            current_token = std::string_view{};
  182|   536k|                        }
  183|       |
  184|   925k|                        Token::Type type;
  185|   925k|                        switch (c)
  186|   925k|                        {
  187|   276k|                            case ',':
  ------------------
  |  Branch (187:29): [True: 276k, False: 649k]
  ------------------
  188|   276k|                                type = Token::Type::Comma;
  189|   276k|                                break;
  190|   429k|                            case '(':
  ------------------
  |  Branch (190:29): [True: 429k, False: 496k]
  ------------------
  191|   429k|                                type = Token::Type::OpenBracket;
  192|   429k|                                break;
  193|   220k|                            case ')':
  ------------------
  |  Branch (193:29): [True: 220k, False: 705k]
  ------------------
  194|   220k|                                type = Token::Type::ClosingBracket;
  195|   220k|                                break;
  196|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  197|      0|                            default:
  ------------------
  |  Branch (197:29): [True: 0, False: 925k]
  ------------------
  198|      0|                                PHI_ASSERT_NOT_REACHED();
  199|      0|                                break;
  200|   925k|#endif
  201|   925k|                        }
  202|       |
  203|   925k|                        token_begin = i;
  204|       |
  205|   925k|                        tokens.emplace_back(type, source.substr(token_begin.unsafe(), 1),
  206|   925k|                                            current_line_number, current_column);
  207|   925k|                        break;
  208|       |
  209|  12.8M|                    default:
  ------------------
  |  Branch (209:21): [True: 12.8M, False: 4.06M]
  ------------------
  210|  12.8M|                        if (current_token.empty())
  ------------------
  |  Branch (210:29): [True: 3.30M, False: 9.50M]
  ------------------
  211|  3.30M|                        {
  212|  3.30M|                            token_begin = i;
  213|  3.30M|                        }
  214|       |
  215|       |                        // simply append the character
  216|  12.8M|                        current_token =
  217|  12.8M|                                source.substr(token_begin.unsafe(), current_token.length() + 1);
  218|  16.8M|                }
  219|  16.8M|            }
  220|       |
  221|  17.5M|            current_column += 1u;
  222|  17.5M|        }
  223|       |
  224|       |        // Checked the entire string. Parse whats left if anything
  225|  47.8k|        if (!current_token.empty())
  ------------------
  |  Branch (225:13): [True: 19.0k, False: 28.7k]
  ------------------
  226|  19.0k|        {
  227|  19.0k|            tokens.emplace_back(
  228|  19.0k|                    ParseToken(source.substr(token_begin.unsafe(), current_token.length()),
  229|  19.0k|                               current_line_number, current_column - current_token.length()));
  230|  19.0k|        }
  231|       |
  232|       |        // Finialize token stream
  233|  47.8k|        tokens.finalize();
  234|       |
  235|  47.8k|        return tokens;
  236|  47.8k|    }
Tokenize.cpp:_ZN3dlxL10ParseTokenENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEEN3phi7integerImEES7_:
   10|  3.37M|    {
   11|  3.37M|        if (token.at(0) == '#' && token.size() > 1)
  ------------------
  |  Branch (11:13): [True: 35.2k, False: 3.34M]
  |  Branch (11:35): [True: 18.2k, False: 17.0k]
  ------------------
   12|  18.2k|        {
   13|  18.2k|            auto number = ParseNumber(token.substr(1u));
   14|       |
   15|  18.2k|            if (number)
  ------------------
  |  Branch (15:17): [True: 7.16k, False: 11.0k]
  ------------------
   16|  7.16k|            {
   17|  7.16k|                return {Token::Type::ImmediateInteger, token, line_number, column,
   18|  7.16k|                        static_cast<std::uint32_t>(number.value().unsafe())};
   19|  7.16k|            }
   20|       |
   21|  11.0k|            return {Token::Type::ImmediateInteger, token, line_number, column};
   22|  18.2k|        }
   23|       |
   24|  3.35M|        if (token.at(0) == '/' || token.at(0) == ';')
  ------------------
  |  Branch (24:13): [True: 27.7k, False: 3.33M]
  |  Branch (24:35): [True: 44.6k, False: 3.28M]
  ------------------
   25|  72.4k|        {
   26|  72.4k|            return {Token::Type::Comment, token, line_number, column};
   27|  72.4k|        }
   28|       |
   29|  3.28M|        if (phi::optional<phi::i16> number = ParseNumber(token); number.has_value())
  ------------------
  |  Branch (29:66): [True: 48.3k, False: 3.23M]
  ------------------
   30|  48.3k|        {
   31|  48.3k|            return {Token::Type::IntegerLiteral, token, line_number, column,
   32|  48.3k|                    static_cast<std::uint32_t>(number->unsafe())};
   33|  48.3k|        }
   34|       |
   35|  3.23M|        if (IsFPSR(token))
  ------------------
  |  Branch (35:13): [True: 33.7k, False: 3.20M]
  ------------------
   36|  33.7k|        {
   37|  33.7k|            return {Token::Type::RegisterStatus, token, line_number, column};
   38|  33.7k|        }
   39|       |
   40|  3.20M|        if (IntRegisterID id = StringToIntRegister(token); id != IntRegisterID::None)
  ------------------
  |  Branch (40:60): [True: 49.1k, False: 3.15M]
  ------------------
   41|  49.1k|        {
   42|  49.1k|            return {Token::Type::RegisterInt, token, line_number, column,
   43|  49.1k|                    static_cast<std::uint32_t>(id)};
   44|  49.1k|        }
   45|       |
   46|  3.15M|        if (FloatRegisterID id = StringToFloatRegister(token); id != FloatRegisterID::None)
  ------------------
  |  Branch (46:64): [True: 10.6k, False: 3.14M]
  ------------------
   47|  10.6k|        {
   48|  10.6k|            return {Token::Type::RegisterFloat, token, line_number, column,
   49|  10.6k|                    static_cast<std::uint32_t>(id)};
   50|  10.6k|        }
   51|       |
   52|  3.14M|        if (OpCode opcode = StringToOpCode(token); opcode != OpCode::NONE)
  ------------------
  |  Branch (52:52): [True: 596k, False: 2.54M]
  ------------------
   53|   596k|        {
   54|   596k|            return {Token::Type::OpCode, token, line_number, column,
   55|   596k|                    static_cast<std::uint32_t>(opcode)};
   56|   596k|        }
   57|       |
   58|  2.54M|        return {Token::Type::LabelIdentifier, token, line_number, column};
   59|  3.14M|    }

_ZN4fuzz23ParseAsStrucutedDLXCodeEPKhm:
   52|  23.9k|    {
   53|       |        // Constants
   54|  23.9k|        constexpr std::uint8_t number_of_opcodes =
   55|  23.9k|                static_cast<std::uint8_t>(dlx::OpCode::NUMBER_OF_ELEMENTS);
   56|  23.9k|        constexpr std::uint8_t number_of_int_registers   = 32;
   57|  23.9k|        constexpr std::uint8_t number_of_float_registers = 32;
   58|       |
   59|  23.9k|        std::string ret;
   60|       |
   61|   345k|        for (std::size_t index{0}; index < size;)
  ------------------
  |  Branch (61:36): [True: 342k, False: 2.70k]
  ------------------
   62|   342k|        {
   63|   342k|            std::uint8_t current_value = data[index++];
   64|       |
   65|   342k|            switch (current_value)
   66|   342k|            {
   67|       |                // OpCode
   68|   214k|                case 0: {
  ------------------
  |  Branch (68:17): [True: 214k, False: 127k]
  ------------------
   69|       |                    // Has one more value
   70|   214k|                    if (index < size)
  ------------------
  |  Branch (70:25): [True: 214k, False: 341]
  ------------------
   71|   214k|                    {
   72|   214k|                        std::uint8_t opcode_value = data[index++] % number_of_opcodes;
   73|       |
   74|   214k|                        ret += dlx::enum_name(static_cast<dlx::OpCode>(opcode_value));
   75|       |
   76|   214k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (76:29): [True: 2.77k, False: 211k]
  ------------------
   77|  2.77k|                        {
   78|  2.77k|                            return detail::ErrorString;
   79|  2.77k|                        }
   80|   214k|                    }
   81|   212k|                    break;
   82|   214k|                }
   83|       |
   84|       |                // Int Register
   85|   212k|                case 1: {
  ------------------
  |  Branch (85:17): [True: 38.2k, False: 304k]
  ------------------
   86|       |                    // Has one more value
   87|  38.2k|                    if (index < size)
  ------------------
  |  Branch (87:25): [True: 38.1k, False: 67]
  ------------------
   88|  38.1k|                    {
   89|  38.1k|                        std::uint8_t opcode_value = data[index++] % number_of_int_registers;
   90|       |
   91|  38.1k|                        ret += dlx::enum_name(static_cast<dlx::IntRegisterID>(opcode_value));
   92|  38.1k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (92:29): [True: 707, False: 37.4k]
  ------------------
   93|    707|                        {
   94|    707|                            return detail::ErrorString;
   95|    707|                        }
   96|  38.1k|                    }
   97|  37.5k|                    break;
   98|  38.2k|                }
   99|       |
  100|       |                // Float register
  101|  37.5k|                case 2: {
  ------------------
  |  Branch (101:17): [True: 8.34k, False: 334k]
  ------------------
  102|       |                    // Has one more value
  103|  8.34k|                    if (index < size)
  ------------------
  |  Branch (103:25): [True: 8.34k, False: 1]
  ------------------
  104|  8.34k|                    {
  105|  8.34k|                        std::uint8_t opcode_value = data[index++] % number_of_float_registers;
  106|       |
  107|  8.34k|                        ret += dlx::enum_name(static_cast<dlx::FloatRegisterID>(opcode_value));
  108|  8.34k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (108:29): [True: 113, False: 8.23k]
  ------------------
  109|    113|                        {
  110|    113|                            return detail::ErrorString;
  111|    113|                        }
  112|  8.34k|                    }
  113|  8.23k|                    break;
  114|  8.34k|                }
  115|       |
  116|       |                // Floating point status register
  117|  36.3k|                case 3: {
  ------------------
  |  Branch (117:17): [True: 36.3k, False: 306k]
  ------------------
  118|  36.3k|                    ret += "FPSR";
  119|  36.3k|                    if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (119:25): [True: 68, False: 36.3k]
  ------------------
  120|     68|                    {
  121|     68|                        return detail::ErrorString;
  122|     68|                    }
  123|       |
  124|  36.3k|                    break;
  125|  36.3k|                }
  126|       |
  127|       |                // Immediate integer
  128|  36.3k|                case 4: {
  ------------------
  |  Branch (128:17): [True: 706, False: 341k]
  ------------------
  129|    706|                    ret += "#";
  130|    706|                    [[fallthrough]];
  131|    706|                }
  132|       |
  133|       |                // Integer literal
  134|  1.06k|                case 5: {
  ------------------
  |  Branch (134:17): [True: 363, False: 342k]
  ------------------
  135|  1.06k|                    std::size_t size_of_int = std::min(2ul, size - index);
  136|       |
  137|  1.06k|                    if (size_of_int > 0)
  ------------------
  |  Branch (137:25): [True: 1.05k, False: 14]
  ------------------
  138|  1.05k|                    {
  139|  1.05k|                        std::int16_t value = 0;
  140|       |
  141|  3.11k|                        for (; size_of_int > 0; --size_of_int)
  ------------------
  |  Branch (141:32): [True: 2.06k, False: 1.05k]
  ------------------
  142|  2.06k|                        {
  143|  2.06k|                            value <<= 8;
  144|  2.06k|                            value &= data[index++];
  145|  2.06k|                        }
  146|       |
  147|  1.05k|                        ret += std::to_string(value);
  148|  1.05k|                    }
  149|  1.06k|                    break;
  150|    706|                }
  151|       |
  152|       |                // Label
  153|  6.33k|                case 6: {
  ------------------
  |  Branch (153:17): [True: 6.33k, False: 336k]
  ------------------
  154|  6.33k|                    std::size_t label_length = std::min(5ul, size - index);
  155|       |
  156|  6.33k|                    if (label_length > 0)
  ------------------
  |  Branch (156:25): [True: 6.33k, False: 1]
  ------------------
  157|  6.33k|                    {
  158|  6.33k|                        std::string label_name = "lbl_";
  159|       |
  160|  37.7k|                        for (; label_length > 0; --label_length)
  ------------------
  |  Branch (160:32): [True: 31.4k, False: 6.33k]
  ------------------
  161|  31.4k|                        {
  162|  31.4k|                            char c = detail::SanitizeForIdentifier(data[index++]);
  163|       |
  164|  31.4k|                            label_name += c;
  165|  31.4k|                        }
  166|       |
  167|       |                        // Add 1 in 10 chance to add a colon
  168|  6.33k|                        if (index < size && data[index++] % 10 == 0)
  ------------------
  |  Branch (168:29): [True: 6.22k, False: 102]
  |  Branch (168:45): [True: 3.21k, False: 3.01k]
  ------------------
  169|  3.21k|                        {
  170|  3.21k|                            label_name += ':';
  171|  3.21k|                            ret += label_name;
  172|  3.21k|                        }
  173|  3.11k|                        else
  174|  3.11k|                        {
  175|  3.11k|                            ret += label_name;
  176|  3.11k|                            if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (176:33): [True: 280, False: 2.83k]
  ------------------
  177|    280|                            {
  178|    280|                                return detail::ErrorString;
  179|    280|                            }
  180|  3.11k|                        }
  181|  6.33k|                    }
  182|  6.05k|                    break;
  183|  6.33k|                }
  184|       |
  185|       |                // Newline
  186|  6.05k|                case 7: {
  ------------------
  |  Branch (186:17): [True: 3.18k, False: 339k]
  ------------------
  187|  3.18k|                    ret += '\n';
  188|  3.18k|                    break;
  189|  6.33k|                }
  190|       |
  191|       |                // Comment
  192|  16.7k|                case 8: {
  ------------------
  |  Branch (192:17): [True: 16.7k, False: 325k]
  ------------------
  193|  16.7k|                    std::size_t comment_length = std::min(5ul, size - index);
  194|       |
  195|  16.7k|                    if (comment_length > 0)
  ------------------
  |  Branch (195:25): [True: 16.7k, False: 3]
  ------------------
  196|  16.7k|                    {
  197|  16.7k|                        std::string comment = "; ";
  198|       |
  199|   100k|                        for (; comment_length > 0; --comment_length)
  ------------------
  |  Branch (199:32): [True: 83.4k, False: 16.7k]
  ------------------
  200|  83.4k|                        {
  201|  83.4k|                            comment += static_cast<char>(data[index++]);
  202|  83.4k|                        }
  203|       |
  204|  16.7k|                        ret += comment + '\n';
  205|  16.7k|                    }
  206|  16.7k|                    break;
  207|  6.33k|                }
  208|       |
  209|       |                // Ignore
  210|  17.2k|                default:
  ------------------
  |  Branch (210:17): [True: 17.2k, False: 325k]
  ------------------
  211|  17.2k|                    return detail::ErrorString;
  212|   342k|            }
  213|   342k|        }
  214|       |
  215|  2.70k|        return ret;
  216|  23.9k|    }
_ZN4fuzz6detail17AddSeperatorTokenERNSt3__112basic_stringIcNS1_11char_traitsIcEENS1_9allocatorIcEEEEPKhmRm:
   19|   300k|        {
   20|   300k|            if (index < size)
  ------------------
  |  Branch (20:17): [True: 299k, False: 1.36k]
  ------------------
   21|   299k|            {
   22|   299k|                std::uint8_t val = data[index++];
   23|   299k|                if (val == 0)
  ------------------
  |  Branch (23:21): [True: 250k, False: 48.6k]
  ------------------
   24|   250k|                {
   25|   250k|                    text += ' ';
   26|   250k|                }
   27|  48.6k|                else if (val == 1)
  ------------------
  |  Branch (27:26): [True: 44.6k, False: 3.94k]
  ------------------
   28|  44.6k|                {
   29|  44.6k|                    text += ',';
   30|  44.6k|                }
   31|  3.94k|                else
   32|  3.94k|                {
   33|  3.94k|                    return false;
   34|  3.94k|                }
   35|   299k|            }
   36|       |
   37|   296k|            return true;
   38|   300k|        }
_ZN4fuzz6detail21SanitizeForIdentifierEh:
   41|  31.4k|        {
   42|  31.4k|            if (!phi::is_alpha_numeric(static_cast<char>(c)))
  ------------------
  |  Branch (42:17): [True: 27.8k, False: 3.53k]
  ------------------
   43|  27.8k|            {
   44|  27.8k|                return '_';
   45|  27.8k|            }
   46|       |
   47|  3.53k|            return c;
   48|  31.4k|        }

LLVMFuzzerTestOneInput:
   13|  23.9k|{
   14|  23.9k|    static dlx::Processor processor;
   15|       |
   16|  23.9k|    std::string_view source = std::string_view(reinterpret_cast<const char*>(data), size);
   17|       |
   18|       |    // Parse it
   19|  23.9k|    dlx::ParsedProgram program = dlx::Parser::Parse(source);
   20|       |
   21|       |    // Clear registers and memory
   22|  23.9k|    processor.ClearRegisters();
   23|  23.9k|    processor.ClearMemory();
   24|       |
   25|       |    // Run it
   26|  23.9k|    if (processor.LoadProgram(program))
  ------------------
  |  Branch (26:9): [True: 217, False: 23.6k]
  ------------------
   27|    217|    {
   28|    217|        processor.ExecuteCurrentProgram();
   29|    217|    }
   30|       |
   31|  23.9k|    std::string source_structured = fuzz::ParseAsStrucutedDLXCode(data, size);
   32|       |
   33|  23.9k|    program = dlx::Parser::Parse(source_structured);
   34|       |
   35|  23.9k|    processor.ClearRegisters();
   36|  23.9k|    processor.ClearMemory();
   37|       |
   38|  23.9k|    if (processor.LoadProgram(program))
  ------------------
  |  Branch (38:9): [True: 21.3k, False: 2.52k]
  ------------------
   39|  21.3k|    {
   40|  21.3k|        processor.ExecuteCurrentProgram();
   41|  21.3k|    }
   42|       |
   43|  23.9k|    return 0;
   44|  23.9k|}

