$date
	Thu Jul 28 22:19:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_tb $end
$var wire 1 ! d3 $end
$var wire 1 " d2 $end
$var wire 1 # d1 $end
$var wire 1 $ d0 $end
$var reg 1 % e $end
$var reg 1 & i $end
$var reg 1 ' s0 $end
$var reg 1 ( s1 $end
$scope module func $end
$var wire 1 $ d0 $end
$var wire 1 # d1 $end
$var wire 1 " d2 $end
$var wire 1 ! d3 $end
$var wire 1 % e $end
$var wire 1 & i $end
$var wire 1 ' s0 $end
$var wire 1 ( s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
1%
1$
0#
0"
0!
$end
#5
0$
1#
1(
#10
1"
0#
0(
1'
#15
0"
1!
1(
#20
