###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Apr  7 22:24:36 2022
#  Design:            NextZ80
#  Command:           eval_legacy {timeDesign -postRoute}
###############################################################
Path 1: MET (9.074 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.119 (P)          0.000 (I)
          Arrival:=         10.119              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.119
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.846
            Slack:=          9.074
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.218   0.420    0.789  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3432/Q                              -      B->Q  F     NO2I1X1         1  0.616   0.087    0.876  
  CPU_REGS_regs_hi_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q  F     OR2X1           1  0.145   0.170    1.046  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D     F     DLLQX1          1  0.064   0.000    1.046  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.119   10.119  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.019   10.119  
#------------------------------------------------------------------------------------------------------------
Path 2: MET (9.083 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.119 (P)          0.000 (I)
          Arrival:=         10.119              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.119
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.837
            Slack:=          9.083
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.218   0.420    0.789  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3424/Q                              -      B->Q  F     NO2X1           1  0.616   0.081    0.870  
  CPU_REGS_regs_hi_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q  F     OR2X1           1  0.138   0.167    1.037  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D     F     DLLQX1          1  0.063   0.000    1.037  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.119   10.119  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.019   10.119  
#------------------------------------------------------------------------------------------------------------
Path 3: MET (9.084 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.117 (P)          0.000 (I)
          Arrival:=         10.117              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.117
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.833
            Slack:=          9.084
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.218   0.420    0.789  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3445/Q                              -      B->Q  F     NO2I1X1         1  0.616   0.082    0.871  
  CPU_REGS_regs_hi_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q  F     OR2X1           1  0.141   0.162    1.033  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.033  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.117   10.117  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.016   10.117  
#------------------------------------------------------------------------------------------------------------
Path 4: MET (9.087 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.118 (P)          0.000 (I)
          Arrival:=         10.118              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.118
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.831
            Slack:=          9.087
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.218   0.418    0.787  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3426/Q                              -      B->Q  F     NO2X1           1  0.616   0.082    0.869  
  CPU_REGS_regs_hi_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q  F     OR2X1           1  0.139   0.162    1.031  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.031  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.118   10.118  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.018   10.118  
#------------------------------------------------------------------------------------------------------------
Path 5: MET (9.100 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.824
            Slack:=          9.100
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.218   0.420    0.789  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3434/Q                              -      B->Q  F     NO2X1           1  0.616   0.071    0.860  
  CPU_REGS_regs_hi_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q  F     OR2X1           1  0.129   0.164    1.024  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.024  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.024   10.124  
#------------------------------------------------------------------------------------------------------------
Path 6: MET (9.103 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          9.103
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.218   0.420    0.789  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  F     NO2I1X1         1  0.616   0.070    0.860  
  CPU_REGS_regs_hi_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q  F     OR2X1           1  0.129   0.161    1.021  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.021  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.024   10.124  
#------------------------------------------------------------------------------------------------------------
Path 7: MET (9.105 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.819
            Slack:=          9.105
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.218   0.417    0.786  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3441/Q                              -      B->Q  F     NO2X1           1  0.616   0.072    0.858  
  CPU_REGS_regs_hi_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q  F     OR2X1           1  0.130   0.161    1.019  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.019  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.024   10.124  
#------------------------------------------------------------------------------------------------------------
Path 8: MET (9.160 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.118 (P)          0.000 (I)
          Arrival:=         10.118              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.118
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.759
            Slack:=          9.160
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.502    0.707  
  CPU_REGS_n_8724                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3430/Q                              -      AN->Q  R     NO2I1X1         1  0.740   0.142    0.849  
  CPU_REGS_regs_hi_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q   R     OR2X1           1  0.103   0.110    0.959  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D      R     DLLQX1          1  0.066   0.000    0.959  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.118   10.118  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.018   10.118  
#------------------------------------------------------------------------------------------------------------
Path 9: MET (9.161 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.763
            Slack:=          9.161
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.502    0.707  
  CPU_REGS_n_8724                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3435/Q                              -      AN->Q  R     NO2I1X1         1  0.740   0.146    0.853  
  CPU_REGS_regs_hi_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q   R     OR2X1           1  0.107   0.110    0.963  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D      R     DLLQX1          1  0.065   0.000    0.963  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.024   10.124  
#------------------------------------------------------------------------------------------------------------
Path 10: MET (9.189 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.120 (P)          0.000 (I)
          Arrival:=         10.120              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.120
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.731
            Slack:=          9.189
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.218   0.328    0.697  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3425/Q                              -      B->Q  F     NO2X1           1  0.471   0.078    0.775  
  CPU_REGS_regs_lo_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q  F     OR2X1           1  0.118   0.156    0.931  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.931  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.120   10.120  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.019   10.120  
#------------------------------------------------------------------------------------------------------------
Path 11: MET (9.193 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.117 (P)          0.000 (I)
          Arrival:=         10.117              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.117
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.725
            Slack:=          9.193
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.502    0.707  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3448/Q                              -      B->Q  R     AND2X1          1  0.740   0.113    0.820  
  CPU_REGS_regs_hi_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q  R     OR2X1           1  0.080   0.105    0.925  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D     R     DLLQX1          1  0.063   0.000    0.925  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.117   10.117  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.016   10.117  
#------------------------------------------------------------------------------------------------------------
Path 12: MET (9.196 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.120 (P)          0.000 (I)
          Arrival:=         10.120              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.120
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.724
            Slack:=          9.196
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.218   0.328    0.697  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3447/Q                              -      B->Q  F     NO2I1X1         1  0.471   0.072    0.769  
  CPU_REGS_regs_lo_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q  F     OR2X1           1  0.113   0.155    0.924  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.924  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.120   10.120  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.019   10.120  
#------------------------------------------------------------------------------------------------------------
Path 13: MET (9.197 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.727
            Slack:=          9.197
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.218   0.327    0.696  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3442/Q                              -      B->Q  F     NO2X1           1  0.471   0.076    0.772  
  CPU_REGS_regs_lo_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q  F     OR2X1           1  0.116   0.156    0.927  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    0.927  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.024   10.124  
#------------------------------------------------------------------------------------------------------------
Path 14: MET (9.197 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.120 (P)          0.000 (I)
          Arrival:=         10.120              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.120
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.723
            Slack:=          9.197
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.218   0.328    0.697  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3428/Q                              -      B->Q  F     NO2X1           1  0.471   0.072    0.769  
  CPU_REGS_regs_lo_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q  F     OR2X1           1  0.112   0.154    0.923  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.923  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.120   10.120  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.019   10.120  
#------------------------------------------------------------------------------------------------------------
Path 15: MET (9.198 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.123 (P)          0.000 (I)
          Arrival:=         10.123              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.123
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.725
            Slack:=          9.198
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.218   0.327    0.696  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3436/Q                              -      B->Q  F     NO2X1           1  0.471   0.073    0.769  
  CPU_REGS_regs_lo_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q  F     OR2X1           1  0.112   0.156    0.925  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.925  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.123   10.123  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.022   10.123  
#------------------------------------------------------------------------------------------------------------
Path 16: MET (9.200 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.122 (P)          0.000 (I)
          Arrival:=         10.122              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.122
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.723
            Slack:=          9.200
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.218   0.328    0.697  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3444/Q                              -      B->Q  F     NO2I1X1         1  0.471   0.072    0.768  
  CPU_REGS_regs_lo_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q  F     OR2X1           1  0.113   0.154    0.923  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.923  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.122   10.122  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.022   10.122  
#------------------------------------------------------------------------------------------------------------
Path 17: MET (9.204 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.122 (P)          0.000 (I)
          Arrival:=         10.122              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.122
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.719
            Slack:=          9.204
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.164    0.369  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.218   0.327    0.696  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3433/Q                              -      B->Q  F     NO2I1X1         1  0.471   0.069    0.765  
  CPU_REGS_regs_lo_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q  F     OR2X1           1  0.110   0.154    0.919  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.919  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.122   10.122  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.022   10.122  
#------------------------------------------------------------------------------------------------------------
Path 18: MET (9.205 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.720
            Slack:=          9.205
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.502    0.707  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3439/Q                              -      B->Q  R     AND2X1          1  0.740   0.107    0.814  
  CPU_REGS_regs_hi_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q  R     OR2X1           1  0.071   0.106    0.920  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D     R     DLLQX1          1  0.068   0.000    0.920  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.024   10.124  
#------------------------------------------------------------------------------------------------------------
Path 19: MET (9.209 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.120 (P)          0.000 (I)
          Arrival:=         10.120              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.120
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.711
            Slack:=          9.209
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.500    0.705  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3427/Q                              -      B->Q  R     AND2X1          1  0.740   0.105    0.810  
  CPU_REGS_regs_hi_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q  R     OR2X1           1  0.069   0.100    0.911  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D     R     DLLQX1          1  0.060   0.000    0.911  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.120   10.120  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.019   10.120  
#------------------------------------------------------------------------------------------------------------
Path 20: MET (9.214 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.710
            Slack:=          9.214
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.499    0.704  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3440/Q                              -      B->Q  R     AND2X1          1  0.740   0.104    0.808  
  CPU_REGS_regs_hi_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q  R     OR2X1           1  0.068   0.102    0.910  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D     R     DLLQX1          1  0.063   0.000    0.910  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.024   10.124  
#------------------------------------------------------------------------------------------------------------
Path 21: MET (9.231 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.116 (P)          0.000 (I)
          Arrival:=         10.116              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.116
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.685
            Slack:=          9.231
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  WAIT                                  -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                  -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                      -      A->Q  F     INX1            7  0.160   0.166    0.370  
  CPU_REGS_n_8835                       -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3396/Q                      -      B->Q  F     AND2X1          2  0.218   0.203    0.574  
  CPU_REGS_n_138                        -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3387/Q                      -      C->Q  F     AO21X1          1  0.093   0.167    0.740  
  CPU_REGS_n_131                        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q  F     OR2X1           1  0.065   0.145    0.885  
  CPU_REGS_RC_CG_HIER_INST10/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    0.885  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                    -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                    -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                           -      A->Q  F     BUX20          75  0.004   0.117   10.116  
  CLK__L1_N0                             -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN    F     DLLQX1         75  0.118   0.016   10.116  
#----------------------------------------------------------------------------------------------------
Path 22: MET (9.309 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.615
            Slack:=          9.309
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.004    0.204  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.065    0.268  
  n_1003                      -      -     -     (net)           3      -       -        -  
  g43212/Q                    -      B->Q  F     AND2X1          2  0.072   0.154    0.422  
  n_941                       -      -     -     (net)           2      -       -        -  
  g13066/Q                    -      A->Q  R     INX1            1  0.079   0.043    0.465  
  n_74                        -      -     -     (net)           1      -       -        -  
  g13052/Q                    -      C->Q  F     ON21X1          2  0.048   0.062    0.527  
  n_964                       -      -     -     (net)           2      -       -        -  
  g13051/Q                    -      A->Q  F     OR2X1           1  0.087   0.148    0.674  
  n_962                       -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/g7/Q       -      A->Q  F     OR2X1           1  0.055   0.141    0.815  
  RC_CG_HIER_INST4/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.815  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                   -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST4/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.023   10.124  
#------------------------------------------------------------------------------------------
Path 23: MET (9.350 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.122 (P)          0.000 (I)
          Arrival:=         10.122              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.122
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.572
            Slack:=          9.350
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.318    0.523  
  CPU_REGS_n_8727                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3431/Q                              -      AN->Q  R     NO2I1X1         1  0.496   0.140    0.663  
  CPU_REGS_regs_lo_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q   R     OR2X1           1  0.103   0.110    0.772  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D      R     DLLQX1          1  0.064   0.000    0.772  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.122   10.122  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.021   10.122  
#------------------------------------------------------------------------------------------------------------
Path 24: MET (9.355 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.569
            Slack:=          9.355
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.318    0.523  
  CPU_REGS_n_8727                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3437/Q                              -      AN->Q  R     NO2I1X1         1  0.496   0.139    0.662  
  CPU_REGS_regs_lo_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q   R     OR2X1           1  0.100   0.107    0.769  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D      R     DLLQX1          1  0.061   0.000    0.769  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.023   10.124  
#------------------------------------------------------------------------------------------------------------
Path 25: MET (9.377 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.120 (P)          0.000 (I)
          Arrival:=         10.120              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.120
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.543
            Slack:=          9.377
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.318    0.523  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3443/Q                              -      B->Q  R     AND2X1          1  0.496   0.113    0.635  
  CPU_REGS_regs_lo_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q  R     OR2X1           1  0.069   0.108    0.743  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D     R     DLLQX1          1  0.072   0.000    0.743  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.120   10.120  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.019   10.120  
#------------------------------------------------------------------------------------------------------------
Path 26: MET (9.382 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.121 (P)          0.000 (I)
          Arrival:=         10.121              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.121
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.539
            Slack:=          9.382
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.318    0.523  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3429/Q                              -      B->Q  R     AND2X1          1  0.496   0.110    0.633  
  CPU_REGS_regs_lo_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q  R     OR2X1           1  0.065   0.106    0.739  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D     R     DLLQX1          1  0.070   0.000    0.739  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.121   10.121  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.020   10.121  
#------------------------------------------------------------------------------------------------------------
Path 27: MET (9.384 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.120 (P)          0.000 (I)
          Arrival:=         10.120              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.120
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.536
            Slack:=          9.384
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.318    0.523  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3449/Q                              -      B->Q  R     AND2X1          1  0.496   0.110    0.634  
  CPU_REGS_regs_lo_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q  R     OR2X1           1  0.067   0.102    0.736  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D     R     DLLQX1          1  0.063   0.000    0.736  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.120   10.120  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.019   10.120  
#------------------------------------------------------------------------------------------------------------
Path 28: MET (9.391 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.533
            Slack:=          9.391
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.318    0.523  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3438/Q                              -      B->Q  R     AND2X1          1  0.496   0.109    0.631  
  CPU_REGS_regs_lo_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q  R     OR2X1           1  0.064   0.102    0.733  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D     R     DLLQX1          1  0.064   0.000    0.733  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.023   10.124  
#------------------------------------------------------------------------------------------------------------
Path 29: MET (9.407 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.118 (P)          0.000 (I)
          Arrival:=         10.118              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.118
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.511
            Slack:=          9.407
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                     -      A->Q  F     INX1            7  0.160   0.166    0.371  
  CPU_REGS_n_8835                      -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3471/Q                     -      C->Q  F     AND3X1          1  0.218   0.194    0.565  
  CPU_REGS_n_151                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q  F     OR2X1           1  0.058   0.145    0.711  
  CPU_REGS_RC_CG_HIER_INST9/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    0.711  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.004   0.118   10.118  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN    F     DLLQX1         75  0.118   0.017   10.118  
#---------------------------------------------------------------------------------------------------
Path 30: MET (9.438 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.117 (P)          0.000 (I)
          Arrival:=         10.117              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.117
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.479
            Slack:=          9.438
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                     -      A->Q  F     INX1            7  0.160   0.166    0.371  
  CPU_REGS_n_8835                      -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3491/Q                     -      B->Q  F     AND2X1          1  0.218   0.167    0.538  
  CPU_REGS_n_126                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q  F     OR2X1           1  0.049   0.141    0.679  
  CPU_REGS_RC_CG_HIER_INST6/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    0.679  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.004   0.117   10.117  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN    F     DLLQX1         75  0.118   0.016   10.117  
#---------------------------------------------------------------------------------------------------
Path 31: MET (9.442 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.117 (P)          0.000 (I)
          Arrival:=         10.117              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.117
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.476
            Slack:=          9.442
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                     -      A->Q  F     INX1            7  0.160   0.166    0.371  
  CPU_REGS_n_8835                      -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3492/Q                     -      B->Q  F     AND2X1          1  0.218   0.165    0.536  
  CPU_REGS_n_125                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q  F     OR2X1           1  0.047   0.140    0.676  
  CPU_REGS_RC_CG_HIER_INST5/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.676  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.004   0.117   10.117  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN    F     DLLQX1         75  0.118   0.017   10.117  
#---------------------------------------------------------------------------------------------------
Path 32: MET (9.448 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.475
            Slack:=          9.448
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.004    0.204  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.065    0.268  
  n_1003                      -      -     -     (net)           3      -       -        -  
  g43212/Q                    -      B->Q  F     AND2X1          2  0.072   0.154    0.422  
  n_941                       -      -     -     (net)           2      -       -        -  
  g13066/Q                    -      A->Q  R     INX1            1  0.079   0.043    0.465  
  n_74                        -      -     -     (net)           1      -       -        -  
  g13052/Q                    -      C->Q  F     ON21X1          2  0.048   0.062    0.527  
  n_964                       -      -     -     (net)           2      -       -        -  
  RC_CG_HIER_INST3/g7/Q       -      A->Q  F     OR2X1           1  0.087   0.149    0.675  
  RC_CG_HIER_INST3/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.675  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                   -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST3/enl_reg/GN  -      GN    F     DLLQX1         75  0.121   0.023   10.124  
#------------------------------------------------------------------------------------------
Path 33: MET (9.605 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.319
            Slack:=          9.605
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.004    0.204  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.065    0.268  
  n_1003                      -      -     -     (net)           3      -       -        -  
  g42551/Q                    -      C->Q  F     OA21X1          1  0.072   0.105    0.374  
  n_963                       -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g7/Q       -      A->Q  F     OR2X1           1  0.062   0.146    0.519  
  RC_CG_HIER_INST2/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    0.519  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                   -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST2/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.024   10.124  
#------------------------------------------------------------------------------------------
Path 34: MET (9.657 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.117 (P)          0.000 (I)
          Arrival:=         10.117              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.117
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.260
            Slack:=          9.657
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)      13  0.160   0.006    0.206  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3470/Q                     -      C->Q  R     NO3I1X1         1  0.160   0.134    0.340  
  CPU_REGS_n_143                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q  R     OR2X1           1  0.189   0.120    0.460  
  CPU_REGS_RC_CG_HIER_INST7/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D     R     DLLQX1          1  0.066   0.000    0.460  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.004   0.117   10.117  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN    F     DLLQX1         75  0.118   0.017   10.117  
#---------------------------------------------------------------------------------------------------
Path 35: MET (9.709 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.000 (I)
          Arrival:=         10.124              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.124
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.215
            Slack:=          9.709
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.004    0.204  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.065    0.268  
  n_1003                      -      -     -     (net)           3      -       -        -  
  RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.072   0.147    0.415  
  RC_CG_HIER_INST1/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.415  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20          75  0.004   0.124   10.124  
  CLK__L1_N0                   -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.024   10.124  
#------------------------------------------------------------------------------------------
Path 36: MET (9.712 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.117 (P)          0.000 (I)
          Arrival:=         10.117              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.117
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.205
            Slack:=          9.712
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.006    0.206  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g1003/Q                     -      B->Q  F     NO2I1X1         1  0.160   0.056    0.262  
  CPU_REGS_n_152                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q  F     OR2X1           1  0.061   0.143    0.405  
  CPU_REGS_RC_CG_HIER_INST8/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.405  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.003   0.000   10.000  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.004   0.117   10.117  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN    F     DLLQX1         75  0.118   0.016   10.117  
#---------------------------------------------------------------------------------------------------
Path 37: MET (19.057 ns) Setup Check with Pin CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.108 (P)          0.000 (I)
          Arrival:=         20.108              0.000
 
            Setup:-          0.500
    Required Time:=         19.608
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.351
            Slack:=         19.057
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  WAIT                  -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                  -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q      -      A->Q  R     INX1            7  0.160   0.183    0.387  
  CPU_REGS_n_8835       -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3396/Q      -      B->Q  R     AND2X1          2  0.256   0.163    0.551  
  CPU_REGS_n_138        -      -     -     (net)           2      -       -        -  
  CPU_REGS_r_reg[7]/SE  -      SE    R     SDFRQX1         2  0.157   0.000    0.551  
#-----------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------
# Timing Point         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  CLK                  -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                  -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q         -      A->Q  R     BUX20          75  0.004   0.108   20.108  
  CLK__L1_N0           -      -     -     (net)          75      -       -        -  
  CPU_REGS_r_reg[7]/C  -      C     R     SDFRQX1        75  0.127   0.016   20.108  
#----------------------------------------------------------------------------------
Path 38: MET (19.358 ns) Setup Check with Pin FNMI_reg/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) FNMI_reg/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.444 (P)          0.000 (I)
          Arrival:=         20.444              0.000
 
            Setup:-          0.411
    Required Time:=         20.033
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.475
            Slack:=         19.358
     Timing Path:

#---------------------------------------------------------------------------
# Timing Point  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------
  WAIT          -      WAIT  R     (arrival)      13  0.160   0.004    0.204  
  WAIT          -      -     -     (net)          13      -       -        -  
  g43415/Q      -      A->Q  F     INX1            3  0.160   0.065    0.268  
  n_1003        -      -     -     (net)           3      -       -        -  
  g43212/Q      -      B->Q  F     AND2X1          2  0.072   0.154    0.422  
  n_941         -      -     -     (net)           2      -       -        -  
  g13850/Q      -      B->Q  R     NO2X1           1  0.079   0.081    0.503  
  n_22          -      -     -     (net)           1      -       -        -  
  g13839/Q      -      A->Q  F     NO2X1           1  0.098   0.047    0.550  
  n_30          -      -     -     (net)           1      -       -        -  
  g13814/Q      -      D->Q  R     AN31X1          1  0.065   0.125    0.675  
  n_46          -      -     -     (net)           1      -       -        -  
  FNMI_reg/SE   -      SE    R     SDFRQX0         1  0.185   0.000    0.675  
#---------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.004   0.116   20.116  
  CLK__L1_N0              -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/g12/Q  -      A->Q  R     AND2X1          1  0.130   0.140   20.256  
  rc_gclk                 -      -     -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q        -      A->Q  F     INX2            2  0.126   0.095   20.351  
  rc_gclk__L1_N0          -      -     -     (net)           2      -       -        -  
  rc_gclk__L2_I0/Q        -      A->Q  R     INX3           11  0.113   0.093   20.444  
  rc_gclk__L2_N0          -      -     -     (net)          11      -       -        -  
  FNMI_reg/C              -      C     R     SDFRQX0        11  0.116   0.001   20.444  
#-------------------------------------------------------------------------------------
Path 39: MET (19.421 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[10][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[10][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.378 (P)          0.000 (I)
          Arrival:=         20.378              0.000
 
            Setup:-          0.139
    Required Time:=         20.239
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.618
            Slack:=         19.421
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[2]                               -      DI[2]  R     (arrival)       3  0.160   0.026    0.226  
  DI[2]                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                    -      B->Q   R     AND2X1          2  0.160   0.147    0.373  
  CPU_REGS_n_5277                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1753/Q                    -      C->Q   R     AO21X1         14  0.130   0.445    0.818  
  CPU_REGS_n_5247                     -      -      -     (net)          14      -       -        -  
  CPU_REGS_regs_hi_data_reg[10][2]/D  -      D      R     DFRQX1         14  0.647   0.006    0.818  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.114   20.114  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/Q  -      A->Q  R     AND2X1          1  0.130   0.138   20.252  
  CPU_REGS_regs_hi_rc_gclk_2129             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2129__L1_I0/Q    -      A->Q  F     INX2            2  0.123   0.059   20.312  
  CPU_REGS_regs_hi_rc_gclk_2129__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2129__L2_I0/Q    -      A->Q  R     INX2            4  0.067   0.066   20.378  
  CPU_REGS_regs_hi_rc_gclk_2129__L2_N0      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_hi_data_reg[10][2]/C        -      C     R     DFRQX1          4  0.087   0.001   20.378  
#-------------------------------------------------------------------------------------------------------
Path 40: MET (19.421 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[8][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[8][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.374 (P)          0.000 (I)
          Arrival:=         20.374              0.000
 
            Setup:-          0.174
    Required Time:=         20.200
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.578
            Slack:=         19.421
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.026    0.226  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.179    0.406  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.079   0.372    0.778  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][2]/D  -      D      F     DFRQX1         13  0.351   0.006    0.778  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.092   20.092  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q  -      A->Q  R     AND2X1          1  0.122   0.136   20.228  
  CPU_REGS_regs_lo_rc_gclk_2151             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2151__L1_I0/Q    -      A->Q  F     INX2            2  0.121   0.085   20.313  
  CPU_REGS_regs_lo_rc_gclk_2151__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2151__L2_I1/Q    -      A->Q  R     INX3            4  0.100   0.061   20.374  
  CPU_REGS_regs_lo_rc_gclk_2151__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][2]/C         -      C     R     DFRQX1          4  0.070   0.001   20.374  
#-------------------------------------------------------------------------------------------------------
Path 41: MET (19.425 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[11][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[11][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.382 (P)          0.000 (I)
          Arrival:=         20.382              0.000
 
            Setup:-          0.139
    Required Time:=         20.243
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.618
            Slack:=         19.425
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[2]                               -      DI[2]  R     (arrival)       3  0.160   0.026    0.226  
  DI[2]                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                    -      B->Q   R     AND2X1          2  0.160   0.147    0.373  
  CPU_REGS_n_5277                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1753/Q                    -      C->Q   R     AO21X1         14  0.130   0.445    0.818  
  CPU_REGS_n_5247                     -      -      -     (net)          14      -       -        -  
  CPU_REGS_regs_hi_data_reg[11][2]/D  -      D      R     DFRQX1         14  0.647   0.006    0.818  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.114   20.114  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/Q  -      A->Q  R     AND2X1          1  0.130   0.141   20.255  
  CPU_REGS_regs_hi_rc_gclk_2145             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2145__L1_I0/Q    -      A->Q  F     INX2            2  0.128   0.062   20.317  
  CPU_REGS_regs_hi_rc_gclk_2145__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2145__L2_I0/Q    -      A->Q  R     INX2            4  0.070   0.065   20.382  
  CPU_REGS_regs_hi_rc_gclk_2145__L2_N0      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_hi_data_reg[11][2]/C        -      C     R     DFRQX1          4  0.084   0.001   20.382  
#-------------------------------------------------------------------------------------------------------
Path 42: MET (19.426 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[5][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[5][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.380 (P)          0.000 (I)
          Arrival:=         20.380              0.000
 
            Setup:-          0.173
    Required Time:=         20.207
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.581
            Slack:=         19.426
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.026    0.226  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.179    0.406  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.079   0.376    0.781  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][2]/D  -      D      F     DFRQX1         13  0.351   0.009    0.781  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.100   20.100  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q  -      A->Q  R     AND2X1          1  0.126   0.150   20.250  
  CPU_REGS_regs_lo_rc_gclk_2141             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2141__L1_I0/Q    -      A->Q  F     INX2            1  0.145   0.062   20.311  
  CPU_REGS_regs_lo_rc_gclk_2141__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2141__L2_I0/Q    -      A->Q  R     INX4            8  0.071   0.069   20.380  
  CPU_REGS_regs_lo_rc_gclk_2141__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][2]/C         -      C     R     DFRQX1          8  0.091   0.001   20.380  
#-------------------------------------------------------------------------------------------------------
Path 43: MET (19.426 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[6][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[6][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.379 (P)          0.000 (I)
          Arrival:=         20.379              0.000
 
            Setup:-          0.174
    Required Time:=         20.206
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.580
            Slack:=         19.426
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.026    0.226  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.179    0.406  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.079   0.374    0.780  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][2]/D  -      D      F     DFRQX1         13  0.351   0.008    0.780  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.095   20.095  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q  -      A->Q  R     AND2X1          1  0.124   0.143   20.238  
  CPU_REGS_regs_lo_rc_gclk_2143             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_I0/Q    -      A->Q  F     INX2            2  0.132   0.074   20.312  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_I1/Q    -      A->Q  R     INX2            4  0.084   0.067   20.379  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][2]/C         -      C     R     DFRQX1          4  0.083   0.001   20.379  
#-------------------------------------------------------------------------------------------------------
Path 44: MET (19.426 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[4][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[4][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.381 (P)          0.000 (I)
          Arrival:=         20.381              0.000
 
            Setup:-          0.174
    Required Time:=         20.208
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.582
            Slack:=         19.426
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.026    0.226  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.179    0.406  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.079   0.376    0.782  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][2]/D  -      D      F     DFRQX1         13  0.351   0.010    0.782  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.104   20.104  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/Q  -      A->Q  R     AND2X1          1  0.127   0.151   20.255  
  CPU_REGS_regs_lo_rc_gclk_2139             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2139__L1_I0/Q    -      A->Q  F     INX2            1  0.147   0.062   20.317  
  CPU_REGS_regs_lo_rc_gclk_2139__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2139__L2_I0/Q    -      A->Q  R     INX4            8  0.071   0.064   20.381  
  CPU_REGS_regs_lo_rc_gclk_2139__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][2]/C         -      C     R     DFRQX1          8  0.082   0.001   20.381  
#-------------------------------------------------------------------------------------------------------
Path 45: MET (19.427 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[7][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[7][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.382 (P)          0.000 (I)
          Arrival:=         20.382              0.000
 
            Setup:-          0.174
    Required Time:=         20.208
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.582
            Slack:=         19.427
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.026    0.226  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.179    0.406  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.079   0.376    0.782  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][2]/D  -      D      F     DFRQX1         13  0.351   0.010    0.782  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.100   20.100  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/Q  -      A->Q  R     AND2X1          1  0.126   0.146   20.245  
  CPU_REGS_regs_lo_rc_gclk_2149             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2149__L1_I0/Q    -      A->Q  F     INX2            2  0.137   0.073   20.319  
  CPU_REGS_regs_lo_rc_gclk_2149__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2149__L2_I1/Q    -      A->Q  R     INX3            4  0.084   0.063   20.382  
  CPU_REGS_regs_lo_rc_gclk_2149__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][2]/C         -      C     R     DFRQX1          4  0.077   0.001   20.382  
#-------------------------------------------------------------------------------------------------------
Path 46: MET (19.427 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[0][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[0][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.383 (P)          0.000 (I)
          Arrival:=         20.383              0.000
 
            Setup:-          0.174
    Required Time:=         20.209
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.581
            Slack:=         19.427
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.026    0.226  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.179    0.406  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.079   0.376    0.781  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][2]/D  -      D      F     DFRQX1         13  0.351   0.009    0.781  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.092   20.092  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/Q  -      A->Q  R     AND2X1          1  0.122   0.141   20.233  
  CPU_REGS_regs_lo_rc_gclk                  -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk__L1_I0/Q         -      A->Q  F     INX2            2  0.129   0.086   20.318  
  CPU_REGS_regs_lo_rc_gclk__L1_N0           -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk__L2_I0/Q         -      A->Q  R     INX3            4  0.100   0.064   20.383  
  CPU_REGS_regs_lo_rc_gclk__L2_N0           -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][2]/C         -      C     R     DFRQX1          4  0.074   0.001   20.383  
#-------------------------------------------------------------------------------------------------------
Path 47: MET (19.430 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[1][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[1][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.385 (P)          0.000 (I)
          Arrival:=         20.385              0.000
 
            Setup:-          0.173
    Required Time:=         20.212
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.582
            Slack:=         19.430
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.026    0.226  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.179    0.406  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.079   0.376    0.782  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[1][2]/D  -      D      F     DFRQX1         13  0.351   0.010    0.782  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.104   20.104  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/Q  -      A->Q  R     AND2X1          1  0.127   0.146   20.250  
  CPU_REGS_regs_lo_rc_gclk_2157             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2157__L1_I0/Q    -      A->Q  F     INX2            2  0.138   0.063   20.313  
  CPU_REGS_regs_lo_rc_gclk_2157__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2157__L2_I0/Q    -      A->Q  R     INX2            4  0.071   0.072   20.385  
  CPU_REGS_regs_lo_rc_gclk_2157__L2_N0      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[1][2]/C         -      C     R     DFRQX1          4  0.095   0.001   20.385  
#-------------------------------------------------------------------------------------------------------
Path 48: MET (19.431 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[0][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[0][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.388 (P)          0.000 (I)
          Arrival:=         20.388              0.000
 
            Setup:-          0.139
    Required Time:=         20.249
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.618
            Slack:=         19.431
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.160   0.026    0.226  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   R     AND2X1          2  0.160   0.147    0.373  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1753/Q                   -      C->Q   R     AO21X1         14  0.130   0.445    0.818  
  CPU_REGS_n_5247                    -      -      -     (net)          14      -       -        -  
  CPU_REGS_regs_hi_data_reg[0][2]/D  -      D      R     DFRQX1         14  0.647   0.006    0.818  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.113   20.113  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/Q  -      A->Q  R     AND2X1          1  0.130   0.148   20.261  
  CPU_REGS_regs_hi_rc_gclk                  -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk__L1_I0/Q         -      A->Q  F     INX2            2  0.140   0.062   20.323  
  CPU_REGS_regs_hi_rc_gclk__L1_N0           -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_hi_rc_gclk__L2_I0/Q         -      A->Q  R     INX2            4  0.071   0.065   20.388  
  CPU_REGS_regs_hi_rc_gclk__L2_N0           -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_hi_data_reg[0][2]/C         -      C     R     DFRQX1          4  0.083   0.001   20.388  
#-------------------------------------------------------------------------------------------------------
Path 49: MET (19.433 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[13][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[13][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.389 (P)          0.000 (I)
          Arrival:=         20.389              0.000
 
            Setup:-          0.139
    Required Time:=         20.251
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.617
            Slack:=         19.433
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[2]                               -      DI[2]  R     (arrival)       3  0.160   0.026    0.226  
  DI[2]                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                    -      B->Q   R     AND2X1          2  0.160   0.147    0.373  
  CPU_REGS_n_5277                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1753/Q                    -      C->Q   R     AO21X1         14  0.130   0.444    0.817  
  CPU_REGS_n_5247                     -      -      -     (net)          14      -       -        -  
  CPU_REGS_regs_hi_data_reg[13][2]/D  -      D      R     DFRQX1         14  0.647   0.006    0.817  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.114   20.114  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/Q  -      A->Q  R     AND2X1          1  0.130   0.143   20.257  
  CPU_REGS_regs_hi_rc_gclk_2137             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2137__L1_I0/Q    -      A->Q  F     INX2            2  0.131   0.063   20.320  
  CPU_REGS_regs_hi_rc_gclk_2137__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2137__L2_I1/Q    -      A->Q  R     INX2            4  0.072   0.069   20.389  
  CPU_REGS_regs_hi_rc_gclk_2137__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_hi_data_reg[13][2]/C        -      C     R     DFRQX1          4  0.090   0.001   20.389  
#-------------------------------------------------------------------------------------------------------
Path 50: MET (19.437 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[9][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[9][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.393 (P)          0.000 (I)
          Arrival:=         20.393              0.000
 
            Setup:-          0.139
    Required Time:=         20.254
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.617
            Slack:=         19.437
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.160   0.026    0.226  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   R     AND2X1          2  0.160   0.147    0.373  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1753/Q                   -      C->Q   R     AO21X1         14  0.130   0.444    0.817  
  CPU_REGS_n_5247                    -      -      -     (net)          14      -       -        -  
  CPU_REGS_regs_hi_data_reg[9][2]/D  -      D      R     DFRQX1         14  0.647   0.005    0.817  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.003   0.000   20.000  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.004   0.116   20.116  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/Q  -      A->Q  R     AND2X1          1  0.130   0.139   20.255  
  CPU_REGS_regs_hi_rc_gclk_2153             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2153__L1_I0/Q    -      A->Q  F     INX2            2  0.124   0.074   20.328  
  CPU_REGS_regs_hi_rc_gclk_2153__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2153__L2_I1/Q    -      A->Q  R     INX2            4  0.084   0.064   20.393  
  CPU_REGS_regs_hi_rc_gclk_2153__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_hi_data_reg[9][2]/C         -      C     R     DFRQX1          4  0.079   0.001   20.393  
#-------------------------------------------------------------------------------------------------------

