Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date             : Wed Mar 16 12:32:38 2022
| Host             : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file video_cp_wrapper_power_routed.rpt -pb video_cp_wrapper_power_summary_routed.pb -rpx video_cp_wrapper_power_routed.rpx
| Design           : video_cp_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.371        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.200        |
| Device Static (W)        | 0.172        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 57.6         |
| Junction Temperature (C) | 52.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.139 |       12 |       --- |             --- |
| Slice Logic              |     0.087 |    78927 |       --- |             --- |
|   LUT as Logic           |     0.074 |    24392 |     53200 |           45.85 |
|   Register               |     0.008 |    41033 |    106400 |           38.56 |
|   CARRY4                 |     0.004 |     1262 |     13300 |            9.49 |
|   F7/F8 Muxes            |     0.001 |     1698 |     53200 |            3.19 |
|   LUT as Shift Register  |    <0.001 |     1073 |     17400 |            6.17 |
|   LUT as Distributed RAM |    <0.001 |       42 |     17400 |            0.24 |
|   Others                 |    <0.001 |     2935 |       --- |             --- |
| Signals                  |     0.164 |    58184 |       --- |             --- |
| Block RAM                |     0.059 |       63 |       140 |           45.00 |
| MMCM                     |     0.194 |        2 |         4 |           50.00 |
| DSPs                     |     0.125 |      100 |       220 |           45.45 |
| I/O                      |     0.167 |       30 |       125 |           24.00 |
| PS7                      |     1.264 |        1 |       --- |             --- |
| Static Power             |     0.172 |          |           |                 |
| Total                    |     2.371 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.602 |       0.579 |      0.023 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.141 |       0.123 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.011 |       0.005 |      0.007 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.694 |       0.655 |      0.039 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.037 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+----------------------------------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                                                 | Constraint (ns) |
+------------------------+----------------------------------------------------------------------------------------+-----------------+
| CLKFBIN                | video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLKFBIN                    |             8.3 |
| CLK_OUT_5x_hdmi_clk    | video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk        |             1.7 |
| I                      | video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/I                     |             2.0 |
| axi_dynclk_0_PXL_CLK_O | video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                             |            10.0 |
| clk_fpga_0             | video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[0]                                           |            10.0 |
| clk_fpga_1             | video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[1]                                           |             7.0 |
| clk_fpga_2             | video_cp_i/ps7_0/inst/FCLK_CLK_unbuffered[2]                                           |             5.0 |
| hdmi_in_PixelClk       | video_cp_i/video/hdmi_in/frontend/dvi2rgb/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |             8.3 |
| hdmi_in_clk_p          | hdmi_in_clk_p                                                                          |             8.3 |
| mmcm_fbclk_out         | video_cp_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_fbclk_out        |            10.0 |
+------------------------+----------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| video_cp_wrapper              |     2.200 |
|   video_cp_i                  |     2.199 |
|     axi_interconnect_0        |     0.056 |
|       i00_couplers            |     0.004 |
|       i01_couplers            |     0.004 |
|       i02_couplers            |     0.004 |
|       i03_couplers            |     0.004 |
|       m01_couplers            |     0.002 |
|       m02_couplers            |     0.002 |
|       m06_couplers            |     0.002 |
|       m07_couplers            |     0.002 |
|       m14_couplers            |     0.001 |
|       m16_couplers            |     0.001 |
|       m17_couplers            |     0.001 |
|       m18_couplers            |     0.001 |
|       m19_couplers            |     0.001 |
|       m20_couplers            |     0.001 |
|       m21_couplers            |     0.001 |
|       m22_couplers            |     0.001 |
|       m27_couplers            |     0.001 |
|       s00_couplers            |     0.002 |
|       tier2_xbar_0            |     0.001 |
|       tier2_xbar_3            |     0.001 |
|       xbar                    |     0.008 |
|     composable                |     0.352 |
|       axis_dwidth_24_48       |     0.001 |
|       axis_fifo_hdmi_out      |     0.006 |
|       axis_switch             |     0.051 |
|       colorthresholding_accel |     0.021 |
|       dfx_decouplers          |     0.022 |
|       filter2d_accel          |     0.078 |
|       gray2rgb_accel          |     0.006 |
|       lut_accel               |     0.017 |
|       pr_0                    |     0.090 |
|       pr_join                 |     0.016 |
|       rgb2gray_accel          |     0.014 |
|       rgb2hsv_accel           |     0.028 |
|     ps7_0                     |     1.265 |
|       inst                    |     1.265 |
|     video                     |     0.523 |
|       axi_mem_intercon        |     0.005 |
|       axi_vdma                |     0.023 |
|       hdmi_in                 |     0.191 |
|       hdmi_out                |     0.304 |
+-------------------------------+-----------+


