<h3 id=x158><a href=PreExecution_IR.html#x158>x158</a> = DRAMHostNew(dims=[384312],zero=0.0)</h3>
<text><strong>Name</strong>: realDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:17:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x173>x173</a>, <a href=PreExecution_IR.html#x181>x181</a>, <a href=PreExecution_IR.html#x183>x183</a>, <a href=PreExecution_IR.html#x188>x188</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x158>x158</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x159><a href=PreExecution_IR.html#x159>x159</a> = DRAMHostNew(dims=[384312],zero=0.0)</h3>
<text><strong>Name</strong>: imagDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:18:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x174>x174</a>, <a href=PreExecution_IR.html#x212>x212</a>, <a href=PreExecution_IR.html#x214>x214</a>, <a href=PreExecution_IR.html#x219>x219</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x159>x159</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x160><a href=PreExecution_IR.html#x160>x160</a> = DRAMHostNew(dims=[384312],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:19:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x5<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>, <a href=PreExecution_IR.html#x258>x258</a>, <a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x160>x160</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x175><a href=PreExecution_IR.html#x175>x175</a> = SRAMNew(dims=[384312],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: realSram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:28:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x205>x205</a>, <a href=PreExecution_IR.html#x244>x244</a>, <a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x175>x175</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x280>x280</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x280>x280</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x280>x280</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x205><a href=PreExecution_IR.html#x205>x205</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x175>x175</a>,data=<a href=PreExecution_IR.html#x204>x204</a>,addr=[<a href=PreExecution_IR.html#b74>b74</a>],ens=[<a href=PreExecution_IR.html#x203>x203</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x81<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x175}, writes={x175})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b74>b74</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b74>b74</a>:[<a href=PreExecution_IR.html#b74>b74</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b74>b74</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x205>x205</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b74>b74</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x204>x204</a>, <a href=PreExecution_IR.html#x201>x201</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x244><a href=PreExecution_IR.html#x244>x244</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x175>x175</a>,addr=[<a href=PreExecution_IR.html#b29>b29</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:35:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x31<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x245>x245</a>, <a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x175})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b29>b29</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b29>b29</a>:[<a href=PreExecution_IR.html#b29>b29</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b29>b29</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x244>x244</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b29>b29</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x250>x250</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x250>x250</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x250>x250</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x176><a href=PreExecution_IR.html#x176>x176</a> = SRAMNew(dims=[384312],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imagSram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:29:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x23<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x236>x236</a>, <a href=PreExecution_IR.html#x246>x246</a>, <a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x176>x176</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x280>x280</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x280>x280</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x280>x280</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x246>x246</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x236><a href=PreExecution_IR.html#x236>x236</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x176>x176</a>,data=<a href=PreExecution_IR.html#x235>x235</a>,addr=[<a href=PreExecution_IR.html#b109>b109</a>],ens=[<a href=PreExecution_IR.html#x234>x234</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x116<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x176}, writes={x176})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b109>b109</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b109>b109</a>:[<a href=PreExecution_IR.html#b109>b109</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b109>b109</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x236>x236</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b109>b109</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x235>x235</a>, <a href=PreExecution_IR.html#x232>x232</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x246><a href=PreExecution_IR.html#x246>x246</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x176>x176</a>,addr=[<a href=PreExecution_IR.html#b29>b29</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:35:56<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x33<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x247>x247</a>, <a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x176})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x246>x246</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b29>b29</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b29>b29</a>:[<a href=PreExecution_IR.html#b29>b29</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b29>b29</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x246>x246</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b29>b29</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x246>x246</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x250>x250</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x250>x250</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 72<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x250>x250</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x177><a href=PreExecution_IR.html#x177>x177</a> = SRAMNew(dims=[384312],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:30:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x249>x249</a>, <a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x177>x177</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x280>x280</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x280>x280</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x280>x280</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x249><a href=PreExecution_IR.html#x249>x249</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x177>x177</a>,data=<a href=PreExecution_IR.html#x248>x248</a>,addr=[<a href=PreExecution_IR.html#b29>b29</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:35:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x177}, writes={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b29>b29</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b29>b29</a>:[<a href=PreExecution_IR.html#b29>b29</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b29>b29</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x249>x249</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b29>b29</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x244>x244</a>, <a href=PreExecution_IR.html#x246>x246</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x250>x250</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x250>x250</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x250>x250</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x270><a href=PreExecution_IR.html#x270>x270</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x177>x177</a>,addr=[<a href=PreExecution_IR.html#b136>b136</a>],ens=[<a href=PreExecution_IR.html#x269>x269</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x142<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b136>b136</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b136>b136</a>:[<a href=PreExecution_IR.html#b136>b136</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b136>b136</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x270>x270</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b136>b136</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x178><a href=PreExecution_IR.html#x178>x178</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x50<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x184>x184</a>, <a href=PreExecution_IR.html#x188>x188</a>, <a href=PreExecution_IR.html#x208>x208</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x178>x178</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x208>x208</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x208>x208</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x208>x208</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x184>x184</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x184><a href=PreExecution_IR.html#x184>x184</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x178>x178</a>,data=<a href=PreExecution_IR.html#x182>x182</a>,ens=[<a href=PreExecution_IR.html#x183>x183</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x56<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x178}, writes={x178})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x184>x184</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x184>x184</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x187>x187</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x187>x187</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x187>x187</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x179><a href=PreExecution_IR.html#x179>x179</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x51<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x186>x186</a>, <a href=PreExecution_IR.html#x191>x191</a>, <a href=PreExecution_IR.html#x208>x208</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x208>x208</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x208>x208</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x208>x208</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x186>x186</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x186><a href=PreExecution_IR.html#x186>x186</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x179>x179</a>,data=<a href=PreExecution_IR.html#x185>x185</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x58<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x179}, writes={x179})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x186>x186</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x186>x186</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x187>x187</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x187>x187</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 13<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x187>x187</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x191><a href=PreExecution_IR.html#x191>x191</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x179>x179</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x64<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x192>x192</a>, <a href=PreExecution_IR.html#x194>x194</a>, <a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x179}, writes={x179})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x191>x191</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x196>x196</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x196>x196</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x196>x196</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x180><a href=PreExecution_IR.html#x180>x180</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x188>x188</a>, <a href=PreExecution_IR.html#x204>x204</a>, <a href=PreExecution_IR.html#x208>x208</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x180>x180</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x208>x208</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x208>x208</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x208>x208</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x204><a href=PreExecution_IR.html#x204>x204</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x180>x180</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x80<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x205>x205</a>, <a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x180}, writes={x180})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b74>b74</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b74>b74</a>:[<a href=PreExecution_IR.html#b74>b74</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b74>b74</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x204>x204</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b74>b74</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x189><a href=PreExecution_IR.html#x189>x189</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x193>x193</a>, <a href=PreExecution_IR.html#x201>x201</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x201>x201</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x193>x193</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x193><a href=PreExecution_IR.html#x193>x193</a> = RegWrite(mem=<a href=PreExecution_IR.html#x189>x189</a>,data=<a href=PreExecution_IR.html#x192>x192</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x68<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x189}, writes={x189})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x193>x193</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x193>x193</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x196>x196</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x196>x196</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x196>x196</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x201><a href=PreExecution_IR.html#x201>x201</a> = RegRead(mem=<a href=PreExecution_IR.html#x189>x189</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x77<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x202>x202</a>, <a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x189})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x201>x201</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x201>x201</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x201>x201</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x190><a href=PreExecution_IR.html#x190>x190</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x63<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x195>x195</a>, <a href=PreExecution_IR.html#x197>x197</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x190>x190</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x197>x197</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x195><a href=PreExecution_IR.html#x195>x195</a> = RegWrite(mem=<a href=PreExecution_IR.html#x190>x190</a>,data=<a href=PreExecution_IR.html#x194>x194</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x70<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x190}, writes={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x195>x195</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x196>x196</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x196>x196</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x196>x196</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x197><a href=PreExecution_IR.html#x197>x197</a> = RegRead(mem=<a href=PreExecution_IR.html#x190>x190</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x153, 0014: x72<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x198>x198</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x197>x197</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x194>x194</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x194>x194</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x197>x197</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x197>x197</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x209><a href=PreExecution_IR.html#x209>x209</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x85<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>, <a href=PreExecution_IR.html#x219>x219</a>, <a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x209>x209</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x239>x239</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x239>x239</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 35<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x239>x239</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x215><a href=PreExecution_IR.html#x215>x215</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x209>x209</a>,data=<a href=PreExecution_IR.html#x213>x213</a>,ens=[<a href=PreExecution_IR.html#x214>x214</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x218>x218</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x209}, writes={x209})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x215>x215</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x218>x218</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x218>x218</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x218>x218</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x210><a href=PreExecution_IR.html#x210>x210</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x86<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x217>x217</a>, <a href=PreExecution_IR.html#x222>x222</a>, <a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x210>x210</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x239>x239</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x239>x239</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x239>x239</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x217><a href=PreExecution_IR.html#x217>x217</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x210>x210</a>,data=<a href=PreExecution_IR.html#x216>x216</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x218>x218</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x210}, writes={x210})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x217>x217</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x218>x218</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x218>x218</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x218>x218</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x222><a href=PreExecution_IR.html#x222>x222</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x210>x210</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x99<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x223>x223</a>, <a href=PreExecution_IR.html#x225>x225</a>, <a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x210}, writes={x210})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x222>x222</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x211><a href=PreExecution_IR.html#x211>x211</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x87<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x219>x219</a>, <a href=PreExecution_IR.html#x235>x235</a>, <a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x239>x239</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x239>x239</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x239>x239</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x235><a href=PreExecution_IR.html#x235>x235</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x211>x211</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x115<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x236>x236</a>, <a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x211}, writes={x211})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b109>b109</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b109>b109</a>:[<a href=PreExecution_IR.html#b109>b109</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b109>b109</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x235>x235</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b109>b109</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x220><a href=PreExecution_IR.html#x220>x220</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x224>x224</a>, <a href=PreExecution_IR.html#x232>x232</a>, <a href=PreExecution_IR.html#x238>x238</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x220>x220</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x238>x238</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x238>x238</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x238>x238</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x232>x232</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x224><a href=PreExecution_IR.html#x224>x224</a> = RegWrite(mem=<a href=PreExecution_IR.html#x220>x220</a>,data=<a href=PreExecution_IR.html#x223>x223</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x103<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x220}, writes={x220})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x224>x224</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x232><a href=PreExecution_IR.html#x232>x232</a> = RegRead(mem=<a href=PreExecution_IR.html#x220>x220</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x112<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x233>x233</a>, <a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x220})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x232>x232</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x232>x232</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x232>x232</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x221><a href=PreExecution_IR.html#x221>x221</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x226>x226</a>, <a href=PreExecution_IR.html#x228>x228</a>, <a href=PreExecution_IR.html#x238>x238</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x238>x238</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x238>x238</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x238>x238</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x226><a href=PreExecution_IR.html#x226>x226</a> = RegWrite(mem=<a href=PreExecution_IR.html#x221>x221</a>,data=<a href=PreExecution_IR.html#x225>x225</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x221}, writes={x221})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x226>x226</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x228><a href=PreExecution_IR.html#x228>x228</a> = RegRead(mem=<a href=PreExecution_IR.html#x221>x221</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x154, 0014: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x229>x229</a>, <a href=PreExecution_IR.html#x238>x238</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x221})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x225>x225</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x225>x225</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x228>x228</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x238>x238</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x251><a href=PreExecution_IR.html#x251>x251</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x259>x259</a>, <a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x279>x279</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x279>x279</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x279>x279</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x259>x259</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x259><a href=PreExecution_IR.html#x259>x259</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x251>x251</a>,data=<a href=PreExecution_IR.html#x257>x257</a>,ens=[<a href=PreExecution_IR.html#x258>x258</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x129<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x251}, writes={x251})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x259>x259</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x262>x262</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x262>x262</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x262>x262</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x252><a href=PreExecution_IR.html#x252>x252</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x272>x272</a>, <a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x252>x252</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x279>x279</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x279>x279</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x279>x279</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x272><a href=PreExecution_IR.html#x272>x272</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x252>x252</a>,data=<a href=PreExecution_IR.html#x271>x271</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x144<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x252}, writes={x252})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b136>b136</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b136>b136</a>:[<a href=PreExecution_IR.html#b136>b136</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b136>b136</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x272>x272</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b136>b136</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 101<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x253><a href=PreExecution_IR.html#x253>x253</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x122<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x279>x279</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x279>x279</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 79<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x279>x279</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x276><a href=PreExecution_IR.html#x276>x276</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x253>x253</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x148<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x253}, writes={x253})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x276>x276</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x254><a href=PreExecution_IR.html#x254>x254</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x124<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x260>x260</a>, <a href=PreExecution_IR.html#x267>x267</a>, <a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x274>x274</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x274>x274</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x274>x274</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x260>x260</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x260><a href=PreExecution_IR.html#x260>x260</a> = RegWrite(mem=<a href=PreExecution_IR.html#x254>x254</a>,data=384312,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x254}, writes={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x260>x260</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x260>x260</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x262>x262</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x262>x262</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x262>x262</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x267><a href=PreExecution_IR.html#x267>x267</a> = RegRead(mem=<a href=PreExecution_IR.html#x254>x254</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x139<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x268>x268</a>, <a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x254})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x267>x267</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x255><a href=PreExecution_IR.html#x255>x255</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x125<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x261>x261</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x274>x274</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x274>x274</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x274>x274</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x261><a href=PreExecution_IR.html#x261>x261</a> = RegWrite(mem=<a href=PreExecution_IR.html#x255>x255</a>,data=384320,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x132<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x255}, writes={x255})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x261>x261</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x262>x262</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x262>x262</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x262>x262</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x263><a href=PreExecution_IR.html#x263>x263</a> = RegRead(mem=<a href=PreExecution_IR.html#x255>x255</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x155, 0014: x134<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x264>x264</a>, <a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x255})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=384320),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x263>x263</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x274>x274</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x298><a href=IR.html#x298>x298</a> = DRAMHostNew(dims=[384312],zero=0.0)</h3>
<text><strong>Name</strong>: realDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:17:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x158, 0016: x3<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x313>x313</a>, <a href=IR.html#x321>x321</a>, <a href=IR.html#x323>x323</a>, <a href=IR.html#x328>x328</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x298>x298</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x299><a href=IR.html#x299>x299</a> = DRAMHostNew(dims=[384312],zero=0.0)</h3>
<text><strong>Name</strong>: imagDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:18:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x159, 0016: x4<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x314>x314</a>, <a href=IR.html#x356>x356</a>, <a href=IR.html#x358>x358</a>, <a href=IR.html#x363>x363</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x299>x299</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x300><a href=IR.html#x300>x300</a> = DRAMHostNew(dims=[384312],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:19:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x160, 0016: x5<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x408>x408</a>, <a href=IR.html#x410>x410</a>, <a href=IR.html#x430>x430</a>, <a href=IR.html#x438>x438</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x300>x300</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x315><a href=IR.html#x315>x315</a> = SRAMNew(dims=[384312],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: realSram_0<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:28:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x175, 0016: x22<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x349>x349</a>, <a href=IR.html#x394>x394</a>, <a href=IR.html#x450>x450</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x315>x315</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x450>x450</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x450>x450</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x450>x450</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x175>x175</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x394>x394</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x349>x349</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x349><a href=IR.html#x349>x349</a> = SRAMBankedWrite(mem=<a href=IR.html#x315>x315</a>,data=[<a href=IR.html#x348>x348</a>],bank=[[0]],ofs=[<a href=IR.html#b341>b341</a>],enss=[[<a href=IR.html#x346>x346</a>, <a href=IR.html#b342>b342</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x350>x350</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x315}, writes={x315})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x349>x349</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x347>x347</a>, <a href=IR.html#x344>x344</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x350>x350</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x350>x350</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x350>x350</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x205>x205</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x394><a href=IR.html#x394>x394</a> = SRAMBankedRead(mem=<a href=IR.html#x315>x315</a>,bank=[[0]],ofs=[<a href=IR.html#b392>b392</a>],enss=[[<a href=IR.html#b393>b393</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:35:30<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x395>x395</a>, <a href=IR.html#x402>x402</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x315})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x394>x394</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x394>x394</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x402>x402</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x402>x402</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x402>x402</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x244>x244</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x316><a href=IR.html#x316>x316</a> = SRAMNew(dims=[384312],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imagSram_0<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:29:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x176, 0016: x23<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x384>x384</a>, <a href=IR.html#x397>x397</a>, <a href=IR.html#x450>x450</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x316>x316</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x450>x450</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x450>x450</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x450>x450</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x176>x176</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x384>x384</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x384><a href=IR.html#x384>x384</a> = SRAMBankedWrite(mem=<a href=IR.html#x316>x316</a>,data=[<a href=IR.html#x383>x383</a>],bank=[[0]],ofs=[<a href=IR.html#b376>b376</a>],enss=[[<a href=IR.html#x381>x381</a>, <a href=IR.html#b377>b377</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x385>x385</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x316}, writes={x316})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x384>x384</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x379>x379</a>, <a href=IR.html#x382>x382</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x385>x385</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x385>x385</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x385>x385</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x236>x236</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x397><a href=IR.html#x397>x397</a> = SRAMBankedRead(mem=<a href=IR.html#x316>x316</a>,bank=[[0]],ofs=[<a href=IR.html#b392>b392</a>],enss=[[<a href=IR.html#b393>b393</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:35:56<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x398>x398</a>, <a href=IR.html#x402>x402</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x316})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x402>x402</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x402>x402</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 72<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x402>x402</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x246>x246</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x317><a href=IR.html#x317>x317</a> = SRAMNew(dims=[384312],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram_0<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:30:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x177, 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x401>x401</a>, <a href=IR.html#x424>x424</a>, <a href=IR.html#x450>x450</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x317>x317</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x450>x450</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x450>x450</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x450>x450</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x177>x177</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x424>x424</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x401>x401</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x401><a href=IR.html#x401>x401</a> = SRAMBankedWrite(mem=<a href=IR.html#x317>x317</a>,data=[<a href=IR.html#x448>x448</a>],bank=[[0]],ofs=[<a href=IR.html#b392>b392</a>],enss=[[<a href=IR.html#b393>b393</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:35:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x402>x402</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x317}, writes={x317})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x401>x401</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x394>x394</a>, <a href=IR.html#x397>x397</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x402>x402</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x402>x402</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x402>x402</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x249>x249</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x424><a href=IR.html#x424>x424</a> = SRAMBankedRead(mem=<a href=IR.html#x317>x317</a>,bank=[[0]],ofs=[<a href=IR.html#b418>b418</a>],enss=[[<a href=IR.html#x423>x423</a>, <a href=IR.html#b419>b419</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x425>x425</a>, <a href=IR.html#x428>x428</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x317})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x424>x424</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x424>x424</a>, <a href=IR.html#x421>x421</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x428>x428</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x428>x428</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x428>x428</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x270>x270</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x318><a href=IR.html#x318>x318</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x178, 0016: x50<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x324>x324</a>, <a href=IR.html#x328>x328</a>, <a href=IR.html#x352>x352</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x318>x318</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x352>x352</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x352>x352</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x352>x352</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x324>x324</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x324><a href=IR.html#x324>x324</a> = StreamOutBankedWrite(mem=<a href=IR.html#x318>x318</a>,data=[<a href=IR.html#x322>x322</a>],enss=[[<a href=IR.html#x323>x323</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x318}, writes={x318})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x318>x318</a>, <a href=IR.html#x322>x322</a>, <a href=IR.html#x323>x323</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x324>x324</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x327>x327</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x327>x327</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x184>x184</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x319><a href=IR.html#x319>x319</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x179, 0016: x51<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x326>x326</a>, <a href=IR.html#x331>x331</a>, <a href=IR.html#x352>x352</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x319>x319</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x352>x352</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x352>x352</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x352>x352</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x179>x179</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x331>x331</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x326>x326</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x326><a href=IR.html#x326>x326</a> = FIFOBankedEnq(mem=<a href=IR.html#x319>x319</a>,data=[<a href=IR.html#x325>x325</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x319}, writes={x319})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x319>x319</a>, <a href=IR.html#x325>x325</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x326>x326</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x327>x327</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 13<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x327>x327</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x186>x186</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x331><a href=IR.html#x331>x331</a> = FIFOBankedDeq(mem=<a href=IR.html#x319>x319</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x332>x332</a>, <a href=IR.html#x337>x337</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x319}, writes={x319})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x319>x319</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x331>x331</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x331>x331</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x337>x337</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x337>x337</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x337>x337</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x191>x191</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x320><a href=IR.html#x320>x320</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x180, 0016: x52<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x328>x328</a>, <a href=IR.html#x347>x347</a>, <a href=IR.html#x352>x352</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x320>x320</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x352>x352</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x352>x352</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x352>x352</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x347>x347</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x347><a href=IR.html#x347>x347</a> = StreamInBankedRead(mem=<a href=IR.html#x320>x320</a>,enss=[[<a href=IR.html#b342>b342</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x348>x348</a>, <a href=IR.html#x350>x350</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x320}, writes={x320})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x320>x320</a>, <a href=IR.html#b342>b342</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x347>x347</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x347>x347</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x350>x350</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x350>x350</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x350>x350</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x204>x204</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x329><a href=IR.html#x329>x329</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x189, 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x334>x334</a>, <a href=IR.html#x344>x344</a>, <a href=IR.html#x351>x351</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x329>x329</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x351>x351</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x351>x351</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x351>x351</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x189>x189</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x344>x344</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x334>x334</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x334><a href=IR.html#x334>x334</a> = RegWrite(mem=<a href=IR.html#x329>x329</a>,data=<a href=IR.html#x333>x333</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x337>x337</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x329}, writes={x329})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x329>x329</a>, <a href=IR.html#x333>x333</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x334>x334</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x331>x331</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x337>x337</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x337>x337</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x337>x337</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x193>x193</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x344><a href=IR.html#x344>x344</a> = RegRead(mem=<a href=IR.html#x329>x329</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x345>x345</a>, <a href=IR.html#x350>x350</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x329})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x329>x329</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x344>x344</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x344>x344</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x350>x350</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x350>x350</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x350>x350</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x201>x201</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x330><a href=IR.html#x330>x330</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x190, 0016: x63<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x336>x336</a>, <a href=IR.html#x445>x445</a>, <a href=IR.html#x351>x351</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x330>x330</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x351>x351</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x351>x351</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x351>x351</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x190>x190</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x445>x445</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x336>x336</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x336><a href=IR.html#x336>x336</a> = RegWrite(mem=<a href=IR.html#x330>x330</a>,data=<a href=IR.html#x335>x335</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x337>x337</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x330}, writes={x330})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x330>x330</a>, <a href=IR.html#x335>x335</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x336>x336</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x331>x331</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x337>x337</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x337>x337</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x337>x337</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x195>x195</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x445><a href=IR.html#x445>x445</a> = RegRead(mem=<a href=IR.html#x330>x330</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x338<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x339>x339</a>, <a href=IR.html#x351>x351</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x330})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x445>x445</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x445>x445</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x351>x351</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x350>x350</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x350>x350</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x197>x197</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x353><a href=IR.html#x353>x353</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x209, 0016: x85<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x359>x359</a>, <a href=IR.html#x363>x363</a>, <a href=IR.html#x387>x387</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x353>x353</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x387>x387</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x387>x387</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 35<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x387>x387</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x359>x359</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x359><a href=IR.html#x359>x359</a> = StreamOutBankedWrite(mem=<a href=IR.html#x353>x353</a>,data=[<a href=IR.html#x357>x357</a>],enss=[[<a href=IR.html#x358>x358</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x353}, writes={x353})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x353>x353</a>, <a href=IR.html#x357>x357</a>, <a href=IR.html#x358>x358</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x359>x359</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x362>x362</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x362>x362</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x362>x362</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x215>x215</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x354><a href=IR.html#x354>x354</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x210, 0016: x86<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x361>x361</a>, <a href=IR.html#x366>x366</a>, <a href=IR.html#x387>x387</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x354>x354</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x387>x387</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x387>x387</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x387>x387</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x210>x210</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x366>x366</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x361>x361</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x361><a href=IR.html#x361>x361</a> = FIFOBankedEnq(mem=<a href=IR.html#x354>x354</a>,data=[<a href=IR.html#x360>x360</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x354}, writes={x354})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x354>x354</a>, <a href=IR.html#x360>x360</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x361>x361</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x362>x362</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x362>x362</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x362>x362</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x217>x217</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x366><a href=IR.html#x366>x366</a> = FIFOBankedDeq(mem=<a href=IR.html#x354>x354</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x367>x367</a>, <a href=IR.html#x372>x372</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x354}, writes={x354})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x354>x354</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x366>x366</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x366>x366</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x372>x372</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x372>x372</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x372>x372</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x222>x222</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x355><a href=IR.html#x355>x355</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x211, 0016: x87<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x363>x363</a>, <a href=IR.html#x382>x382</a>, <a href=IR.html#x387>x387</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x355>x355</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x387>x387</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x387>x387</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x387>x387</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x382>x382</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x382><a href=IR.html#x382>x382</a> = StreamInBankedRead(mem=<a href=IR.html#x355>x355</a>,enss=[[<a href=IR.html#b377>b377</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x383>x383</a>, <a href=IR.html#x385>x385</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x355}, writes={x355})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x355>x355</a>, <a href=IR.html#b377>b377</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x382>x382</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x382>x382</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x385>x385</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x385>x385</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x385>x385</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x235>x235</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x364><a href=IR.html#x364>x364</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x220, 0016: x97<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x369>x369</a>, <a href=IR.html#x379>x379</a>, <a href=IR.html#x386>x386</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x364>x364</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x386>x386</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x386>x386</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x386>x386</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x220>x220</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x379>x379</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x369>x369</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x369><a href=IR.html#x369>x369</a> = RegWrite(mem=<a href=IR.html#x364>x364</a>,data=<a href=IR.html#x368>x368</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x372>x372</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x364}, writes={x364})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x364>x364</a>, <a href=IR.html#x368>x368</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x369>x369</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x366>x366</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x372>x372</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x372>x372</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x372>x372</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x224>x224</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x379><a href=IR.html#x379>x379</a> = RegRead(mem=<a href=IR.html#x364>x364</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x380>x380</a>, <a href=IR.html#x385>x385</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x364})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x364>x364</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x379>x379</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x379>x379</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x385>x385</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x385>x385</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x385>x385</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x232>x232</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x365><a href=IR.html#x365>x365</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x221, 0016: x98<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x371>x371</a>, <a href=IR.html#x446>x446</a>, <a href=IR.html#x386>x386</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x365>x365</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x386>x386</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x386>x386</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x386>x386</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x221>x221</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x446>x446</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x371>x371</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x371><a href=IR.html#x371>x371</a> = RegWrite(mem=<a href=IR.html#x365>x365</a>,data=<a href=IR.html#x370>x370</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x372>x372</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x365}, writes={x365})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x365>x365</a>, <a href=IR.html#x370>x370</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x371>x371</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x366>x366</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x372>x372</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x372>x372</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x372>x372</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x226>x226</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x446><a href=IR.html#x446>x446</a> = RegRead(mem=<a href=IR.html#x365>x365</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x373<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x374>x374</a>, <a href=IR.html#x386>x386</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x365})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x446>x446</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x446>x446</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x386>x386</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x385>x385</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x385>x385</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x228>x228</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x403><a href=IR.html#x403>x403</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x251, 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x411>x411</a>, <a href=IR.html#x430>x430</a>, <a href=IR.html#x435>x435</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x403>x403</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x435>x435</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x435>x435</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x435>x435</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x411>x411</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x411><a href=IR.html#x411>x411</a> = StreamOutBankedWrite(mem=<a href=IR.html#x403>x403</a>,data=[<a href=IR.html#x409>x409</a>],enss=[[<a href=IR.html#x410>x410</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x403}, writes={x403})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x403>x403</a>, <a href=IR.html#x409>x409</a>, <a href=IR.html#x410>x410</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x411>x411</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x259>x259</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x404><a href=IR.html#x404>x404</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0027: x252, 0016: x121<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x427>x427</a>, <a href=IR.html#x430>x430</a>, <a href=IR.html#x435>x435</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x404>x404</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x435>x435</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x435>x435</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x435>x435</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x427>x427</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x427><a href=IR.html#x427>x427</a> = StreamOutBankedWrite(mem=<a href=IR.html#x404>x404</a>,data=[<a href=IR.html#x426>x426</a>],enss=[[<a href=IR.html#b419>b419</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x428>x428</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x404}, writes={x404})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x404>x404</a>, <a href=IR.html#x426>x426</a>, <a href=IR.html#b419>b419</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x427>x427</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x424>x424</a>, <a href=IR.html#x421>x421</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x428>x428</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x428>x428</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 101<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x428>x428</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x272>x272</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x405><a href=IR.html#x405>x405</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x253, 0016: x122<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x430>x430</a>, <a href=IR.html#x431>x431</a>, <a href=IR.html#x435>x435</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x405>x405</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x435>x435</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x435>x435</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 79<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x435>x435</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x431>x431</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x431><a href=IR.html#x431>x431</a> = StreamInBankedRead(mem=<a href=IR.html#x405>x405</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x433>x433</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x405}, writes={x405})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x405>x405</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x431>x431</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x431>x431</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x433>x433</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x433>x433</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x433>x433</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x276>x276</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x406><a href=IR.html#x406>x406</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x254, 0016: x124<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x412>x412</a>, <a href=IR.html#x421>x421</a>, <a href=IR.html#x429>x429</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x406>x406</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x429>x429</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x429>x429</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x429>x429</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x254>x254</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x421>x421</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x412>x412</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x412><a href=IR.html#x412>x412</a> = RegWrite(mem=<a href=IR.html#x406>x406</a>,data=384312,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x406}, writes={x406})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x406>x406</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x412>x412</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x260>x260</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x421><a href=IR.html#x421>x421</a> = RegRead(mem=<a href=IR.html#x406>x406</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x422>x422</a>, <a href=IR.html#x428>x428</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x406})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x406>x406</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x421>x421</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x421>x421</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x428>x428</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x428>x428</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x428>x428</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x267>x267</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x407><a href=IR.html#x407>x407</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x255, 0016: x125<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x413>x413</a>, <a href=IR.html#x447>x447</a>, <a href=IR.html#x429>x429</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x407>x407</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x429>x429</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x429>x429</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x429>x429</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x255>x255</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x447>x447</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x413>x413</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x413><a href=IR.html#x413>x413</a> = RegWrite(mem=<a href=IR.html#x407>x407</a>,data=384320,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x414>x414</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x407}, writes={x407})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x407>x407</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x413>x413</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x414>x414</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x414>x414</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x414>x414</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x261>x261</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x447><a href=IR.html#x447>x447</a> = RegRead(mem=<a href=IR.html#x407>x407</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:37:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x415<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x416>x416</a>, <a href=IR.html#x429>x429</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x407})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x447>x447</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x447>x447</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x429>x429</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x428>x428</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x428>x428</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x263>x263</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
