// Seed: 1997951033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  assign module_1.id_1 = 0;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_2 = 32'd23
) ();
  wire [(  1  ) : 1 'h0] _id_1;
  assign id_1 = id_1;
  wire [id_1  *  id_1 : id_1] _id_2;
  wire [-1 : (  id_1  )] id_3;
  parameter id_4 = -1'd0;
  logic [id_2 : id_2] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
