

================================================================
== Vitis HLS Report for 'LOADBYTES_1'
================================================================
* Date:           Mon May 27 18:05:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Temp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       33|  90.000 ns|  0.330 us|    9|   33|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_22_1  |        0|       24|         3|          -|          -|  0 ~ 8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [source/word.h:21]   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [source/word.h:20]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 15 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bytes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bytes"   --->   Operation 16 'read' 'bytes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%idx_cast = zext i5 %idx_read"   --->   Operation 17 'zext' 'idx_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.52ns)   --->   "%add_ln22 = add i64 %idx_cast, i64 %bytes_read" [source/word.h:22]   --->   Operation 18 'add' 'add_ln22' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln22" [source/word.h:22]   --->   Operation 19 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i" [source/word.h:20]   --->   Operation 20 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 0, i64 %x" [source/word.h:21]   --->   Operation 21 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n"   --->   Operation 22 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i4 %n_read" [source/word.h:22]   --->   Operation 23 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 25 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 26 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 27 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 28 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 29 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 30 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [source/word.h:22]   --->   Operation 33 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.32>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [source/word.h:22]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (1.73ns)   --->   "%icmp_ln22 = icmp_eq  i4 %i_1, i4 %n_read" [source/word.h:22]   --->   Operation 35 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 0"   --->   Operation 36 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln22_1 = add i4 %i_1, i4 1" [source/word.h:22]   --->   Operation 37 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %for.end.loopexit" [source/word.h:22]   --->   Operation 38 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i4 %i_1" [source/word.h:22]   --->   Operation 39 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln22_1, i4 %i" [source/word.h:20]   --->   Operation 40 'store' 'store_ln20' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%x_load_1 = load i64 %x" [source/word.h:23]   --->   Operation 41 'load' 'x_load_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i64 %x_load_1" [source/word.h:23]   --->   Operation 42 'ret' 'ret_ln23' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 43 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [source/word.h:22]   --->   Operation 43 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln22, i3 0" [source/word.h:22]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (1.82ns)   --->   "%sub_ln22 = sub i6 56, i6 %shl_ln" [source/word.h:22]   --->   Operation 45 'sub' 'sub_ln22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.72>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%x_load = load i64 %x" [source/word.h:22]   --->   Operation 46 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [source/word.h:22]   --->   Operation 47 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %gmem_addr_read" [source/word.h:22]   --->   Operation 48 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i6 %sub_ln22" [source/word.h:22]   --->   Operation 49 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (3.14ns)   --->   "%shl_ln22 = shl i64 %zext_ln22, i64 %zext_ln22_1" [source/word.h:22]   --->   Operation 50 'shl' 'shl_ln22' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 51 [1/1] (0.99ns)   --->   "%x_1 = or i64 %shl_ln22, i64 %x_load" [source/word.h:22]   --->   Operation 51 'or' 'x_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %x_1, i64 %x" [source/word.h:21]   --->   Operation 52 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [source/word.h:22]   --->   Operation 53 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bytes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                 (alloca           ) [ 0111111111111]
i                 (alloca           ) [ 0111111111111]
idx_read          (read             ) [ 0000000000000]
bytes_read        (read             ) [ 0000000000000]
idx_cast          (zext             ) [ 0000000000000]
add_ln22          (add              ) [ 0000000000000]
gmem_addr         (getelementptr    ) [ 0011111111111]
store_ln20        (store            ) [ 0000000000000]
store_ln21        (store            ) [ 0000000000000]
n_read            (read             ) [ 0001111111111]
zext_ln22_2       (zext             ) [ 0001111111000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
empty             (readreq          ) [ 0000000000000]
br_ln22           (br               ) [ 0000000000000]
i_1               (load             ) [ 0000000000000]
icmp_ln22         (icmp             ) [ 0000000000111]
empty_84          (speclooptripcount) [ 0000000000000]
add_ln22_1        (add              ) [ 0000000000000]
br_ln22           (br               ) [ 0000000000000]
trunc_ln22        (trunc            ) [ 0000000000010]
store_ln20        (store            ) [ 0000000000000]
x_load_1          (load             ) [ 0000000000000]
ret_ln23          (ret              ) [ 0000000000000]
gmem_addr_read    (read             ) [ 0000000000001]
shl_ln            (bitconcatenate   ) [ 0000000000000]
sub_ln22          (sub              ) [ 0000000000001]
x_load            (load             ) [ 0000000000000]
specloopname_ln22 (specloopname     ) [ 0000000000000]
zext_ln22         (zext             ) [ 0000000000000]
zext_ln22_1       (zext             ) [ 0000000000000]
shl_ln22          (shl              ) [ 0000000000000]
x_1               (or               ) [ 0000000000000]
store_ln21        (store            ) [ 0000000000000]
br_ln22           (br               ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bytes">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytes"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="x_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="idx_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="bytes_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bytes_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="n_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_readreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="1"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="gmem_addr_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="10"/>
<pin id="91" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="9"/>
<pin id="95" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/10 x_load/12 "/>
</bind>
</comp>

<comp id="96" class="1004" name="idx_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln22_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="gmem_addr_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln20_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln21_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln22_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_1_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="9"/>
<pin id="129" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln22_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="8"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln22_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln22_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln20_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="9"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="shl_ln_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="1"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sub_ln22_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22/11 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln22_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/12 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln22_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/12 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shl_ln22_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="x_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="x_1/12 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln21_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="11"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/12 "/>
</bind>
</comp>

<comp id="186" class="1005" name="x_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="200" class="1005" name="gmem_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="n_read_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="8"/>
<pin id="208" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="211" class="1005" name="zext_ln22_2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22_2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="trunc_ln22_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="1"/>
<pin id="221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="224" class="1005" name="gmem_addr_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="sub_ln22_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="1"/>
<pin id="231" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="64" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="70" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="100" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="76" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="127" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="127" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="135" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="93" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="56" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="196"><net_src comp="60" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="203"><net_src comp="106" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="209"><net_src comp="76" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="214"><net_src comp="122" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="222"><net_src comp="141" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="227"><net_src comp="88" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="232"><net_src comp="157" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: LOADBYTES.1 : gmem | {2 3 4 5 6 7 8 9 11 }
	Port: LOADBYTES.1 : bytes | {1 }
	Port: LOADBYTES.1 : n | {2 }
	Port: LOADBYTES.1 : idx | {1 }
  - Chain level:
	State 1
		add_ln22 : 1
		gmem_addr : 2
		store_ln20 : 1
		store_ln21 : 1
	State 2
		empty : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln22 : 1
		add_ln22_1 : 1
		br_ln22 : 2
		trunc_ln22 : 1
		store_ln20 : 2
		ret_ln23 : 1
	State 11
		sub_ln22 : 1
	State 12
		shl_ln22 : 1
		x_1 : 2
		store_ln21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln22_fu_100      |    0    |    71   |
|          |     add_ln22_1_fu_135     |    0    |    13   |
|----------|---------------------------|---------|---------|
|    or    |         x_1_fu_175        |    0    |    64   |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln22_fu_169      |    0    |    17   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln22_fu_157      |    0    |    14   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln22_fu_130     |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |    idx_read_read_fu_64    |    0    |    0    |
|   read   |   bytes_read_read_fu_70   |    0    |    0    |
|          |     n_read_read_fu_76     |    0    |    0    |
|          | gmem_addr_read_read_fu_88 |    0    |    0    |
|----------|---------------------------|---------|---------|
|  readreq |     grp_readreq_fu_82     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       idx_cast_fu_96      |    0    |    0    |
|   zext   |     zext_ln22_2_fu_122    |    0    |    0    |
|          |      zext_ln22_fu_163     |    0    |    0    |
|          |     zext_ln22_1_fu_166    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln22_fu_141     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_150       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   192   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|gmem_addr_read_reg_224|    8   |
|   gmem_addr_reg_200  |    8   |
|       i_reg_193      |    4   |
|    n_read_reg_206    |    4   |
|   sub_ln22_reg_229   |    6   |
|  trunc_ln22_reg_219  |    3   |
|       x_reg_186      |   64   |
|  zext_ln22_2_reg_211 |   32   |
+----------------------+--------+
|         Total        |   129  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_82 |  p2  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   192  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   129  |   201  |
+-----------+--------+--------+--------+
