Protel Design System Design Rule Check
PCB File : D:\FSAE2021\WiredBMS\BMS_Slave_Wired\BMS_Slave-X+X.PcbDoc
Date     : 8/14/2021
Time     : 6:43:14 PM

Processing Rule : Clearance Constraint (Gap=10mil) (InNet('NetQ24_3','NetQ23_3','NetQ22_3','NetQ21_3','NetQ20_3','NetQ19_3','NetQ18_3','NetQ17_3','NetQ16_3','NetQ15_3','NetQ14_3','NetQ13_3','NetQ12_3','NetQ11_3','NetQ10_3','NetQ9_3','NetQ8_3','NetQ7_3','NetQ6_3','NetQ5_3','NetQ4_3','NetQ3_3','NetQ2_3','NetQ1_3','NetQ0_3')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNet('CELL24','CELL23','CELL22','CELL21','CELL20','CELL19','CELL18','CELL17','CELL16','CELL15','CELL14','CELL13','CELL12','CELL11','CELL10','CELL9','CELL8','CELL7','CELL6','CELL5','CELL4','CELL3','CELL2','CELL1','CELL0')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNet('CELL_UF_24','CELL_UF_23','CELL_UF_22','CELL_UF_21','CELL_UF_20','CELL_UF_19','CELL_UF_18','CELL_UF_17','CELL_UF_16','CELL_UF_15','CELL_UF_14','CELL_UF_13','CELL_UF_12','CELL_UF_11','CELL_UF_10','CELL_UF_9','CELL_UF_8','CELL_UF_7','CELL_UF_6','CELL_UF_5','CELL_UF_4','CELL_UF_3','CELL_UF_2','CELL_UF_1','CELL_UF_0')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNet('C24','C23','C22','C21','C20','C19','C18','C17','C16','C15','C14','C13','C12','C11','C10','C9','C8','C7','C6','C5','C4','C3','C2','C1','C0')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=40mil) (OnLayer('Layer 2')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=60mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C100-2(8107.902mil,1263.661mil) on Top Layer And Track (8070.598mil,1292.661mil)(8114.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C100-2(8107.902mil,1263.661mil) on Top Layer And Track (8088.902mil,1241.661mil)(8088.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C100-2(8107.902mil,1263.661mil) on Top Layer And Track (8088.902mil,1241.661mil)(8189.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C100-2(8107.902mil,1263.661mil) on Top Layer And Track (8088.902mil,1285.661mil)(8189.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C100-2(8107.902mil,1263.661mil) on Top Layer And Track (8114.598mil,1292.661mil)(8114.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C14-1(6038.417mil,1860mil) on Top Layer And Track (5947mil,1824mil)(6063mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C14-1(6038.417mil,1860mil) on Top Layer And Track (5947mil,1896mil)(6063mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C14-1(6038.417mil,1860mil) on Top Layer And Track (6063mil,1824mil)(6063mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C15-1(6288.417mil,1860mil) on Top Layer And Track (6197mil,1824mil)(6313mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C15-1(6288.417mil,1860mil) on Top Layer And Track (6197mil,1896mil)(6313mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C15-1(6288.417mil,1860mil) on Top Layer And Track (6313mil,1824mil)(6313mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C15-2(6221.583mil,1860mil) on Top Layer And Track (6197mil,1824mil)(6197mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C15-2(6221.583mil,1860mil) on Top Layer And Track (6197mil,1824mil)(6313mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C15-2(6221.583mil,1860mil) on Top Layer And Track (6197mil,1896mil)(6313mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C16-1(6533.417mil,1860mil) on Top Layer And Track (6442mil,1824mil)(6558mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C16-1(6533.417mil,1860mil) on Top Layer And Track (6442mil,1896mil)(6558mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C16-1(6533.417mil,1860mil) on Top Layer And Track (6558mil,1824mil)(6558mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C16-2(6466.583mil,1860mil) on Top Layer And Track (6442mil,1824mil)(6442mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C16-2(6466.583mil,1860mil) on Top Layer And Track (6442mil,1824mil)(6558mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C16-2(6466.583mil,1860mil) on Top Layer And Track (6442mil,1896mil)(6558mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C17-1(6788.417mil,1860mil) on Top Layer And Track (6697mil,1824mil)(6813mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C17-1(6788.417mil,1860mil) on Top Layer And Track (6697mil,1896mil)(6813mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C17-1(6788.417mil,1860mil) on Top Layer And Track (6813mil,1824mil)(6813mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C2-1(3038.417mil,1860mil) on Top Layer And Track (2947mil,1824mil)(3063mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C2-1(3038.417mil,1860mil) on Top Layer And Track (2947mil,1896mil)(3063mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C2-1(3038.417mil,1860mil) on Top Layer And Track (3063mil,1824mil)(3063mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C2-2(2971.583mil,1860mil) on Top Layer And Track (2947mil,1824mil)(2947mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C2-2(2971.583mil,1860mil) on Top Layer And Track (2947mil,1824mil)(3063mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C2-2(2971.583mil,1860mil) on Top Layer And Track (2947mil,1896mil)(3063mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C30-1(4005mil,1262.079mil) on Bottom Layer And Track (3969mil,1170.661mil)(3969mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C30-1(4005mil,1262.079mil) on Bottom Layer And Track (3969mil,1286.661mil)(4041mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C30-1(4005mil,1262.079mil) on Bottom Layer And Track (4041mil,1170.661mil)(4041mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C30-2(4005mil,1195.244mil) on Bottom Layer And Track (3969mil,1170.661mil)(3969mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C30-2(4005mil,1195.244mil) on Bottom Layer And Track (3969mil,1170.661mil)(4041mil,1170.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C30-2(4005mil,1195.244mil) on Bottom Layer And Track (4041mil,1170.661mil)(4041mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C3-1(3288.417mil,1860mil) on Top Layer And Track (3197mil,1824mil)(3313mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C3-1(3288.417mil,1860mil) on Top Layer And Track (3197mil,1896mil)(3313mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C3-1(3288.417mil,1860mil) on Top Layer And Track (3313mil,1824mil)(3313mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C31-1(4255mil,1262.079mil) on Bottom Layer And Track (4219mil,1170.661mil)(4219mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C31-1(4255mil,1262.079mil) on Bottom Layer And Track (4219mil,1286.661mil)(4291mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C31-1(4255mil,1262.079mil) on Bottom Layer And Track (4291mil,1170.661mil)(4291mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C3-2(3221.583mil,1860mil) on Top Layer And Track (3197mil,1824mil)(3197mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C3-2(3221.583mil,1860mil) on Top Layer And Track (3197mil,1824mil)(3313mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C3-2(3221.583mil,1860mil) on Top Layer And Track (3197mil,1896mil)(3313mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C32-2(4505mil,1195.244mil) on Bottom Layer And Track (4469mil,1170.661mil)(4469mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C4-1(3538.417mil,1860mil) on Top Layer And Track (3447mil,1824mil)(3563mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C4-1(3538.417mil,1860mil) on Top Layer And Track (3447mil,1896mil)(3563mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C4-1(3538.417mil,1860mil) on Top Layer And Track (3563mil,1824mil)(3563mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C4-2(3471.583mil,1860mil) on Top Layer And Track (3447mil,1824mil)(3447mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C4-2(3471.583mil,1860mil) on Top Layer And Track (3447mil,1824mil)(3563mil,1824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C4-2(3471.583mil,1860mil) on Top Layer And Track (3447mil,1896mil)(3563mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C42-1(7005mil,1262.079mil) on Bottom Layer And Track (6969mil,1170.661mil)(6969mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C42-1(7005mil,1262.079mil) on Bottom Layer And Track (6969mil,1286.661mil)(7041mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C42-1(7005mil,1262.079mil) on Bottom Layer And Track (7041mil,1170.661mil)(7041mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C43-1(7255mil,1262.079mil) on Bottom Layer And Track (7219mil,1170.661mil)(7219mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C43-1(7255mil,1262.079mil) on Bottom Layer And Track (7219mil,1286.661mil)(7291mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C43-1(7255mil,1262.079mil) on Bottom Layer And Track (7291mil,1170.661mil)(7291mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C43-2(7255mil,1195.244mil) on Bottom Layer And Track (7219mil,1170.661mil)(7219mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C43-2(7255mil,1195.244mil) on Bottom Layer And Track (7219mil,1170.661mil)(7291mil,1170.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C43-2(7255mil,1195.244mil) on Bottom Layer And Track (7291mil,1170.661mil)(7291mil,1286.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C54-1(6718.662mil,813.235mil) on Top Layer And Track (6695.662mil,734.735mil)(6695.662mil,830.735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C54-1(6718.662mil,813.235mil) on Top Layer And Track (6695.662mil,830.735mil)(6741.662mil,830.735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C54-1(6718.662mil,813.235mil) on Top Layer And Track (6741.662mil,734.735mil)(6741.662mil,830.735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C55-1(3688mil,810.5mil) on Top Layer And Track (3665mil,732mil)(3665mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C55-1(3688mil,810.5mil) on Top Layer And Track (3665mil,828mil)(3711mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C55-1(3688mil,810.5mil) on Top Layer And Track (3711mil,732mil)(3711mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C55-2(3688mil,749.5mil) on Top Layer And Track (3665mil,732mil)(3665mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C55-2(3688mil,749.5mil) on Top Layer And Track (3665mil,732mil)(3711mil,732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C55-2(3688mil,749.5mil) on Top Layer And Track (3711mil,732mil)(3711mil,828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C56-1(6907.5mil,572mil) on Top Layer And Track (6890mil,549mil)(6890mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C56-1(6907.5mil,572mil) on Top Layer And Track (6890mil,549mil)(6986mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C56-1(6907.5mil,572mil) on Top Layer And Track (6890mil,595mil)(6986mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C56-2(6968.5mil,572mil) on Top Layer And Track (6890mil,549mil)(6986mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C56-2(6968.5mil,572mil) on Top Layer And Track (6890mil,595mil)(6986mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C56-2(6968.5mil,572mil) on Top Layer And Track (6986mil,549mil)(6986mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C65-1(5380.417mil,361mil) on Top Layer And Track (5289mil,325mil)(5405mil,325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C65-1(5380.417mil,361mil) on Top Layer And Track (5289mil,397mil)(5405mil,397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C65-1(5380.417mil,361mil) on Top Layer And Track (5405mil,325mil)(5405mil,397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C65-2(5313.583mil,361mil) on Top Layer And Track (5289mil,325mil)(5289mil,397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C65-2(5313.583mil,361mil) on Top Layer And Track (5289mil,325mil)(5405mil,325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C65-2(5313.583mil,361mil) on Top Layer And Track (5289mil,397mil)(5405mil,397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C68-1(4059.332mil,640.5mil) on Top Layer And Track (4036.332mil,562mil)(4036.332mil,658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C68-1(4059.332mil,640.5mil) on Top Layer And Track (4036.332mil,658mil)(4082.332mil,658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C68-1(4059.332mil,640.5mil) on Top Layer And Track (4082.332mil,562mil)(4082.332mil,658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C68-2(4059.332mil,579.5mil) on Top Layer And Track (4036.332mil,562mil)(4036.332mil,658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C68-2(4059.332mil,579.5mil) on Top Layer And Track (4036.332mil,562mil)(4082.332mil,562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C68-2(4059.332mil,579.5mil) on Top Layer And Track (4082.332mil,562mil)(4082.332mil,658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C69-1(8142.663mil,815.244mil) on Top Layer And Track (8106.663mil,790.661mil)(8106.663mil,906.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C69-1(8142.663mil,815.244mil) on Top Layer And Track (8106.663mil,790.661mil)(8178.663mil,790.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad C69-1(8142.663mil,815.244mil) on Top Layer And Track (8111.168mil,697.322mil)(8111.168mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad C69-1(8142.663mil,815.244mil) on Top Layer And Track (8111.168mil,780mil)(8221.404mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C69-1(8142.663mil,815.244mil) on Top Layer And Track (8178.663mil,790.661mil)(8178.663mil,906.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C69-2(8142.663mil,882.078mil) on Top Layer And Track (8106.663mil,790.661mil)(8106.663mil,906.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C69-2(8142.663mil,882.078mil) on Top Layer And Track (8106.663mil,906.661mil)(8178.663mil,906.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C69-2(8142.663mil,882.078mil) on Top Layer And Track (8178.663mil,790.661mil)(8178.663mil,906.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C70-1(5101.521mil,815.244mil) on Top Layer And Track (5065.521mil,790.661mil)(5065.521mil,906.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C70-1(5101.521mil,815.244mil) on Top Layer And Track (5065.521mil,790.661mil)(5137.521mil,790.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad C70-1(5101.521mil,815.244mil) on Top Layer And Track (5070.025mil,697.323mil)(5070.025mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad C70-1(5101.521mil,815.244mil) on Top Layer And Track (5070.025mil,780mil)(5180.261mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C70-1(5101.521mil,815.244mil) on Top Layer And Track (5137.521mil,790.661mil)(5137.521mil,906.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C75-1(8763.557mil,291.281mil) on Top Layer And Track (8690.018mil,248.854mil)(8761.436mil,320.272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C75-1(8763.557mil,291.281mil) on Top Layer And Track (8721.131mil,217.742mil)(8792.549mil,289.159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C75-1(8763.557mil,291.281mil) on Top Layer And Track (8761.436mil,320.272mil)(8792.549mil,289.159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C75-2(8719.01mil,246.733mil) on Top Layer And Track (8690.018mil,248.854mil)(8721.131mil,217.742mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C75-2(8719.01mil,246.733mil) on Top Layer And Track (8690.018mil,248.854mil)(8761.436mil,320.272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C75-2(8719.01mil,246.733mil) on Top Layer And Track (8721.131mil,217.742mil)(8792.549mil,289.159mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C76-1(2133.5mil,1149mil) on Top Layer And Track (2114.5mil,1127mil)(2114.5mil,1171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C76-1(2133.5mil,1149mil) on Top Layer And Track (2114.5mil,1127mil)(2215.5mil,1127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C76-1(2133.5mil,1149mil) on Top Layer And Track (2114.5mil,1171mil)(2215.5mil,1171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C76-2(2196.5mil,1149mil) on Top Layer And Track (2114.5mil,1127mil)(2215.5mil,1127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C76-2(2196.5mil,1149mil) on Top Layer And Track (2114.5mil,1171mil)(2215.5mil,1171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C76-2(2196.5mil,1149mil) on Top Layer And Track (2215.5mil,1127mil)(2215.5mil,1171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C85-2(4357.902mil,1263.661mil) on Top Layer And Track (4320.598mil,1292.661mil)(4364.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C85-2(4357.902mil,1263.661mil) on Top Layer And Track (4338.902mil,1241.661mil)(4338.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C85-2(4357.902mil,1263.661mil) on Top Layer And Track (4338.902mil,1241.661mil)(4439.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C85-2(4357.902mil,1263.661mil) on Top Layer And Track (4338.902mil,1285.661mil)(4439.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C85-2(4357.902mil,1263.661mil) on Top Layer And Track (4364.598mil,1292.661mil)(4364.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C86-1(4670.902mil,1263.661mil) on Top Layer And Track (4588.902mil,1241.661mil)(4689.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C86-1(4670.902mil,1263.661mil) on Top Layer And Track (4588.902mil,1285.661mil)(4689.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C86-1(4670.902mil,1263.661mil) on Top Layer And Track (4645.402mil,1292.661mil)(4689.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C86-1(4670.902mil,1263.661mil) on Top Layer And Track (4689.402mil,1292.661mil)(4689.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C86-1(4670.902mil,1263.661mil) on Top Layer And Track (4689.902mil,1241.661mil)(4689.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C86-2(4607.902mil,1263.661mil) on Top Layer And Track (4570.598mil,1292.661mil)(4614.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C86-2(4607.902mil,1263.661mil) on Top Layer And Track (4588.902mil,1241.661mil)(4588.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C86-2(4607.902mil,1263.661mil) on Top Layer And Track (4588.902mil,1241.661mil)(4689.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C86-2(4607.902mil,1263.661mil) on Top Layer And Track (4588.902mil,1285.661mil)(4689.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C86-2(4607.902mil,1263.661mil) on Top Layer And Track (4614.598mil,1292.661mil)(4614.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C87-1(4920.902mil,1263.661mil) on Top Layer And Track (4838.902mil,1241.661mil)(4939.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C87-1(4920.902mil,1263.661mil) on Top Layer And Track (4838.902mil,1285.661mil)(4939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C87-1(4920.902mil,1263.661mil) on Top Layer And Track (4895.402mil,1292.661mil)(4939.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C87-1(4920.902mil,1263.661mil) on Top Layer And Track (4939.402mil,1292.661mil)(4939.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C87-1(4920.902mil,1263.661mil) on Top Layer And Track (4939.902mil,1241.661mil)(4939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C87-2(4857.902mil,1263.661mil) on Top Layer And Track (4820.598mil,1292.661mil)(4864.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C87-2(4857.902mil,1263.661mil) on Top Layer And Track (4838.902mil,1241.661mil)(4838.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C87-2(4857.902mil,1263.661mil) on Top Layer And Track (4838.902mil,1241.661mil)(4939.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C87-2(4857.902mil,1263.661mil) on Top Layer And Track (4838.902mil,1285.661mil)(4939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C87-2(4857.902mil,1263.661mil) on Top Layer And Track (4864.598mil,1292.661mil)(4864.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C98-1(7670.902mil,1263.661mil) on Top Layer And Track (7588.902mil,1241.661mil)(7689.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C98-1(7670.902mil,1263.661mil) on Top Layer And Track (7588.902mil,1285.661mil)(7689.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C98-1(7670.902mil,1263.661mil) on Top Layer And Track (7645.402mil,1292.661mil)(7689.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C98-1(7670.902mil,1263.661mil) on Top Layer And Track (7689.402mil,1292.661mil)(7689.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C98-1(7670.902mil,1263.661mil) on Top Layer And Track (7689.902mil,1241.661mil)(7689.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C98-2(7607.902mil,1263.661mil) on Top Layer And Track (7570.598mil,1292.661mil)(7614.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C98-2(7607.902mil,1263.661mil) on Top Layer And Track (7588.902mil,1241.661mil)(7588.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C98-2(7607.902mil,1263.661mil) on Top Layer And Track (7588.902mil,1241.661mil)(7689.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C98-2(7607.902mil,1263.661mil) on Top Layer And Track (7588.902mil,1285.661mil)(7689.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C98-2(7607.902mil,1263.661mil) on Top Layer And Track (7614.598mil,1292.661mil)(7614.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C99-1(7920.902mil,1263.661mil) on Top Layer And Track (7838.902mil,1241.661mil)(7939.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C99-1(7920.902mil,1263.661mil) on Top Layer And Track (7838.902mil,1285.661mil)(7939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C99-1(7920.902mil,1263.661mil) on Top Layer And Track (7895.402mil,1292.661mil)(7939.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C99-1(7920.902mil,1263.661mil) on Top Layer And Track (7939.402mil,1292.661mil)(7939.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C99-1(7920.902mil,1263.661mil) on Top Layer And Track (7939.902mil,1241.661mil)(7939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C99-2(7857.902mil,1263.661mil) on Top Layer And Track (7820.598mil,1292.661mil)(7864.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C99-2(7857.902mil,1263.661mil) on Top Layer And Track (7838.902mil,1241.661mil)(7838.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C99-2(7857.902mil,1263.661mil) on Top Layer And Track (7838.902mil,1241.661mil)(7939.902mil,1241.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C99-2(7857.902mil,1263.661mil) on Top Layer And Track (7838.902mil,1285.661mil)(7939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C99-2(7857.902mil,1263.661mil) on Top Layer And Track (7864.598mil,1292.661mil)(7864.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D11-2(5188.854mil,1890mil) on Bottom Layer And Track (5248mil,1900mil)(5258mil,1890mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D12-1(5571.146mil,1890mil) on Bottom Layer And Text "D12" (5545mil,1790.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(5571.146mil,1890mil) on Bottom Layer And Track (5385mil,1830mil)(5625mil,1830mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(5571.146mil,1890mil) on Bottom Layer And Track (5385mil,1950mil)(5625mil,1950mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D12-1(5571.146mil,1890mil) on Bottom Layer And Track (5505mil,1890mil)(5520mil,1890mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D12-1(5571.146mil,1890mil) on Bottom Layer And Track (5511mil,1880mil)(5511mil,1900mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(5571.146mil,1890mil) on Bottom Layer And Track (5555mil,1468.661mil)(5555mil,1828.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(5571.146mil,1890mil) on Bottom Layer And Track (5555mil,1828.661mil)(5705mil,1828.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(5571.146mil,1890mil) on Bottom Layer And Track (5620mil,1830mil)(5620mil,1950mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D12-1(5571.146mil,1890mil) on Bottom Layer And Track (5625mil,1830mil)(5625mil,1950mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D12-2(5438.854mil,1890mil) on Bottom Layer And Track (5385mil,1830mil)(5385mil,1950mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-2(5438.854mil,1890mil) on Bottom Layer And Track (5455mil,1468.661mil)(5455mil,1828.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D12-2(5438.854mil,1890mil) on Bottom Layer And Track (5490mil,1890mil)(5505mil,1890mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D12-2(5438.854mil,1890mil) on Bottom Layer And Track (5498mil,1880mil)(5498mil,1900mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D12-2(5438.854mil,1890mil) on Bottom Layer And Track (5498mil,1880mil)(5508mil,1890mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D12-2(5438.854mil,1890mil) on Bottom Layer And Track (5498mil,1900mil)(5508mil,1890mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7838.661mil,1719.291mil)(7838.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7838.661mil,1829.527mil)(7921.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7860mil,1748.661mil)(7880mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7860mil,1768.661mil)(7900mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7880mil,1768.661mil)(7880mil,1776.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7880mil,1768.661mil)(7900mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7906mil,1764.661mil)(7913mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7907mil,1771.661mil)(7913mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7913mil,1765.661mil)(7913mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D27-1(7880mil,1802.815mil) on Top Layer And Track (7921.339mil,1719.291mil)(7921.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D27-2(7880mil,1714.508mil) on Top Layer And Track (7838.661mil,1719.291mil)(7838.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D27-2(7880mil,1714.508mil) on Top Layer And Track (7858mil,1588.661mil)(7858mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D27-2(7880mil,1714.508mil) on Top Layer And Track (7858mil,1689.661mil)(7902mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-2(7880mil,1714.508mil) on Top Layer And Track (7860mil,1748.661mil)(7880mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-2(7880mil,1714.508mil) on Top Layer And Track (7860mil,1748.661mil)(7900mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D27-2(7880mil,1714.508mil) on Top Layer And Track (7880mil,1740.661mil)(7880mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-2(7880mil,1714.508mil) on Top Layer And Track (7880mil,1768.661mil)(7900mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D27-2(7880mil,1714.508mil) on Top Layer And Track (7902mil,1588.661mil)(7902mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D27-2(7880mil,1714.508mil) on Top Layer And Track (7921.339mil,1719.291mil)(7921.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7588.661mil,1719.291mil)(7588.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7588.661mil,1829.527mil)(7671.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7610mil,1748.661mil)(7630mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7610mil,1768.661mil)(7650mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7630mil,1768.661mil)(7630mil,1776.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7630mil,1768.661mil)(7650mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7656mil,1764.661mil)(7663mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7657mil,1771.661mil)(7663mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7663mil,1765.661mil)(7663mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D28-1(7630mil,1802.815mil) on Top Layer And Track (7671.339mil,1719.291mil)(7671.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D28-2(7630mil,1714.508mil) on Top Layer And Track (7588.661mil,1719.291mil)(7588.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D28-2(7630mil,1714.508mil) on Top Layer And Track (7608mil,1588.661mil)(7608mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D28-2(7630mil,1714.508mil) on Top Layer And Track (7608mil,1689.661mil)(7652mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-2(7630mil,1714.508mil) on Top Layer And Track (7610mil,1748.661mil)(7630mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-2(7630mil,1714.508mil) on Top Layer And Track (7610mil,1748.661mil)(7650mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D28-2(7630mil,1714.508mil) on Top Layer And Track (7630mil,1740.661mil)(7630mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-2(7630mil,1714.508mil) on Top Layer And Track (7630mil,1768.661mil)(7650mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D28-2(7630mil,1714.508mil) on Top Layer And Track (7652mil,1588.661mil)(7652mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D28-2(7630mil,1714.508mil) on Top Layer And Track (7671.339mil,1719.291mil)(7671.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7338.661mil,1719.291mil)(7338.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7338.661mil,1829.527mil)(7421.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7360mil,1748.661mil)(7380mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7360mil,1768.661mil)(7400mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7380mil,1768.661mil)(7380mil,1776.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7380mil,1768.661mil)(7400mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7406mil,1764.661mil)(7413mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7407mil,1771.661mil)(7413mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7413mil,1765.661mil)(7413mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D29-1(7380mil,1802.815mil) on Top Layer And Track (7421.339mil,1719.291mil)(7421.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D29-2(7380mil,1714.508mil) on Top Layer And Track (7338.661mil,1719.291mil)(7338.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D29-2(7380mil,1714.508mil) on Top Layer And Track (7358mil,1588.661mil)(7358mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D29-2(7380mil,1714.508mil) on Top Layer And Track (7358mil,1689.661mil)(7402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-2(7380mil,1714.508mil) on Top Layer And Track (7360mil,1748.661mil)(7380mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-2(7380mil,1714.508mil) on Top Layer And Track (7360mil,1748.661mil)(7400mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D29-2(7380mil,1714.508mil) on Top Layer And Track (7380mil,1740.661mil)(7380mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-2(7380mil,1714.508mil) on Top Layer And Track (7380mil,1768.661mil)(7400mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D29-2(7380mil,1714.508mil) on Top Layer And Track (7402mil,1588.661mil)(7402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D29-2(7380mil,1714.508mil) on Top Layer And Track (7421.339mil,1719.291mil)(7421.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D30-1(7130mil,1802.815mil) on Top Layer And Track (7110mil,1748.661mil)(7130mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D30-1(7130mil,1802.815mil) on Top Layer And Track (7110mil,1768.661mil)(7150mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D30-1(7130mil,1802.815mil) on Top Layer And Track (7130mil,1768.661mil)(7130mil,1776.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D30-1(7130mil,1802.815mil) on Top Layer And Track (7130mil,1768.661mil)(7150mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4838.661mil,1719.291mil)(4838.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4838.661mil,1829.527mil)(4921.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4860mil,1748.661mil)(4880mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4860mil,1768.661mil)(4900mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4880mil,1768.661mil)(4880mil,1776.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4880mil,1768.661mil)(4900mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4906mil,1764.661mil)(4913mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4907mil,1771.661mil)(4913mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4913mil,1765.661mil)(4913mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D39-1(4880mil,1802.815mil) on Top Layer And Track (4921.339mil,1719.291mil)(4921.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4588.661mil,1719.291mil)(4588.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4588.661mil,1829.527mil)(4671.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4610mil,1748.661mil)(4630mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4610mil,1768.661mil)(4650mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4630mil,1768.661mil)(4630mil,1776.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4630mil,1768.661mil)(4650mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4656mil,1764.661mil)(4663mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4657mil,1771.661mil)(4663mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4663mil,1765.661mil)(4663mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D40-1(4630mil,1802.815mil) on Top Layer And Track (4671.339mil,1719.291mil)(4671.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D40-2(4630mil,1714.508mil) on Top Layer And Track (4588.661mil,1719.291mil)(4588.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D40-2(4630mil,1714.508mil) on Top Layer And Track (4608mil,1588.661mil)(4608mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D40-2(4630mil,1714.508mil) on Top Layer And Track (4608mil,1689.661mil)(4652mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-2(4630mil,1714.508mil) on Top Layer And Track (4610mil,1748.661mil)(4630mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-2(4630mil,1714.508mil) on Top Layer And Track (4610mil,1748.661mil)(4650mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D40-2(4630mil,1714.508mil) on Top Layer And Track (4630mil,1740.661mil)(4630mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-2(4630mil,1714.508mil) on Top Layer And Track (4630mil,1768.661mil)(4650mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D40-2(4630mil,1714.508mil) on Top Layer And Track (4652mil,1588.661mil)(4652mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D40-2(4630mil,1714.508mil) on Top Layer And Track (4671.339mil,1719.291mil)(4671.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4338.661mil,1719.291mil)(4338.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4338.661mil,1829.527mil)(4421.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4360mil,1748.661mil)(4380mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4360mil,1768.661mil)(4400mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4380mil,1768.661mil)(4380mil,1776.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4380mil,1768.661mil)(4400mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4406mil,1764.661mil)(4413mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4407mil,1771.661mil)(4413mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4413mil,1765.661mil)(4413mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D41-1(4380mil,1802.815mil) on Top Layer And Track (4421.339mil,1719.291mil)(4421.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D41-2(4380mil,1714.508mil) on Top Layer And Track (4338.661mil,1719.291mil)(4338.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D41-2(4380mil,1714.508mil) on Top Layer And Track (4358mil,1588.661mil)(4358mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D41-2(4380mil,1714.508mil) on Top Layer And Track (4358mil,1689.661mil)(4402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-2(4380mil,1714.508mil) on Top Layer And Track (4360mil,1748.661mil)(4380mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-2(4380mil,1714.508mil) on Top Layer And Track (4360mil,1748.661mil)(4400mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D41-2(4380mil,1714.508mil) on Top Layer And Track (4380mil,1740.661mil)(4380mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-2(4380mil,1714.508mil) on Top Layer And Track (4380mil,1768.661mil)(4400mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D41-2(4380mil,1714.508mil) on Top Layer And Track (4402mil,1588.661mil)(4402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D41-2(4380mil,1714.508mil) on Top Layer And Track (4421.339mil,1719.291mil)(4421.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4088.661mil,1719.291mil)(4088.661mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4088.661mil,1829.527mil)(4171.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4110mil,1748.661mil)(4130mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4110mil,1768.661mil)(4150mil,1768.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4130mil,1768.661mil)(4130mil,1776.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4130mil,1768.661mil)(4150mil,1748.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4156mil,1764.661mil)(4163mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4157mil,1771.661mil)(4163mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4163mil,1765.661mil)(4163mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D42-1(4130mil,1802.815mil) on Top Layer And Track (4171.339mil,1719.291mil)(4171.339mil,1829.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP1-2(7682.368mil,925mil) on Multi-Layer And Track (7564.258mil,885.63mil)(7800.478mil,885.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP1-2(7682.368mil,925mil) on Multi-Layer And Track (7564.258mil,964.37mil)(7800.478mil,964.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q10-2(4919.902mil,1438.386mil) on Top Layer And Track (4812mil,1407.661mil)(4948mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q10-2(4919.902mil,1438.386mil) on Top Layer And Track (4948mil,1407.661mil)(4948mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q10-3(4880mil,1528.937mil) on Top Layer And Track (4812mil,1559.661mil)(4948mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q1-1(2590.098mil,1438.386mil) on Top Layer And Track (2562mil,1407.661mil)(2562mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q1-1(2590.098mil,1438.386mil) on Top Layer And Track (2562mil,1407.661mil)(2698mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q11-1(5090.098mil,1438.386mil) on Top Layer And Track (5062mil,1407.661mil)(5062mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q11-1(5090.098mil,1438.386mil) on Top Layer And Track (5062mil,1407.661mil)(5198mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q11-2(5169.902mil,1438.386mil) on Top Layer And Track (5062mil,1407.661mil)(5198mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q11-2(5169.902mil,1438.386mil) on Top Layer And Track (5198mil,1407.661mil)(5198mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q11-3(5130mil,1528.937mil) on Top Layer And Track (5062mil,1559.661mil)(5198mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q1-2(2669.902mil,1438.386mil) on Top Layer And Track (2562mil,1407.661mil)(2698mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q1-2(2669.902mil,1438.386mil) on Top Layer And Track (2698mil,1407.661mil)(2698mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q1-3(2630mil,1528.937mil) on Top Layer And Track (2562mil,1559.661mil)(2698mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q18-3(6880mil,1528.937mil) on Top Layer And Track (6812mil,1559.661mil)(6948mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q19-1(7090.098mil,1438.386mil) on Top Layer And Track (7062mil,1407.661mil)(7062mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q19-1(7090.098mil,1438.386mil) on Top Layer And Track (7062mil,1407.661mil)(7198mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q19-2(7169.902mil,1438.386mil) on Top Layer And Track (7062mil,1407.661mil)(7198mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q19-2(7169.902mil,1438.386mil) on Top Layer And Track (7198mil,1407.661mil)(7198mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q19-3(7130mil,1528.937mil) on Top Layer And Track (7062mil,1559.661mil)(7198mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q20-1(7340.098mil,1438.386mil) on Top Layer And Track (7312mil,1407.661mil)(7312mil,1559.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q20-1(7340.098mil,1438.386mil) on Top Layer And Track (7312mil,1407.661mil)(7448mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R103-1(3600mil,843.677mil) on Bottom Layer And Track (3578mil,823.677mil)(3578mil,924.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R103-1(3600mil,843.677mil) on Bottom Layer And Track (3578mil,823.677mil)(3622mil,823.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R103-1(3600mil,843.677mil) on Bottom Layer And Track (3622mil,823.677mil)(3622mil,924.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R111-1(3810mil,530mil) on Bottom Layer And Track (3790mil,508mil)(3790mil,552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R111-1(3810mil,530mil) on Bottom Layer And Track (3790mil,508mil)(3891mil,508mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R111-1(3810mil,530mil) on Bottom Layer And Track (3790mil,552mil)(3891mil,552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R111-2(3872mil,530mil) on Bottom Layer And Track (3790mil,508mil)(3891mil,508mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R111-2(3872mil,530mil) on Bottom Layer And Track (3790mil,552mil)(3891mil,552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R111-2(3872mil,530mil) on Bottom Layer And Track (3891mil,508mil)(3891mil,552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114-1(8281mil,308.504mil) on Top Layer And Track (8259mil,227.504mil)(8259mil,328.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R114-1(8281mil,308.504mil) on Top Layer And Track (8259mil,328.504mil)(8303mil,328.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114-1(8281mil,308.504mil) on Top Layer And Track (8303mil,227.504mil)(8303mil,328.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114-2(8281mil,246.504mil) on Top Layer And Track (8259mil,227.504mil)(8259mil,328.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R114-2(8281mil,246.504mil) on Top Layer And Track (8259mil,227.504mil)(8303mil,227.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114-2(8281mil,246.504mil) on Top Layer And Track (8303mil,227.504mil)(8303mil,328.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R117-1(7258mil,546mil) on Top Layer And Track (7236mil,465mil)(7236mil,566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R117-1(7258mil,546mil) on Top Layer And Track (7236mil,566mil)(7280mil,566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R117-1(7258mil,546mil) on Top Layer And Track (7280mil,465mil)(7280mil,566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R118-1(4299mil,575mil) on Top Layer And Track (4169mil,553mil)(4270mil,553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R118-1(4299mil,575mil) on Top Layer And Track (4169mil,597mil)(4270mil,597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R118-1(4299mil,575mil) on Top Layer And Track (4270mil,553mil)(4270mil,597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R118-1(4299mil,575mil) on Top Layer And Track (4279mil,553mil)(4279mil,597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R118-1(4299mil,575mil) on Top Layer And Track (4279mil,553mil)(4380mil,553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R118-1(4299mil,575mil) on Top Layer And Track (4279mil,597mil)(4380mil,597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R118-2(4361mil,575mil) on Top Layer And Track (4279mil,553mil)(4380mil,553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R118-2(4361mil,575mil) on Top Layer And Track (4279mil,597mil)(4380mil,597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R118-2(4361mil,575mil) on Top Layer And Track (4380mil,553mil)(4380mil,597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R119-1(5444.477mil,274mil) on Top Layer And Track (5422.477mil,254mil)(5422.477mil,355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R119-1(5444.477mil,274mil) on Top Layer And Track (5422.477mil,254mil)(5466.477mil,254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R119-1(5444.477mil,274mil) on Top Layer And Track (5466.477mil,254mil)(5466.477mil,355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R119-2(5444.477mil,336mil) on Top Layer And Track (5422.477mil,254mil)(5422.477mil,355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R119-2(5444.477mil,336mil) on Top Layer And Track (5422.477mil,355mil)(5466.477mil,355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R119-2(5444.477mil,336mil) on Top Layer And Track (5422.477mil,365mil)(5422.477mil,466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R119-2(5444.477mil,336mil) on Top Layer And Track (5422.477mil,365mil)(5466.477mil,365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R119-2(5444.477mil,336mil) on Top Layer And Track (5466.477mil,254mil)(5466.477mil,355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R119-2(5444.477mil,336mil) on Top Layer And Track (5466.477mil,365mil)(5466.477mil,466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R20-2(4842.598mil,1374.661mil) on Top Layer And Track (4820.598mil,1292.661mil)(4820.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(4842.598mil,1374.661mil) on Top Layer And Track (4820.598mil,1393.661mil)(4864.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R20-2(4842.598mil,1374.661mil) on Top Layer And Track (4864.598mil,1292.661mil)(4864.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R21-1(4917.402mil,1312.661mil) on Top Layer And Track (4838.902mil,1285.661mil)(4939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R21-1(4917.402mil,1312.661mil) on Top Layer And Track (4895.402mil,1292.661mil)(4895.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(4917.402mil,1312.661mil) on Top Layer And Track (4895.402mil,1292.661mil)(4939.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R21-1(4917.402mil,1312.661mil) on Top Layer And Track (4939.402mil,1292.661mil)(4939.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R21-1(4917.402mil,1312.661mil) on Top Layer And Track (4939.902mil,1241.661mil)(4939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R21-2(4917.402mil,1374.661mil) on Top Layer And Track (4895.402mil,1292.661mil)(4895.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(4917.402mil,1374.661mil) on Top Layer And Track (4895.402mil,1393.661mil)(4939.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R21-2(4917.402mil,1374.661mil) on Top Layer And Track (4939.402mil,1292.661mil)(4939.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R22-1(5092.598mil,1312.661mil) on Top Layer And Track (5070.598mil,1292.661mil)(5070.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(5092.598mil,1312.661mil) on Top Layer And Track (5070.598mil,1292.661mil)(5114.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R22-1(5092.598mil,1312.661mil) on Top Layer And Track (5088.902mil,1241.661mil)(5088.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R22-1(5092.598mil,1312.661mil) on Top Layer And Track (5088.902mil,1285.661mil)(5189.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R22-1(5092.598mil,1312.661mil) on Top Layer And Track (5114.598mil,1292.661mil)(5114.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R22-2(5092.598mil,1374.661mil) on Top Layer And Track (5070.598mil,1292.661mil)(5070.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(5092.598mil,1374.661mil) on Top Layer And Track (5070.598mil,1393.661mil)(5114.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R22-2(5092.598mil,1374.661mil) on Top Layer And Track (5114.598mil,1292.661mil)(5114.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R32-1(6342.598mil,1312.661mil) on Top Layer And Text "R32" (6282.598mil,1378.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R32-1(6342.598mil,1312.661mil) on Top Layer And Track (6320.598mil,1292.661mil)(6320.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-1(6342.598mil,1312.661mil) on Top Layer And Track (6320.598mil,1292.661mil)(6364.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R32-1(6342.598mil,1312.661mil) on Top Layer And Track (6338.902mil,1241.661mil)(6338.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R32-1(6342.598mil,1312.661mil) on Top Layer And Track (6338.902mil,1285.661mil)(6439.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R32-1(6342.598mil,1312.661mil) on Top Layer And Track (6364.598mil,1292.661mil)(6364.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R33-1(6417.402mil,1312.661mil) on Top Layer And Text "R33" (6447.402mil,1378.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R33-1(6417.402mil,1312.661mil) on Top Layer And Track (6338.902mil,1285.661mil)(6439.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R33-1(6417.402mil,1312.661mil) on Top Layer And Track (6395.402mil,1292.661mil)(6395.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-1(6417.402mil,1312.661mil) on Top Layer And Track (6395.402mil,1292.661mil)(6439.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R33-1(6417.402mil,1312.661mil) on Top Layer And Track (6439.402mil,1292.661mil)(6439.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R33-1(6417.402mil,1312.661mil) on Top Layer And Track (6439.902mil,1241.661mil)(6439.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R33-2(6417.402mil,1374.661mil) on Top Layer And Text "R33" (6447.402mil,1378.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R33-2(6417.402mil,1374.661mil) on Top Layer And Track (6395.402mil,1292.661mil)(6395.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(6417.402mil,1374.661mil) on Top Layer And Track (6395.402mil,1393.661mil)(6439.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R33-2(6417.402mil,1374.661mil) on Top Layer And Track (6439.402mil,1292.661mil)(6439.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R34-1(6582.598mil,1312.661mil) on Top Layer And Track (6560.598mil,1292.661mil)(6560.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(6582.598mil,1312.661mil) on Top Layer And Track (6560.598mil,1292.661mil)(6604.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R34-1(6582.598mil,1312.661mil) on Top Layer And Track (6578.902mil,1241.661mil)(6578.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R34-1(6582.598mil,1312.661mil) on Top Layer And Track (6578.902mil,1285.661mil)(6679.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R34-1(6582.598mil,1312.661mil) on Top Layer And Track (6604.598mil,1292.661mil)(6604.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R34-2(6582.598mil,1374.661mil) on Top Layer And Track (6560.598mil,1292.661mil)(6560.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(6582.598mil,1374.661mil) on Top Layer And Track (6560.598mil,1393.661mil)(6604.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R34-2(6582.598mil,1374.661mil) on Top Layer And Track (6604.598mil,1292.661mil)(6604.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R45-1(7917.402mil,1312.661mil) on Top Layer And Track (7838.902mil,1285.661mil)(7939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R45-1(7917.402mil,1312.661mil) on Top Layer And Track (7895.402mil,1292.661mil)(7895.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R45-1(7917.402mil,1312.661mil) on Top Layer And Track (7895.402mil,1292.661mil)(7939.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R45-1(7917.402mil,1312.661mil) on Top Layer And Track (7939.402mil,1292.661mil)(7939.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R45-1(7917.402mil,1312.661mil) on Top Layer And Track (7939.902mil,1241.661mil)(7939.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R45-2(7917.402mil,1374.661mil) on Top Layer And Track (7895.402mil,1292.661mil)(7895.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R45-2(7917.402mil,1374.661mil) on Top Layer And Track (7895.402mil,1393.661mil)(7939.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R45-2(7917.402mil,1374.661mil) on Top Layer And Track (7939.402mil,1292.661mil)(7939.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R46-1(8092.598mil,1312.661mil) on Top Layer And Text "R46" (8032.598mil,1378.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R46-1(8092.598mil,1312.661mil) on Top Layer And Track (8070.598mil,1292.661mil)(8070.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-1(8092.598mil,1312.661mil) on Top Layer And Track (8070.598mil,1292.661mil)(8114.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R46-1(8092.598mil,1312.661mil) on Top Layer And Track (8088.902mil,1241.661mil)(8088.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R46-1(8092.598mil,1312.661mil) on Top Layer And Track (8088.902mil,1285.661mil)(8189.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R46-1(8092.598mil,1312.661mil) on Top Layer And Track (8114.598mil,1292.661mil)(8114.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R46-2(8092.598mil,1374.661mil) on Top Layer And Text "R46" (8032.598mil,1378.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R46-2(8092.598mil,1374.661mil) on Top Layer And Track (8070.598mil,1292.661mil)(8070.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-2(8092.598mil,1374.661mil) on Top Layer And Track (8070.598mil,1393.661mil)(8114.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R46-2(8092.598mil,1374.661mil) on Top Layer And Track (8114.598mil,1292.661mil)(8114.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R47-1(8167.402mil,1312.661mil) on Top Layer And Text "R47" (8197.402mil,1378.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R47-1(8167.402mil,1312.661mil) on Top Layer And Track (8088.902mil,1285.661mil)(8189.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R47-1(8167.402mil,1312.661mil) on Top Layer And Track (8145.402mil,1292.661mil)(8145.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R47-1(8167.402mil,1312.661mil) on Top Layer And Track (8145.402mil,1292.661mil)(8189.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R47-1(8167.402mil,1312.661mil) on Top Layer And Track (8189.402mil,1292.661mil)(8189.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R47-1(8167.402mil,1312.661mil) on Top Layer And Track (8189.902mil,1241.661mil)(8189.902mil,1285.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R57-1(4130mil,1669.661mil) on Top Layer And Track (4108mil,1588.661mil)(4108mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-1(4130mil,1669.661mil) on Top Layer And Track (4108mil,1689.661mil)(4152mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R57-1(4130mil,1669.661mil) on Top Layer And Track (4152mil,1588.661mil)(4152mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R57-2(4130mil,1607.661mil) on Top Layer And Track (4108mil,1588.661mil)(4108mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-2(4130mil,1607.661mil) on Top Layer And Track (4108mil,1588.661mil)(4152mil,1588.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R57-2(4130mil,1607.661mil) on Top Layer And Track (4152mil,1588.661mil)(4152mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R58-1(4380mil,1669.661mil) on Top Layer And Track (4358mil,1588.661mil)(4358mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R58-1(4380mil,1669.661mil) on Top Layer And Track (4358mil,1689.661mil)(4402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R58-1(4380mil,1669.661mil) on Top Layer And Track (4402mil,1588.661mil)(4402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R58-2(4380mil,1607.661mil) on Top Layer And Track (4358mil,1588.661mil)(4358mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R58-2(4380mil,1607.661mil) on Top Layer And Track (4358mil,1588.661mil)(4402mil,1588.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R58-2(4380mil,1607.661mil) on Top Layer And Track (4402mil,1588.661mil)(4402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R59-2(4630mil,1607.661mil) on Top Layer And Track (4608mil,1588.661mil)(4608mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R59-2(4630mil,1607.661mil) on Top Layer And Track (4608mil,1588.661mil)(4652mil,1588.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R59-2(4630mil,1607.661mil) on Top Layer And Track (4652mil,1588.661mil)(4652mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R70-2(7130mil,1607.661mil) on Top Layer And Track (7108mil,1588.661mil)(7108mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R70-2(7130mil,1607.661mil) on Top Layer And Track (7108mil,1588.661mil)(7152mil,1588.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R70-2(7130mil,1607.661mil) on Top Layer And Track (7152mil,1588.661mil)(7152mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R71-1(7380mil,1669.661mil) on Top Layer And Track (7358mil,1588.661mil)(7358mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R71-1(7380mil,1669.661mil) on Top Layer And Track (7358mil,1689.661mil)(7402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R71-1(7380mil,1669.661mil) on Top Layer And Track (7402mil,1588.661mil)(7402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R71-2(7380mil,1607.661mil) on Top Layer And Track (7358mil,1588.661mil)(7358mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R71-2(7380mil,1607.661mil) on Top Layer And Track (7358mil,1588.661mil)(7402mil,1588.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R71-2(7380mil,1607.661mil) on Top Layer And Track (7402mil,1588.661mil)(7402mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R7-2(3167.402mil,1379.661mil) on Top Layer And Track (3062mil,1407.661mil)(3198mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R7-2(3167.402mil,1379.661mil) on Top Layer And Track (3145.402mil,1297.661mil)(3145.402mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3167.402mil,1379.661mil) on Top Layer And Track (3145.402mil,1398.661mil)(3189.402mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R7-2(3167.402mil,1379.661mil) on Top Layer And Track (3189.402mil,1297.661mil)(3189.402mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R72-1(7630mil,1669.661mil) on Top Layer And Track (7608mil,1588.661mil)(7608mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R72-1(7630mil,1669.661mil) on Top Layer And Track (7608mil,1689.661mil)(7652mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R72-1(7630mil,1669.661mil) on Top Layer And Track (7652mil,1588.661mil)(7652mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R72-2(7630mil,1607.661mil) on Top Layer And Track (7608mil,1588.661mil)(7608mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R72-2(7630mil,1607.661mil) on Top Layer And Track (7608mil,1588.661mil)(7652mil,1588.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R72-2(7630mil,1607.661mil) on Top Layer And Track (7652mil,1588.661mil)(7652mil,1689.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.108mil < 10mil) Between Pad R8-1(3342.598mil,1317.661mil) on Top Layer And Text "R8" (3282mil,1363.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R8-1(3342.598mil,1317.661mil) on Top Layer And Track (3320.598mil,1297.661mil)(3320.598mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(3342.598mil,1317.661mil) on Top Layer And Track (3320.598mil,1297.661mil)(3364.598mil,1297.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R8-1(3342.598mil,1317.661mil) on Top Layer And Track (3364.598mil,1297.661mil)(3364.598mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.108mil < 10mil) Between Pad R8-2(3342.598mil,1379.661mil) on Top Layer And Text "R8" (3282mil,1363.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R8-2(3342.598mil,1379.661mil) on Top Layer And Track (3312mil,1407.661mil)(3448mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R8-2(3342.598mil,1379.661mil) on Top Layer And Track (3320.598mil,1297.661mil)(3320.598mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(3342.598mil,1379.661mil) on Top Layer And Track (3320.598mil,1398.661mil)(3364.598mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R8-2(3342.598mil,1379.661mil) on Top Layer And Track (3364.598mil,1297.661mil)(3364.598mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R9-1(3417.402mil,1317.661mil) on Top Layer And Track (3395.402mil,1297.661mil)(3395.402mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(3417.402mil,1317.661mil) on Top Layer And Track (3395.402mil,1297.661mil)(3439.402mil,1297.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R9-1(3417.402mil,1317.661mil) on Top Layer And Track (3439.402mil,1297.661mil)(3439.402mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R9-2(3417.402mil,1379.661mil) on Top Layer And Track (3312mil,1407.661mil)(3448mil,1407.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R9-2(3417.402mil,1379.661mil) on Top Layer And Track (3395.402mil,1297.661mil)(3395.402mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(3417.402mil,1379.661mil) on Top Layer And Track (3395.402mil,1398.661mil)(3439.402mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R9-2(3417.402mil,1379.661mil) on Top Layer And Track (3439.402mil,1297.661mil)(3439.402mil,1398.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R99-1(8380mil,1515.158mil) on Bottom Layer And Track (8305mil,1468.661mil)(8305mil,1828.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R99-1(8380mil,1515.158mil) on Bottom Layer And Track (8455mil,1468.661mil)(8455mil,1828.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-2(4216.103mil,988.425mil) on Top Layer And Track (3757.441mil,939.213mil)(4261.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-27(3822.402mil,708.898mil) on Top Layer And Text "C63" (3795mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-27(3822.402mil,708.898mil) on Top Layer And Track (3757.441mil,758.11mil)(4261.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-28(3842.087mil,708.898mil) on Top Layer And Text "C63" (3795mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-28(3842.087mil,708.898mil) on Top Layer And Track (3757.441mil,758.11mil)(4261.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad U1-29(3861.772mil,708.898mil) on Top Layer And Text "C63" (3795mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-29(3861.772mil,708.898mil) on Top Layer And Track (3757.441mil,758.11mil)(4261.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-3(4196.418mil,988.425mil) on Top Layer And Track (3757.441mil,939.213mil)(4261.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-30(3881.457mil,708.898mil) on Top Layer And Track (3757.441mil,758.11mil)(4261.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-31(3901.142mil,708.898mil) on Top Layer And Track (3757.441mil,758.11mil)(4261.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-4(4176.733mil,988.425mil) on Top Layer And Track (3757.441mil,939.213mil)(4261.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-47(4216.103mil,708.898mil) on Top Layer And Track (3757.441mil,758.11mil)(4261.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-5(4157.048mil,988.425mil) on Top Layer And Track (3757.441mil,939.213mil)(4261.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-6(4137.363mil,988.425mil) on Top Layer And Track (3757.441mil,939.213mil)(4261.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-15(7000.197mil,988.425mil) on Top Layer And Track (6797.441mil,939.213mil)(7301.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-16(6980.512mil,988.425mil) on Top Layer And Track (6797.441mil,939.213mil)(7301.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-17(6960.827mil,988.425mil) on Top Layer And Track (6797.441mil,939.213mil)(7301.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-18(6941.142mil,988.425mil) on Top Layer And Track (6797.441mil,939.213mil)(7301.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-19(6921.457mil,988.425mil) on Top Layer And Track (6797.441mil,939.213mil)(7301.378mil,939.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-40(7118.308mil,708.898mil) on Top Layer And Track (6797.441mil,758.11mil)(7301.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-41(7137.993mil,708.898mil) on Top Layer And Track (6797.441mil,758.11mil)(7301.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-42(7157.678mil,708.898mil) on Top Layer And Track (6797.441mil,758.11mil)(7301.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-43(7177.363mil,708.898mil) on Top Layer And Text "R113" (7178mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-43(7177.363mil,708.898mil) on Top Layer And Track (6797.441mil,758.11mil)(7301.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.555mil < 10mil) Between Pad U2-44(7197.048mil,708.898mil) on Top Layer And Text "R113" (7178mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.555mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-44(7197.048mil,708.898mil) on Top Layer And Track (6797.441mil,758.11mil)(7301.378mil,758.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
Rule Violations :496

Processing Rule : Silk to Silk (Clearance=3mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 10mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (1739.039mil,1274mil)(2018.961mil,1274mil) on Top Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 10mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (1739.039mil,774mil)(2018.961mil,774mil) on Top Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 10mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (8566.256mil,624.81mil)(8764.19mil,822.744mil) on Top Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 10mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (8919.81mil,271.256mil)(9117.744mil,469.19mil) on Top Overlay 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03