#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd58cc107a0 .scope module, "tb_CacheModel" "tb_CacheModel" 2 1;
 .timescale 0 0;
v0x7fd58cc2b630_0 .var "address", 7 0;
v0x7fd58cc2b6c0_0 .var "clk", 0 0;
v0x7fd58cc2b750_0 .net "read_data", 31 0, L_0x7fd58cc2f8e0;  1 drivers
v0x7fd58cc2b7e0_0 .var "report", 0 0;
v0x7fd58cc2b8b0_0 .var "rst", 0 0;
v0x7fd58cc2b980_0 .var "write_data", 31 0;
v0x7fd58cc2ba50_0 .var "write_en", 0 0;
S_0x7fd58cc100b0 .scope module, "uut" "CacheModel" 2 14, 3 9 0, S_0x7fd58cc107a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "report"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "read_data"
P_0x7fd58cc04e50 .param/l "ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7fd58cc04e90 .param/l "CORE" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x7fd58cc04ed0 .param/l "DATA_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_0x7fd58cc2ff60 .functor NOT 1, v0x7fd58cc2ba50_0, C4<0>, C4<0>, C4<0>;
L_0x7fd58cc2ffd0 .functor NOT 1, L_0x7fd58cc2d3f0, C4<0>, C4<0>, C4<0>;
L_0x7fd58cc300c0 .functor AND 1, L_0x7fd58cc2ff60, L_0x7fd58cc2ffd0, C4<1>, C4<1>;
L_0x7fd58cc301b0 .functor NOT 1, v0x7fd58cc2ba50_0, C4<0>, C4<0>, C4<0>;
L_0x7fd58cc30220 .functor NOT 1, L_0x7fd58cc2e5e0, C4<0>, C4<0>, C4<0>;
L_0x7fd58cc30340 .functor AND 1, L_0x7fd58cc301b0, L_0x7fd58cc30220, C4<1>, C4<1>;
L_0x7fd58cc307f0 .functor NOT 1, L_0x7fd58cc2d3f0, C4<0>, C4<0>, C4<0>;
L_0x7fd58cc30860 .functor NOT 1, L_0x7fd58cc2e5e0, C4<0>, C4<0>, C4<0>;
L_0x7fd58cc30be0 .functor NOT 1, L_0x7fd58cc2e5e0, C4<0>, C4<0>, C4<0>;
L_0x10acdc710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc29500_0 .net/2u *"_s10", 0 0, L_0x10acdc710;  1 drivers
v0x7fd58cc29590_0 .net *"_s12", 0 0, L_0x7fd58cc2fa00;  1 drivers
L_0x10acdc758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc29620_0 .net/2u *"_s16", 0 0, L_0x10acdc758;  1 drivers
L_0x10acdc7a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc296b0_0 .net/2u *"_s18", 0 0, L_0x10acdc7a0;  1 drivers
v0x7fd58cc29740_0 .net *"_s2", 31 0, L_0x7fd58cc2f840;  1 drivers
L_0x10acdc7e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc29810_0 .net/2u *"_s20", 0 0, L_0x10acdc7e8;  1 drivers
v0x7fd58cc298b0_0 .net *"_s22", 0 0, L_0x7fd58cc2fce0;  1 drivers
v0x7fd58cc29960_0 .net *"_s26", 0 0, L_0x7fd58cc2ff60;  1 drivers
v0x7fd58cc29a10_0 .net *"_s28", 0 0, L_0x7fd58cc2ffd0;  1 drivers
v0x7fd58cc29b20_0 .net *"_s32", 0 0, L_0x7fd58cc301b0;  1 drivers
v0x7fd58cc29bd0_0 .net *"_s34", 0 0, L_0x7fd58cc30220;  1 drivers
L_0x10acdc830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc29c80_0 .net/2u *"_s38", 0 0, L_0x10acdc830;  1 drivers
L_0x10acdc878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc29d30_0 .net/2u *"_s40", 0 0, L_0x10acdc878;  1 drivers
L_0x10acdc8c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc29de0_0 .net/2u *"_s42", 0 0, L_0x10acdc8c0;  1 drivers
v0x7fd58cc29e90_0 .net *"_s44", 0 0, L_0x7fd58cc30430;  1 drivers
v0x7fd58cc29f40_0 .net *"_s48", 0 0, L_0x7fd58cc307f0;  1 drivers
v0x7fd58cc29ff0_0 .net *"_s50", 0 0, L_0x7fd58cc30860;  1 drivers
v0x7fd58cc2a180_0 .net *"_s52", 31 0, L_0x7fd58cc308d0;  1 drivers
v0x7fd58cc2a210_0 .net *"_s56", 0 0, L_0x7fd58cc30be0;  1 drivers
L_0x10acdc680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc2a2c0_0 .net/2u *"_s6", 0 0, L_0x10acdc680;  1 drivers
L_0x10acdc6c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc2a370_0 .net/2u *"_s8", 0 0, L_0x10acdc6c8;  1 drivers
v0x7fd58cc2a420_0 .net "address", 7 0, v0x7fd58cc2b630_0;  1 drivers
v0x7fd58cc2a4c0_0 .net "clk", 0 0, v0x7fd58cc2b6c0_0;  1 drivers
v0x7fd58cc2a550_0 .net "l1d_hit", 0 0, L_0x7fd58cc2d3f0;  1 drivers
v0x7fd58cc2a600_0 .net "l1d_read_data", 31 0, L_0x7fd58cc2dbd0;  1 drivers
v0x7fd58cc2a690_0 .net "l1d_update", 0 0, L_0x7fd58cc300c0;  1 drivers
v0x7fd58cc2a720_0 .net "l1d_write_data", 31 0, L_0x7fd58cc30ac0;  1 drivers
v0x7fd58cc2a7d0_0 .net "l1d_write_en", 0 0, L_0x7fd58cc2fb80;  1 drivers
v0x7fd58cc2a880_0 .net "l1i_hit", 0 0, L_0x7fd58cc2c1f0;  1 drivers
v0x7fd58cc2a930_0 .net "l1i_read_data", 31 0, L_0x7fd58cc2c9d0;  1 drivers
o0x10acaabd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd58cc2a9e0_0 .net "l1i_update", 0 0, o0x10acaabd8;  0 drivers
o0x10acaac38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd58cc2aa90_0 .net "l1i_write_data", 31 0, o0x10acaac38;  0 drivers
o0x10acaac68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd58cc2ab40_0 .net "l1i_write_en", 0 0, o0x10acaac68;  0 drivers
v0x7fd58cc2a0a0_0 .net "l2_hit", 0 0, L_0x7fd58cc2e5e0;  1 drivers
v0x7fd58cc2add0_0 .net "l2_read_data", 31 0, L_0x7fd58cc2ee00;  1 drivers
v0x7fd58cc2ae60_0 .net "l2_update", 0 0, L_0x7fd58cc30340;  1 drivers
v0x7fd58cc2af10_0 .net "l2_write_data", 31 0, L_0x7fd58cc30ca0;  1 drivers
v0x7fd58cc2afc0_0 .net "l2_write_en", 0 0, L_0x7fd58cc2fe00;  1 drivers
v0x7fd58cc2b070_0 .net "mm_read_data", 31 0, L_0x7fd58cc2f720;  1 drivers
L_0x10acdc5f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc2b120_0 .net "mm_read_en", 0 0, L_0x10acdc5f0;  1 drivers
v0x7fd58cc2b1d0_0 .net "mm_write_en", 0 0, L_0x7fd58cc30650;  1 drivers
v0x7fd58cc2b260_0 .net "read_data", 31 0, L_0x7fd58cc2f8e0;  alias, 1 drivers
v0x7fd58cc2b2f0_0 .net "report", 0 0, v0x7fd58cc2b7e0_0;  1 drivers
v0x7fd58cc2b3a0_0 .net "rst", 0 0, v0x7fd58cc2b8b0_0;  1 drivers
v0x7fd58cc2b4b0_0 .net "write_data", 31 0, v0x7fd58cc2b980_0;  1 drivers
v0x7fd58cc2b560_0 .net "write_en", 0 0, v0x7fd58cc2ba50_0;  1 drivers
L_0x7fd58cc2f840 .functor MUXZ 32, L_0x7fd58cc2f720, L_0x7fd58cc2ee00, L_0x7fd58cc2e5e0, C4<>;
L_0x7fd58cc2f8e0 .functor MUXZ 32, L_0x7fd58cc2f840, L_0x7fd58cc2dbd0, L_0x7fd58cc2d3f0, C4<>;
L_0x7fd58cc2fa00 .functor MUXZ 1, L_0x10acdc710, L_0x10acdc6c8, v0x7fd58cc2ba50_0, C4<>;
L_0x7fd58cc2fb80 .functor MUXZ 1, L_0x7fd58cc2fa00, L_0x10acdc680, v0x7fd58cc2b8b0_0, C4<>;
L_0x7fd58cc2fce0 .functor MUXZ 1, L_0x10acdc7e8, L_0x10acdc7a0, v0x7fd58cc2ba50_0, C4<>;
L_0x7fd58cc2fe00 .functor MUXZ 1, L_0x7fd58cc2fce0, L_0x10acdc758, v0x7fd58cc2b8b0_0, C4<>;
L_0x7fd58cc30430 .functor MUXZ 1, L_0x10acdc8c0, L_0x10acdc878, v0x7fd58cc2ba50_0, C4<>;
L_0x7fd58cc30650 .functor MUXZ 1, L_0x7fd58cc30430, L_0x10acdc830, v0x7fd58cc2b8b0_0, C4<>;
L_0x7fd58cc308d0 .functor MUXZ 32, L_0x7fd58cc2ee00, L_0x7fd58cc2f720, L_0x7fd58cc30860, C4<>;
L_0x7fd58cc30ac0 .functor MUXZ 32, v0x7fd58cc2b980_0, L_0x7fd58cc308d0, L_0x7fd58cc307f0, C4<>;
L_0x7fd58cc30ca0 .functor MUXZ 32, v0x7fd58cc2b980_0, L_0x7fd58cc2f720, L_0x7fd58cc30be0, C4<>;
S_0x7fd58cc0f2d0 .scope module, "l1dcache" "Cache" 3 48, 4 9 0, S_0x7fd58cc100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "update"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 8 "address"
    .port_info 6 /OUTPUT 1 "hit"
    .port_info 7 /OUTPUT 32 "read_data"
P_0x7fd58cc07e50 .param/l "ADDR_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x7fd58cc07e90 .param/l "DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000100000>;
P_0x7fd58cc07ed0 .param/l "LOG_NUM_BLOCKS" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x7fd58cc07f10 .param/l "LOG_NUM_LINES" 0 4 10, +C4<00000000000000000000000000000010>;
P_0x7fd58cc07f50 .param/l "NUM_BLOCKS" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x7fd58cc07f90 .param/l "NUM_LINES" 1 4 25, +C4<00000000000000000000000000000100>;
P_0x7fd58cc07fd0 .param/l "NUM_TAG_BITS" 1 4 24, +C4<0000000000000000000000000000000101>;
L_0x7fd58cc2d3f0 .functor AND 1, L_0x7fd58cc2cfc0, L_0x7fd58cc2d290, C4<1>, C4<1>;
L_0x7fd58cc2dbd0 .functor BUFZ 32, L_0x7fd58cc2d520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd58cc0e310_0 .net *"_s10", 3 0, L_0x7fd58cc2d170;  1 drivers
L_0x10acdc200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc22790_0 .net *"_s13", 1 0, L_0x10acdc200;  1 drivers
v0x7fd58cc22840_0 .net *"_s14", 0 0, L_0x7fd58cc2d290;  1 drivers
v0x7fd58cc228f0_0 .net *"_s18", 31 0, L_0x7fd58cc2d520;  1 drivers
v0x7fd58cc229a0_0 .net *"_s20", 5 0, L_0x7fd58cc2d5c0;  1 drivers
L_0x10acdc248 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc22a90_0 .net *"_s23", 3 0, L_0x10acdc248;  1 drivers
v0x7fd58cc22b40_0 .net *"_s24", 6 0, L_0x7fd58cc2d7b0;  1 drivers
L_0x10acdc290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc22bf0_0 .net *"_s27", 0 0, L_0x10acdc290;  1 drivers
L_0x10acdc2d8 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc22ca0_0 .net/2s *"_s28", 6 0, L_0x10acdc2d8;  1 drivers
v0x7fd58cc22db0_0 .net *"_s31", 6 0, L_0x7fd58cc2d850;  1 drivers
v0x7fd58cc22e60_0 .net *"_s32", 2 0, L_0x7fd58cc2d9f0;  1 drivers
L_0x10acdc320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc22f10_0 .net *"_s35", 1 0, L_0x10acdc320;  1 drivers
L_0x10acdc368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc22fc0_0 .net *"_s38", 0 0, L_0x10acdc368;  1 drivers
v0x7fd58cc23070_0 .net *"_s39", 7 0, L_0x7fd58cc2dad0;  1 drivers
L_0x10acdc3b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc23120_0 .net *"_s42", 4 0, L_0x10acdc3b0;  1 drivers
v0x7fd58cc231d0_0 .net *"_s43", 7 0, L_0x7fd58cc2dc80;  1 drivers
v0x7fd58cc23280_0 .net *"_s44", 7 0, L_0x7fd58cc2dd60;  1 drivers
v0x7fd58cc23410_0 .net *"_s7", 0 0, L_0x7fd58cc2cfc0;  1 drivers
v0x7fd58cc234a0_0 .net *"_s8", 4 0, L_0x7fd58cc2d0a0;  1 drivers
v0x7fd58cc23550_0 .net "address", 7 0, v0x7fd58cc2b630_0;  alias, 1 drivers
v0x7fd58cc23600_0 .net "block_offset", 0 0, L_0x7fd58cc2ce80;  1 drivers
v0x7fd58cc236b0 .array "cachemem", 7 0, 31 0;
v0x7fd58cc23750_0 .net "clk", 0 0, v0x7fd58cc2b6c0_0;  alias, 1 drivers
v0x7fd58cc237f0_0 .net "hit", 0 0, L_0x7fd58cc2d3f0;  alias, 1 drivers
v0x7fd58cc23890_0 .net "index", 1 0, L_0x7fd58cc2cf20;  1 drivers
v0x7fd58cc23940_0 .net "read_data", 31 0, L_0x7fd58cc2dbd0;  alias, 1 drivers
v0x7fd58cc239f0_0 .net "rst", 0 0, v0x7fd58cc2b8b0_0;  alias, 1 drivers
v0x7fd58cc23a90_0 .net "tag", 4 0, L_0x7fd58cc2cde0;  1 drivers
v0x7fd58cc23b40 .array "tags", 3 0, 4 0;
v0x7fd58cc23be0_0 .net "update", 0 0, L_0x7fd58cc300c0;  alias, 1 drivers
v0x7fd58cc23c80_0 .var "valid", 3 0;
v0x7fd58cc23d30_0 .net "write_data", 31 0, L_0x7fd58cc30ac0;  alias, 1 drivers
v0x7fd58cc23de0_0 .net "write_en", 0 0, L_0x7fd58cc2fb80;  alias, 1 drivers
E_0x7fd58cc05510 .event posedge, v0x7fd58cc23750_0;
L_0x7fd58cc2cde0 .part v0x7fd58cc2b630_0, 3, 5;
L_0x7fd58cc2ce80 .part v0x7fd58cc2b630_0, 0, 1;
L_0x7fd58cc2cf20 .part v0x7fd58cc2b630_0, 1, 2;
L_0x7fd58cc2cfc0 .part/v v0x7fd58cc23c80_0, L_0x7fd58cc2cf20, 1;
L_0x7fd58cc2d0a0 .array/port v0x7fd58cc23b40, L_0x7fd58cc2d170;
L_0x7fd58cc2d170 .concat [ 2 2 0 0], L_0x7fd58cc2cf20, L_0x10acdc200;
L_0x7fd58cc2d290 .cmp/eq 5, L_0x7fd58cc2d0a0, L_0x7fd58cc2cde0;
L_0x7fd58cc2d520 .array/port v0x7fd58cc236b0, L_0x7fd58cc2dd60;
L_0x7fd58cc2d5c0 .concat [ 2 4 0 0], L_0x7fd58cc2cf20, L_0x10acdc248;
L_0x7fd58cc2d7b0 .concat [ 6 1 0 0], L_0x7fd58cc2d5c0, L_0x10acdc290;
L_0x7fd58cc2d850 .arith/mult 7, L_0x7fd58cc2d7b0, L_0x10acdc2d8;
L_0x7fd58cc2d9f0 .concat [ 1 2 0 0], L_0x7fd58cc2ce80, L_0x10acdc320;
L_0x7fd58cc2dad0 .concat [ 7 1 0 0], L_0x7fd58cc2d850, L_0x10acdc368;
L_0x7fd58cc2dc80 .concat [ 3 5 0 0], L_0x7fd58cc2d9f0, L_0x10acdc3b0;
L_0x7fd58cc2dd60 .arith/sum 8, L_0x7fd58cc2dad0, L_0x7fd58cc2dc80;
S_0x7fd58cc24070 .scope module, "l1icache" "Cache" 3 32, 4 9 0, S_0x7fd58cc100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "update"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 8 "address"
    .port_info 6 /OUTPUT 1 "hit"
    .port_info 7 /OUTPUT 32 "read_data"
P_0x7fd58cc241d0 .param/l "ADDR_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x7fd58cc24210 .param/l "DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000100000>;
P_0x7fd58cc24250 .param/l "LOG_NUM_BLOCKS" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x7fd58cc24290 .param/l "LOG_NUM_LINES" 0 4 10, +C4<00000000000000000000000000000010>;
P_0x7fd58cc242d0 .param/l "NUM_BLOCKS" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x7fd58cc24310 .param/l "NUM_LINES" 1 4 25, +C4<00000000000000000000000000000100>;
P_0x7fd58cc24350 .param/l "NUM_TAG_BITS" 1 4 24, +C4<0000000000000000000000000000000101>;
L_0x7fd58cc2c1f0 .functor AND 1, L_0x7fd58cc2be00, L_0x7fd58cc2c090, C4<1>, C4<1>;
L_0x7fd58cc2c9d0 .functor BUFZ 32, L_0x7fd58cc2c2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd58cc24610_0 .net *"_s10", 3 0, L_0x7fd58cc2bf70;  1 drivers
L_0x10acdc008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc24790_0 .net *"_s13", 1 0, L_0x10acdc008;  1 drivers
v0x7fd58cc24820_0 .net *"_s14", 0 0, L_0x7fd58cc2c090;  1 drivers
v0x7fd58cc248d0_0 .net *"_s18", 31 0, L_0x7fd58cc2c2e0;  1 drivers
v0x7fd58cc24970_0 .net *"_s20", 5 0, L_0x7fd58cc2c380;  1 drivers
L_0x10acdc050 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc24a60_0 .net *"_s23", 3 0, L_0x10acdc050;  1 drivers
v0x7fd58cc24b10_0 .net *"_s24", 6 0, L_0x7fd58cc2c510;  1 drivers
L_0x10acdc098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc24bc0_0 .net *"_s27", 0 0, L_0x10acdc098;  1 drivers
L_0x10acdc0e0 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc24c70_0 .net/2s *"_s28", 6 0, L_0x10acdc0e0;  1 drivers
v0x7fd58cc24d80_0 .net *"_s31", 6 0, L_0x7fd58cc2c630;  1 drivers
v0x7fd58cc24e30_0 .net *"_s32", 2 0, L_0x7fd58cc2c7d0;  1 drivers
L_0x10acdc128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc24ee0_0 .net *"_s35", 1 0, L_0x10acdc128;  1 drivers
L_0x10acdc170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc24f90_0 .net *"_s38", 0 0, L_0x10acdc170;  1 drivers
v0x7fd58cc25040_0 .net *"_s39", 7 0, L_0x7fd58cc2c8f0;  1 drivers
L_0x10acdc1b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc250f0_0 .net *"_s42", 4 0, L_0x10acdc1b8;  1 drivers
v0x7fd58cc251a0_0 .net *"_s43", 7 0, L_0x7fd58cc2ca80;  1 drivers
v0x7fd58cc25250_0 .net *"_s44", 7 0, L_0x7fd58cc2cb60;  1 drivers
v0x7fd58cc253e0_0 .net *"_s7", 0 0, L_0x7fd58cc2be00;  1 drivers
v0x7fd58cc25470_0 .net *"_s8", 4 0, L_0x7fd58cc2bea0;  1 drivers
v0x7fd58cc25520_0 .net "address", 7 0, v0x7fd58cc2b630_0;  alias, 1 drivers
v0x7fd58cc255e0_0 .net "block_offset", 0 0, L_0x7fd58cc2bbc0;  1 drivers
v0x7fd58cc25670 .array "cachemem", 7 0, 31 0;
v0x7fd58cc25700_0 .net "clk", 0 0, v0x7fd58cc2b6c0_0;  alias, 1 drivers
v0x7fd58cc25790_0 .net "hit", 0 0, L_0x7fd58cc2c1f0;  alias, 1 drivers
v0x7fd58cc25820_0 .net "index", 1 0, L_0x7fd58cc2bd60;  1 drivers
v0x7fd58cc258b0_0 .net "read_data", 31 0, L_0x7fd58cc2c9d0;  alias, 1 drivers
v0x7fd58cc25940_0 .net "rst", 0 0, v0x7fd58cc2b8b0_0;  alias, 1 drivers
v0x7fd58cc259f0_0 .net "tag", 4 0, L_0x7fd58cc2bb20;  1 drivers
v0x7fd58cc25a90 .array "tags", 3 0, 4 0;
v0x7fd58cc25b30_0 .net "update", 0 0, o0x10acaabd8;  alias, 0 drivers
v0x7fd58cc25bd0_0 .var "valid", 3 0;
v0x7fd58cc25c80_0 .net "write_data", 31 0, o0x10acaac38;  alias, 0 drivers
v0x7fd58cc25d30_0 .net "write_en", 0 0, o0x10acaac68;  alias, 0 drivers
L_0x7fd58cc2bb20 .part v0x7fd58cc2b630_0, 3, 5;
L_0x7fd58cc2bbc0 .part v0x7fd58cc2b630_0, 0, 1;
L_0x7fd58cc2bd60 .part v0x7fd58cc2b630_0, 1, 2;
L_0x7fd58cc2be00 .part/v v0x7fd58cc25bd0_0, L_0x7fd58cc2bd60, 1;
L_0x7fd58cc2bea0 .array/port v0x7fd58cc25a90, L_0x7fd58cc2bf70;
L_0x7fd58cc2bf70 .concat [ 2 2 0 0], L_0x7fd58cc2bd60, L_0x10acdc008;
L_0x7fd58cc2c090 .cmp/eq 5, L_0x7fd58cc2bea0, L_0x7fd58cc2bb20;
L_0x7fd58cc2c2e0 .array/port v0x7fd58cc25670, L_0x7fd58cc2cb60;
L_0x7fd58cc2c380 .concat [ 2 4 0 0], L_0x7fd58cc2bd60, L_0x10acdc050;
L_0x7fd58cc2c510 .concat [ 6 1 0 0], L_0x7fd58cc2c380, L_0x10acdc098;
L_0x7fd58cc2c630 .arith/mult 7, L_0x7fd58cc2c510, L_0x10acdc0e0;
L_0x7fd58cc2c7d0 .concat [ 1 2 0 0], L_0x7fd58cc2bbc0, L_0x10acdc128;
L_0x7fd58cc2c8f0 .concat [ 7 1 0 0], L_0x7fd58cc2c630, L_0x10acdc170;
L_0x7fd58cc2ca80 .concat [ 3 5 0 0], L_0x7fd58cc2c7d0, L_0x10acdc1b8;
L_0x7fd58cc2cb60 .arith/sum 8, L_0x7fd58cc2c8f0, L_0x7fd58cc2ca80;
S_0x7fd58cc25fc0 .scope module, "l2cache" "Cache" 3 72, 4 9 0, S_0x7fd58cc100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "update"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 8 "address"
    .port_info 6 /OUTPUT 1 "hit"
    .port_info 7 /OUTPUT 32 "read_data"
P_0x7fd58cc26170 .param/l "ADDR_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x7fd58cc261b0 .param/l "DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000100000>;
P_0x7fd58cc261f0 .param/l "LOG_NUM_BLOCKS" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x7fd58cc26230 .param/l "LOG_NUM_LINES" 0 4 10, +C4<00000000000000000000000000000011>;
P_0x7fd58cc26270 .param/l "NUM_BLOCKS" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x7fd58cc262b0 .param/l "NUM_LINES" 1 4 25, +C4<00000000000000000000000000001000>;
P_0x7fd58cc262f0 .param/l "NUM_TAG_BITS" 1 4 24, +C4<0000000000000000000000000000000100>;
L_0x7fd58cc2e5e0 .functor AND 1, L_0x7fd58cc2e1c0, L_0x7fd58cc2e480, C4<1>, C4<1>;
L_0x7fd58cc2ee00 .functor BUFZ 32, L_0x7fd58cc2e710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd58cc265f0_0 .net *"_s10", 4 0, L_0x7fd58cc2e340;  1 drivers
L_0x10acdc3f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc26770_0 .net *"_s13", 1 0, L_0x10acdc3f8;  1 drivers
v0x7fd58cc26800_0 .net *"_s14", 0 0, L_0x7fd58cc2e480;  1 drivers
v0x7fd58cc268b0_0 .net *"_s18", 31 0, L_0x7fd58cc2e710;  1 drivers
v0x7fd58cc26950_0 .net *"_s20", 6 0, L_0x7fd58cc2e7b0;  1 drivers
L_0x10acdc440 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc26a40_0 .net *"_s23", 3 0, L_0x10acdc440;  1 drivers
v0x7fd58cc26af0_0 .net *"_s24", 7 0, L_0x7fd58cc2e920;  1 drivers
L_0x10acdc488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc26ba0_0 .net *"_s27", 0 0, L_0x10acdc488;  1 drivers
L_0x10acdc4d0 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc26c50_0 .net/2s *"_s28", 7 0, L_0x10acdc4d0;  1 drivers
v0x7fd58cc26d60_0 .net *"_s31", 7 0, L_0x7fd58cc2eb00;  1 drivers
v0x7fd58cc26e10_0 .net *"_s32", 2 0, L_0x7fd58cc2ec40;  1 drivers
L_0x10acdc518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc26ec0_0 .net *"_s35", 1 0, L_0x10acdc518;  1 drivers
L_0x10acdc560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc26f70_0 .net *"_s38", 0 0, L_0x10acdc560;  1 drivers
v0x7fd58cc27020_0 .net *"_s39", 8 0, L_0x7fd58cc2ed20;  1 drivers
L_0x10acdc5a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc270d0_0 .net *"_s42", 5 0, L_0x10acdc5a8;  1 drivers
v0x7fd58cc27180_0 .net *"_s43", 8 0, L_0x7fd58cc2eeb0;  1 drivers
v0x7fd58cc27230_0 .net *"_s44", 8 0, L_0x7fd58cc2ef90;  1 drivers
v0x7fd58cc273c0_0 .net *"_s7", 0 0, L_0x7fd58cc2e1c0;  1 drivers
v0x7fd58cc27450_0 .net *"_s8", 3 0, L_0x7fd58cc2e2a0;  1 drivers
v0x7fd58cc27500_0 .net "address", 7 0, v0x7fd58cc2b630_0;  alias, 1 drivers
v0x7fd58cc275e0_0 .net "block_offset", 0 0, L_0x7fd58cc2e080;  1 drivers
v0x7fd58cc27670 .array "cachemem", 15 0, 31 0;
v0x7fd58cc27700_0 .net "clk", 0 0, v0x7fd58cc2b6c0_0;  alias, 1 drivers
v0x7fd58cc27790_0 .net "hit", 0 0, L_0x7fd58cc2e5e0;  alias, 1 drivers
v0x7fd58cc27820_0 .net "index", 2 0, L_0x7fd58cc2e120;  1 drivers
v0x7fd58cc278b0_0 .net "read_data", 31 0, L_0x7fd58cc2ee00;  alias, 1 drivers
v0x7fd58cc27960_0 .net "rst", 0 0, v0x7fd58cc2b8b0_0;  alias, 1 drivers
v0x7fd58cc27a30_0 .net "tag", 3 0, L_0x7fd58cc2dfe0;  1 drivers
v0x7fd58cc27ac0 .array "tags", 7 0, 3 0;
v0x7fd58cc27b60_0 .net "update", 0 0, L_0x7fd58cc30340;  alias, 1 drivers
v0x7fd58cc27c00_0 .var "valid", 7 0;
v0x7fd58cc27cb0_0 .net "write_data", 31 0, L_0x7fd58cc30ca0;  alias, 1 drivers
v0x7fd58cc27d60_0 .net "write_en", 0 0, L_0x7fd58cc2fe00;  alias, 1 drivers
L_0x7fd58cc2dfe0 .part v0x7fd58cc2b630_0, 4, 4;
L_0x7fd58cc2e080 .part v0x7fd58cc2b630_0, 0, 1;
L_0x7fd58cc2e120 .part v0x7fd58cc2b630_0, 1, 3;
L_0x7fd58cc2e1c0 .part/v v0x7fd58cc27c00_0, L_0x7fd58cc2e120, 1;
L_0x7fd58cc2e2a0 .array/port v0x7fd58cc27ac0, L_0x7fd58cc2e340;
L_0x7fd58cc2e340 .concat [ 3 2 0 0], L_0x7fd58cc2e120, L_0x10acdc3f8;
L_0x7fd58cc2e480 .cmp/eq 4, L_0x7fd58cc2e2a0, L_0x7fd58cc2dfe0;
L_0x7fd58cc2e710 .array/port v0x7fd58cc27670, L_0x7fd58cc2ef90;
L_0x7fd58cc2e7b0 .concat [ 3 4 0 0], L_0x7fd58cc2e120, L_0x10acdc440;
L_0x7fd58cc2e920 .concat [ 7 1 0 0], L_0x7fd58cc2e7b0, L_0x10acdc488;
L_0x7fd58cc2eb00 .arith/mult 8, L_0x7fd58cc2e920, L_0x10acdc4d0;
L_0x7fd58cc2ec40 .concat [ 1 2 0 0], L_0x7fd58cc2e080, L_0x10acdc518;
L_0x7fd58cc2ed20 .concat [ 8 1 0 0], L_0x7fd58cc2eb00, L_0x10acdc560;
L_0x7fd58cc2eeb0 .concat [ 3 6 0 0], L_0x7fd58cc2ec40, L_0x10acdc5a8;
L_0x7fd58cc2ef90 .arith/sum 9, L_0x7fd58cc2ed20, L_0x7fd58cc2eeb0;
S_0x7fd58cc27ff0 .scope module, "main_memory" "BSRAM" 3 89, 5 26 0, S_0x7fd58cc100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "readEnable"
    .port_info 3 /INPUT 8 "readAddress"
    .port_info 4 /OUTPUT 32 "readData"
    .port_info 5 /INPUT 1 "writeEnable"
    .port_info 6 /INPUT 8 "writeAddress"
    .port_info 7 /INPUT 32 "writeData"
    .port_info 8 /INPUT 1 "report"
P_0x7fd58cc281a0 .param/l "ADDR_WIDTH" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x7fd58cc281e0 .param/l "CORE" 0 5 26, +C4<00000000000000000000000000000000>;
P_0x7fd58cc28220 .param/l "DATA_WIDTH" 0 5 26, +C4<00000000000000000000000000100000>;
P_0x7fd58cc28260 .param/l "MEM_DEPTH" 1 5 38, +C4<0000000000000000000000000000000100000000>;
L_0x7fd58cc2f250 .functor AND 1, L_0x10acdc5f0, v0x7fd58cc2ba50_0, C4<1>, C4<1>;
L_0x7fd58cc2bc60 .functor AND 1, L_0x7fd58cc2f250, L_0x7fd58cc2f2c0, C4<1>, C4<1>;
L_0x7fd58cc30da0 .functor BUFT 32, L_0x7fd58cc2f560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd58cc28760_0 .net *"_s0", 0 0, L_0x7fd58cc2f250;  1 drivers
L_0x10acdc638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd58cc28810_0 .net *"_s11", 1 0, L_0x10acdc638;  1 drivers
v0x7fd58cc28410_0 .net *"_s14", 31 0, L_0x7fd58cc30da0;  1 drivers
v0x7fd58cc288e0_0 .net *"_s2", 0 0, L_0x7fd58cc2f2c0;  1 drivers
v0x7fd58cc28980_0 .net *"_s4", 0 0, L_0x7fd58cc2bc60;  1 drivers
v0x7fd58cc28a70_0 .net *"_s6", 31 0, L_0x7fd58cc2f560;  1 drivers
v0x7fd58cc28b20_0 .net *"_s8", 9 0, L_0x7fd58cc2f600;  1 drivers
v0x7fd58cc28bd0_0 .net "clock", 0 0, v0x7fd58cc2b6c0_0;  alias, 1 drivers
v0x7fd58cc28c60_0 .var "cycles", 31 0;
v0x7fd58cc28d70_0 .net "readAddress", 7 0, v0x7fd58cc2b630_0;  alias, 1 drivers
v0x7fd58cc28e10_0 .net "readData", 31 0, L_0x7fd58cc2f720;  alias, 1 drivers
v0x7fd58cc28ec0_0 .net "readEnable", 0 0, L_0x10acdc5f0;  alias, 1 drivers
v0x7fd58cc28f60_0 .net "report", 0 0, v0x7fd58cc2b7e0_0;  alias, 1 drivers
v0x7fd58cc29000_0 .net "reset", 0 0, v0x7fd58cc2b8b0_0;  alias, 1 drivers
v0x7fd58cc29090 .array "sram", 255 0, 31 0;
v0x7fd58cc29130_0 .net "writeAddress", 7 0, v0x7fd58cc2b630_0;  alias, 1 drivers
v0x7fd58cc29250_0 .net "writeData", 31 0, v0x7fd58cc2b980_0;  alias, 1 drivers
v0x7fd58cc293e0_0 .net "writeEnable", 0 0, v0x7fd58cc2ba50_0;  alias, 1 drivers
L_0x7fd58cc2f2c0 .cmp/eq 8, v0x7fd58cc2b630_0, v0x7fd58cc2b630_0;
L_0x7fd58cc2f560 .array/port v0x7fd58cc29090, L_0x7fd58cc2f600;
L_0x7fd58cc2f600 .concat [ 8 2 0 0], v0x7fd58cc2b630_0, L_0x10acdc638;
L_0x7fd58cc2f720 .functor MUXZ 32, L_0x7fd58cc30da0, v0x7fd58cc2b980_0, L_0x7fd58cc2bc60, C4<>;
S_0x7fd58cc285b0 .scope begin, "RAM_WRITE" "RAM_WRITE" 5 61, 5 61 0, S_0x7fd58cc27ff0;
 .timescale 0 0;
    .scope S_0x7fd58cc24070;
T_0 ;
    %wait E_0x7fd58cc05510;
    %load/vec4 v0x7fd58cc25940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd58cc25bd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd58cc25b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fd58cc25c80_0;
    %load/vec4 v0x7fd58cc25820_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0x7fd58cc255e0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc25670, 0, 4;
    %load/vec4 v0x7fd58cc259f0_0;
    %load/vec4 v0x7fd58cc25820_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc25a90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd58cc25820_0;
    %assign/vec4/off/d v0x7fd58cc25bd0_0, 4, 5;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fd58cc25d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fd58cc25bd0_0;
    %load/vec4 v0x7fd58cc25820_0;
    %part/u 1;
    %load/vec4 v0x7fd58cc25820_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fd58cc25a90, 4;
    %load/vec4 v0x7fd58cc259f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fd58cc25c80_0;
    %load/vec4 v0x7fd58cc25820_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0x7fd58cc255e0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc25670, 0, 4;
    %load/vec4 v0x7fd58cc259f0_0;
    %load/vec4 v0x7fd58cc25820_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc25a90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd58cc25820_0;
    %assign/vec4/off/d v0x7fd58cc25bd0_0, 4, 5;
T_0.6 ;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd58cc0f2d0;
T_1 ;
    %wait E_0x7fd58cc05510;
    %load/vec4 v0x7fd58cc239f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd58cc23c80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd58cc23be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fd58cc23d30_0;
    %load/vec4 v0x7fd58cc23890_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0x7fd58cc23600_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc236b0, 0, 4;
    %load/vec4 v0x7fd58cc23a90_0;
    %load/vec4 v0x7fd58cc23890_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc23b40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd58cc23890_0;
    %assign/vec4/off/d v0x7fd58cc23c80_0, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fd58cc23de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fd58cc23c80_0;
    %load/vec4 v0x7fd58cc23890_0;
    %part/u 1;
    %load/vec4 v0x7fd58cc23890_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fd58cc23b40, 4;
    %load/vec4 v0x7fd58cc23a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fd58cc23d30_0;
    %load/vec4 v0x7fd58cc23890_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0x7fd58cc23600_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc236b0, 0, 4;
    %load/vec4 v0x7fd58cc23a90_0;
    %load/vec4 v0x7fd58cc23890_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc23b40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd58cc23890_0;
    %assign/vec4/off/d v0x7fd58cc23c80_0, 4, 5;
T_1.6 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd58cc25fc0;
T_2 ;
    %wait E_0x7fd58cc05510;
    %load/vec4 v0x7fd58cc27960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd58cc27c00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fd58cc27b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fd58cc27cb0_0;
    %load/vec4 v0x7fd58cc27820_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x7fd58cc275e0_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc27670, 0, 4;
    %load/vec4 v0x7fd58cc27a30_0;
    %load/vec4 v0x7fd58cc27820_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc27ac0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd58cc27820_0;
    %assign/vec4/off/d v0x7fd58cc27c00_0, 4, 5;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fd58cc27d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fd58cc27c00_0;
    %load/vec4 v0x7fd58cc27820_0;
    %part/u 1;
    %load/vec4 v0x7fd58cc27820_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd58cc27ac0, 4;
    %load/vec4 v0x7fd58cc27a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7fd58cc27cb0_0;
    %load/vec4 v0x7fd58cc27820_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v0x7fd58cc275e0_0;
    %pad/u 3;
    %pad/u 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc27670, 0, 4;
    %load/vec4 v0x7fd58cc27a30_0;
    %load/vec4 v0x7fd58cc27820_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc27ac0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fd58cc27820_0;
    %assign/vec4/off/d v0x7fd58cc27c00_0, 4, 5;
T_2.6 ;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd58cc27ff0;
T_3 ;
    %vpi_call 5 58 "$readmemh", "program.mem", v0x7fd58cc29090 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fd58cc27ff0;
T_4 ;
    %wait E_0x7fd58cc05510;
    %fork t_1, S_0x7fd58cc285b0;
    %jmp t_0;
    .scope S_0x7fd58cc285b0;
t_1 ;
    %load/vec4 v0x7fd58cc293e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fd58cc29250_0;
    %load/vec4 v0x7fd58cc29130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd58cc29090, 0, 4;
T_4.0 ;
    %end;
    .scope S_0x7fd58cc27ff0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd58cc27ff0;
T_5 ;
    %wait E_0x7fd58cc05510;
    %load/vec4 v0x7fd58cc29000_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x7fd58cc28c60_0;
    %addi 1, 0, 32;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x7fd58cc28c60_0, 0;
    %load/vec4 v0x7fd58cc28f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 5 70 "$display", "------ Core %d SBRAM Unit - Current Cycle %d --------", P_0x7fd58cc281e0, v0x7fd58cc28c60_0 {0 0 0};
    %vpi_call 5 71 "$display", "| Read        [%b]", v0x7fd58cc28ec0_0 {0 0 0};
    %vpi_call 5 72 "$display", "| Read Address[%h]", v0x7fd58cc28d70_0 {0 0 0};
    %vpi_call 5 73 "$display", "| Read Data   [%h]", v0x7fd58cc28e10_0 {0 0 0};
    %vpi_call 5 74 "$display", "| Write       [%b]", v0x7fd58cc293e0_0 {0 0 0};
    %vpi_call 5 75 "$display", "| Write Addres[%h]", v0x7fd58cc29130_0 {0 0 0};
    %vpi_call 5 76 "$display", "| Write Data  [%h]", v0x7fd58cc29250_0 {0 0 0};
    %vpi_call 5 77 "$display", "----------------------------------------------------------------------" {0 0 0};
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd58cc107a0;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x7fd58cc2b6c0_0;
    %inv;
    %store/vec4 v0x7fd58cc2b6c0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd58cc107a0;
T_7 ;
    %vpi_call 2 29 "$dumpfile", "CacheModel.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd58cc100b0, &A<v0x7fd58cc236b0, 0>, &A<v0x7fd58cc236b0, 1>, &A<v0x7fd58cc27670, 0>, &A<v0x7fd58cc27670, 1>, &A<v0x7fd58cc27670, 8>, &A<v0x7fd58cc27670, 9>, &A<v0x7fd58cc23b40, 0>, &A<v0x7fd58cc23b40, 1>, &A<v0x7fd58cc27ac0, 0>, &A<v0x7fd58cc27ac0, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd58cc2b6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd58cc2b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd58cc2b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd58cc2ba50_0, 0, 1;
    %pushi/vec4 11259375, 0, 32;
    %store/vec4 v0x7fd58cc2b980_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd58cc2b8b0_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x7fd58cc2b630_0, 0, 8;
    %delay 4, 0;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x7fd58cc2b630_0, 0, 8;
    %delay 4, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x7fd58cc2b630_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd58cc2ba50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 74565, 0, 32;
    %store/vec4 v0x7fd58cc2b980_0, 0, 32;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x7fd58cc2b630_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../testbeds/tb_CacheModel.v";
    "CacheModel.v";
    "Cache.v";
    "bsram.v";
