Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Oct 24 14:46:18 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.698        0.000                      0                 1666        0.132        0.000                      0                 1666        3.750        0.000                       0                   690  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.698        0.000                      0                 1666        0.132        0.000                      0                 1666        3.750        0.000                       0                   690  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 1.850ns (20.459%)  route 7.192ns (79.541%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.614     7.213    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.337 f  U_RV32I/U_ControlUnit/result2_carry__2_i_12/O
                         net (fo=3, routed)           0.646     7.983    U_RV32I/U_ControlUnit/q_reg[29]_0[13]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.107 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188/O
                         net (fo=2, routed)           0.694     8.801    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.925 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153/O
                         net (fo=3, routed)           0.686     9.611    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.735 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66/O
                         net (fo=37, routed)          0.752    10.487    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.150    10.637 r  U_RV32I/U_ControlUnit/q[31]_i_5__1/O
                         net (fo=36, routed)          1.314    11.951    U_RV32I/U_DataPath/U_DecReg_RFRD1/q_reg[27]_8
    SLICE_X44Y30         LUT4 (Prop_lut4_I3_O)        0.354    12.305 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_24_29_i_21/O
                         net (fo=2, routed)           0.870    13.175    U_RV32I/U_ControlUnit/mem_reg_r2_0_31_24_29_3
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.332    13.507 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.616    14.123    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/DIB0
    SLICE_X46Y32         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.440    14.781    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y32         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X46Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.821    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.844ns (20.731%)  route 7.051ns (79.269%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.614     7.213    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.337 f  U_RV32I/U_ControlUnit/result2_carry__2_i_12/O
                         net (fo=3, routed)           0.646     7.983    U_RV32I/U_ControlUnit/q_reg[29]_0[13]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.107 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188/O
                         net (fo=2, routed)           0.694     8.801    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.925 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153/O
                         net (fo=3, routed)           0.686     9.611    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.735 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66/O
                         net (fo=37, routed)          0.752    10.487    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.150    10.637 r  U_RV32I/U_ControlUnit/q[31]_i_5__1/O
                         net (fo=36, routed)          1.146    11.784    U_RV32I/U_DataPath/U_DecReg_RFRD1/q_reg[27]_8
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.354    12.138 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_24_29_i_8/O
                         net (fo=2, routed)           0.888    13.025    U_RV32I/U_ControlUnit/mem_reg_r2_0_31_24_29_1
    SLICE_X47Y31         LUT5 (Prop_lut5_I1_O)        0.326    13.351 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.624    13.975    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/DIA1
    SLICE_X46Y31         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.438    14.779    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y31         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X46Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.746    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 1.844ns (20.562%)  route 7.124ns (79.438%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.614     7.213    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.337 f  U_RV32I/U_ControlUnit/result2_carry__2_i_12/O
                         net (fo=3, routed)           0.646     7.983    U_RV32I/U_ControlUnit/q_reg[29]_0[13]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.107 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188/O
                         net (fo=2, routed)           0.694     8.801    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.925 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153/O
                         net (fo=3, routed)           0.686     9.611    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.735 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66/O
                         net (fo=37, routed)          0.752    10.487    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.150    10.637 r  U_RV32I/U_ControlUnit/q[31]_i_5__1/O
                         net (fo=36, routed)          1.113    11.750    U_RV32I/U_DataPath/U_DecReg_RFRD2/q_reg[14]_2
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.352    12.102 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_24_29_i_31/O
                         net (fo=2, routed)           0.988    13.090    U_RV32I/U_DataPath/U_DecReg_ImmExtend/mem_reg_r1_0_31_24_29_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.328    13.418 r  U_RV32I/U_DataPath/U_DecReg_ImmExtend/mem_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.630    14.048    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/DIC0
    SLICE_X46Y31         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.438    14.779    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y31         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X46Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.829    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 1.844ns (20.949%)  route 6.958ns (79.051%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.614     7.213    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.337 f  U_RV32I/U_ControlUnit/result2_carry__2_i_12/O
                         net (fo=3, routed)           0.646     7.983    U_RV32I/U_ControlUnit/q_reg[29]_0[13]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.107 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188/O
                         net (fo=2, routed)           0.694     8.801    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.925 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153/O
                         net (fo=3, routed)           0.686     9.611    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.735 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66/O
                         net (fo=37, routed)          0.752    10.487    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.150    10.637 r  U_RV32I/U_ControlUnit/q[31]_i_5__1/O
                         net (fo=36, routed)          1.146    11.784    U_RV32I/U_DataPath/U_DecReg_RFRD1/q_reg[27]_8
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.354    12.138 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_24_29_i_8/O
                         net (fo=2, routed)           0.888    13.025    U_RV32I/U_ControlUnit/mem_reg_r2_0_31_24_29_1
    SLICE_X47Y31         LUT5 (Prop_lut5_I1_O)        0.326    13.351 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.531    13.883    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/DIA1
    SLICE_X46Y32         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.440    14.781    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y32         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X46Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.748    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 1.844ns (20.888%)  route 6.984ns (79.112%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.614     7.213    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.337 f  U_RV32I/U_ControlUnit/result2_carry__2_i_12/O
                         net (fo=3, routed)           0.646     7.983    U_RV32I/U_ControlUnit/q_reg[29]_0[13]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.107 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188/O
                         net (fo=2, routed)           0.694     8.801    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.925 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153/O
                         net (fo=3, routed)           0.686     9.611    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.735 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66/O
                         net (fo=37, routed)          0.752    10.487    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.150    10.637 r  U_RV32I/U_ControlUnit/q[31]_i_5__1/O
                         net (fo=36, routed)          1.113    11.750    U_RV32I/U_DataPath/U_DecReg_RFRD2/q_reg[14]_2
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.352    12.102 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_24_29_i_31/O
                         net (fo=2, routed)           0.988    13.090    U_RV32I/U_DataPath/U_DecReg_ImmExtend/mem_reg_r1_0_31_24_29_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.328    13.418 r  U_RV32I/U_DataPath/U_DecReg_ImmExtend/mem_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.490    13.908    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/DIC0
    SLICE_X46Y32         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.440    14.781    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y32         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X46Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.831    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 1.614ns (18.519%)  route 7.102ns (81.481%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.614     7.213    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.337 f  U_RV32I/U_ControlUnit/result2_carry__2_i_12/O
                         net (fo=3, routed)           0.646     7.983    U_RV32I/U_ControlUnit/q_reg[29]_0[13]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.107 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188/O
                         net (fo=2, routed)           0.694     8.801    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.925 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153/O
                         net (fo=3, routed)           0.686     9.611    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.735 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66/O
                         net (fo=37, routed)          0.752    10.487    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.150    10.637 r  U_RV32I/U_ControlUnit/q[31]_i_5__1/O
                         net (fo=36, routed)          1.113    11.750    U_RV32I/U_DataPath/U_DecReg_RFRD2/q_reg[14]_2
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.076 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_24_29_i_26/O
                         net (fo=2, routed)           0.942    13.018    U_RV32I/U_DataPath/U_DecReg_RFRD1/q_reg[29]_7
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124    13.142 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.654    13.796    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/DIC1
    SLICE_X46Y32         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.440    14.781    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y32         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X46Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.757    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 1.850ns (21.112%)  route 6.913ns (78.888%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.614     7.213    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.337 f  U_RV32I/U_ControlUnit/result2_carry__2_i_12/O
                         net (fo=3, routed)           0.646     7.983    U_RV32I/U_ControlUnit/q_reg[29]_0[13]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.107 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188/O
                         net (fo=2, routed)           0.694     8.801    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.925 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153/O
                         net (fo=3, routed)           0.686     9.611    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.735 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66/O
                         net (fo=37, routed)          0.752    10.487    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.150    10.637 r  U_RV32I/U_ControlUnit/q[31]_i_5__1/O
                         net (fo=36, routed)          1.314    11.951    U_RV32I/U_DataPath/U_DecReg_RFRD1/q_reg[27]_8
    SLICE_X44Y30         LUT4 (Prop_lut4_I3_O)        0.354    12.305 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_24_29_i_21/O
                         net (fo=2, routed)           0.870    13.175    U_RV32I/U_ControlUnit/mem_reg_r2_0_31_24_29_3
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.332    13.507 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.336    13.843    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/DIB0
    SLICE_X46Y31         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.438    14.779    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y31         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X46Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.819    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 1.582ns (18.342%)  route 7.043ns (81.658%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.737     7.335    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.459 f  U_RV32I/U_ControlUnit/result2_carry__2_i_10/O
                         net (fo=4, routed)           0.795     8.254    U_RV32I/U_ControlUnit/q_reg[29]_0[15]
    SLICE_X52Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.378 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_156/O
                         net (fo=3, routed)           0.588     8.966    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_156_n_0
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.124     9.090 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_172/O
                         net (fo=1, routed)           0.442     9.532    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_172_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.656 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_91/O
                         net (fo=8, routed)           0.916    10.572    U_RV32I/U_DataPath/U_DecReg_ImmExtend/q_reg[19]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  U_RV32I/U_DataPath/U_DecReg_ImmExtend/mem_reg_r1_0_31_0_5_i_30/O
                         net (fo=35, routed)          0.874    11.570    U_RV32I/U_DataPath/U_DecReg_ImmExtend/q_reg[0]_1
    SLICE_X42Y27         LUT2 (Prop_lut2_I0_O)        0.116    11.686 r  U_RV32I/U_DataPath/U_DecReg_ImmExtend/mem_reg_r1_0_31_18_23_i_26/O
                         net (fo=1, routed)           0.904    12.590    U_RV32I/U_ControlUnit/mem_reg_r2_0_31_18_23_9
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.328    12.918 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.787    13.705    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/DIC1
    SLICE_X46Y30         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.437    14.778    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y30         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.754    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 1.614ns (18.729%)  route 7.004ns (81.271%))
  Logic Levels:           7  (LUT2=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.614     7.213    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.337 f  U_RV32I/U_ControlUnit/result2_carry__2_i_12/O
                         net (fo=3, routed)           0.646     7.983    U_RV32I/U_ControlUnit/q_reg[29]_0[13]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.107 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188/O
                         net (fo=2, routed)           0.694     8.801    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.925 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153/O
                         net (fo=3, routed)           0.686     9.611    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.735 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66/O
                         net (fo=37, routed)          0.752    10.487    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.150    10.637 r  U_RV32I/U_ControlUnit/q[31]_i_5__1/O
                         net (fo=36, routed)          0.939    11.577    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66_0
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.903 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_30_31_i_8/O
                         net (fo=2, routed)           1.129    13.032    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_30_31_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.156 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.542    13.698    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/DIA0
    SLICE_X52Y31         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.442    14.783    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y31         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.847    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.810ns (21.323%)  route 6.679ns (78.677%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.559     5.080    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=83, routed)          1.614     7.213    U_RV32I/U_ControlUnit/Q[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.337 f  U_RV32I/U_ControlUnit/result2_carry__2_i_12/O
                         net (fo=3, routed)           0.646     7.983    U_RV32I/U_ControlUnit/q_reg[29]_0[13]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.107 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188/O
                         net (fo=2, routed)           0.694     8.801    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_188_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.925 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153/O
                         net (fo=3, routed)           0.686     9.611    U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.735 f  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_66/O
                         net (fo=37, routed)          0.752    10.487    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[0]_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.150    10.637 r  U_RV32I/U_ControlUnit/q[31]_i_5__1/O
                         net (fo=36, routed)          0.856    11.494    U_RV32I/U_DataPath/U_DecReg_RFRD1/q_reg[27]_8
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.318    11.812 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_18_23_i_9/O
                         net (fo=2, routed)           0.806    12.617    U_RV32I/U_ControlUnit/mem_reg_r2_0_31_18_23_2
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.328    12.945 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.623    13.569    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/DIA1
    SLICE_X46Y30         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.437    14.778    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y30         RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.745    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  1.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.566     1.449    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1_reg[22]/Q
                         net (fo=1, routed)           0.080     1.670    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1__0[22]
    SLICE_X56Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.715 r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     1.715    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA[22]_i_1_n_0
    SLICE_X56Y10         FDRE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.835     1.962    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[22]/C
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.121     1.583    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.590     1.473    U_GPO_Periph/U_APB_SlaveInterf_GPO/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[16]/Q
                         net (fo=1, routed)           0.057     1.672    U_APB_Master/q_reg[31][16]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.717 r  U_APB_Master/q[16]_i_1__1/O
                         net (fo=1, routed)           0.000     1.717    U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[31]_0[16]
    SLICE_X58Y13         FDCE                                         r  U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.859     1.986    U_RV32I/U_DataPath/U_MemAccReg_ReadData/clk_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[16]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X58Y13         FDCE (Hold_fdce_C_D)         0.092     1.578    U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.588     1.471    U_GPO_Periph/U_APB_SlaveInterf_GPO/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[30]/Q
                         net (fo=1, routed)           0.058     1.670    U_APB_Master/q_reg[31][30]
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.715 r  U_APB_Master/q[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.715    U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[31]_0[30]
    SLICE_X58Y17         FDCE                                         r  U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.856     1.983    U_RV32I/U_DataPath/U_MemAccReg_ReadData/clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[30]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X58Y17         FDCE (Hold_fdce_C_D)         0.092     1.576    U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.592     1.475    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           0.087     1.703    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg0__1[16]
    SLICE_X60Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.748 r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     1.748    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA[16]_i_1_n_0
    SLICE_X60Y11         FDRE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.862     1.989    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[16]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y11         FDRE (Hold_fdre_C_D)         0.120     1.608    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.567     1.450    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y9          FDCE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1_reg[8]/Q
                         net (fo=1, routed)           0.087     1.678    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1__0[8]
    SLICE_X56Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.723 r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     1.723    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA[8]_i_1_n_0
    SLICE_X56Y9          FDRE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.836     1.963    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[8]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.120     1.583    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPO_Periph/U_APB_SlaveInterf_GPO/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.590     1.473    U_GPO_Periph/U_APB_SlaveInterf_GPO/clk_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  U_GPO_Periph/U_APB_SlaveInterf_GPO/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_GPO_Periph/U_APB_SlaveInterf_GPO/slv_reg0_reg[14]/Q
                         net (fo=1, routed)           0.087     1.701    U_GPO_Periph/U_APB_SlaveInterf_GPO/slv_reg0__0[14]
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.746 r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    U_GPO_Periph/U_APB_SlaveInterf_GPO/p_0_in[14]
    SLICE_X60Y15         FDRE                                         r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.858     1.985    U_GPO_Periph/U_APB_SlaveInterf_GPO/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[14]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.120     1.606    U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.566     1.449    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1_reg[12]/Q
                         net (fo=1, routed)           0.087     1.677    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/slv_reg1__0[12]
    SLICE_X56Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.722 r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     1.722    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA[12]_i_1_n_0
    SLICE_X56Y10         FDRE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.835     1.962    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[12]/C
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.120     1.582    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPO_Periph/U_APB_SlaveInterf_GPO/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.565     1.448    U_GPO_Periph/U_APB_SlaveInterf_GPO/clk_IBUF_BUFG
    SLICE_X57Y12         FDCE                                         r  U_GPO_Periph/U_APB_SlaveInterf_GPO/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_GPO_Periph/U_APB_SlaveInterf_GPO/slv_reg0_reg[12]/Q
                         net (fo=1, routed)           0.087     1.676    U_GPO_Periph/U_APB_SlaveInterf_GPO/slv_reg0__0[12]
    SLICE_X56Y12         LUT3 (Prop_lut3_I2_O)        0.045     1.721 r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.721    U_GPO_Periph/U_APB_SlaveInterf_GPO/p_0_in[12]
    SLICE_X56Y12         FDRE                                         r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.833     1.960    U_GPO_Periph/U_APB_SlaveInterf_GPO/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[12]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.120     1.581    U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.587     1.470    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[27]/Q
                         net (fo=1, routed)           0.115     1.726    U_APB_Master/Q[27]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  U_APB_Master/q[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.771    U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[31]_0[27]
    SLICE_X60Y18         FDCE                                         r  U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.855     1.982    U_RV32I/U_DataPath/U_MemAccReg_ReadData/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[27]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.121     1.625    U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.590     1.473    U_GPO_Periph/U_APB_SlaveInterf_GPO/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_GPO_Periph/U_APB_SlaveInterf_GPO/PRDATA_reg[20]/Q
                         net (fo=1, routed)           0.099     1.713    U_APB_Master/q_reg[31][20]
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  U_APB_Master/q[20]_i_1__1/O
                         net (fo=1, routed)           0.000     1.758    U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[31]_0[20]
    SLICE_X60Y13         FDCE                                         r  U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.859     1.986    U_RV32I/U_DataPath/U_MemAccReg_ReadData/clk_IBUF_BUFG
    SLICE_X60Y13         FDCE                                         r  U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[20]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.121     1.609    U_RV32I/U_DataPath/U_MemAccReg_ReadData/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X48Y32   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y32   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y32   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y20   U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y21   U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y9    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y9    U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PRDATA_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y15   U_GPIO_Periph/U_APB_SlaveInterf_GPIO/PREADY_reg/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y21   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y27   U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y27   U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y27   U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y26   U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y27   U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y27   U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y27   U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMC_D1/CLK



