// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s_HH_
#define _zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_V_dout;
    sc_in< sc_logic > data_V_V_empty_n;
    sc_out< sc_logic > data_V_V_read;
    sc_out< sc_lv<16> > res_V_V_din;
    sc_in< sc_logic > res_V_V_full_n;
    sc_out< sc_logic > res_V_V_write;


    // Module declarations
    zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s(sc_module_name name);
    SC_HAS_PROCESS(zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s);

    ~zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln47_fu_240_p2;
    sc_signal< sc_logic > res_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln23_fu_192_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln23_4_fu_216_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > icmp_ln23_6_fu_252_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln23_5_fu_276_p2;
    sc_signal< sc_lv<6> > j_fu_186_p2;
    sc_signal< sc_lv<6> > j_reg_291;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > c_fu_198_p2;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<6> > i_fu_210_p2;
    sc_signal< sc_lv<6> > i_reg_307;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<2> > c_5_fu_222_p2;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<6> > j_4_fu_234_p2;
    sc_signal< sc_lv<6> > j_4_reg_323;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > c_8_fu_246_p2;
    sc_signal< bool > ap_block_state7;
    sc_signal< sc_lv<2> > c_7_fu_258_p2;
    sc_signal< bool > ap_block_state8;
    sc_signal< sc_lv<6> > j_3_fu_270_p2;
    sc_signal< sc_lv<6> > j_3_reg_347;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<2> > c_6_fu_282_p2;
    sc_signal< bool > ap_block_state10;
    sc_signal< sc_lv<6> > j_0_reg_81;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<2> > c_0_i30_reg_92;
    sc_signal< sc_lv<1> > icmp_ln112_fu_180_p2;
    sc_signal< sc_lv<6> > i1_0_reg_103;
    sc_signal< sc_lv<2> > c_0_i26_reg_114;
    sc_signal< sc_lv<1> > icmp_ln117_fu_204_p2;
    sc_signal< sc_lv<6> > j3_0_reg_125;
    sc_signal< sc_lv<2> > c_0_i34_reg_136;
    sc_signal< sc_lv<1> > icmp_ln121_fu_228_p2;
    sc_signal< sc_lv<2> > c_0_i22_reg_147;
    sc_signal< sc_lv<6> > j6_0_reg_158;
    sc_signal< sc_lv<2> > c_0_i_reg_169;
    sc_signal< sc_lv<1> > icmp_ln130_fu_264_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_block_state10();
    void thread_ap_block_state3();
    void thread_ap_block_state5();
    void thread_ap_block_state7();
    void thread_ap_block_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_c_5_fu_222_p2();
    void thread_c_6_fu_282_p2();
    void thread_c_7_fu_258_p2();
    void thread_c_8_fu_246_p2();
    void thread_c_fu_198_p2();
    void thread_data_V_V_blk_n();
    void thread_data_V_V_read();
    void thread_i_fu_210_p2();
    void thread_icmp_ln112_fu_180_p2();
    void thread_icmp_ln117_fu_204_p2();
    void thread_icmp_ln121_fu_228_p2();
    void thread_icmp_ln130_fu_264_p2();
    void thread_icmp_ln23_4_fu_216_p2();
    void thread_icmp_ln23_5_fu_276_p2();
    void thread_icmp_ln23_6_fu_252_p2();
    void thread_icmp_ln23_fu_192_p2();
    void thread_icmp_ln47_fu_240_p2();
    void thread_internal_ap_ready();
    void thread_j_3_fu_270_p2();
    void thread_j_4_fu_234_p2();
    void thread_j_fu_186_p2();
    void thread_real_start();
    void thread_res_V_V_blk_n();
    void thread_res_V_V_din();
    void thread_res_V_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
