{
  "module_name": "vi_structs.h",
  "hash_id": "28601e03e0834479268b750432487bb305d0a067faa5ad5cb8d4ec08e6fbf8c1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/vi_structs.h",
  "human_readable_source": " \n\n#ifndef VI_STRUCTS_H_\n#define VI_STRUCTS_H_\n\nstruct vi_sdma_mqd {\n\tuint32_t sdmax_rlcx_rb_cntl;\n\tuint32_t sdmax_rlcx_rb_base;\n\tuint32_t sdmax_rlcx_rb_base_hi;\n\tuint32_t sdmax_rlcx_rb_rptr;\n\tuint32_t sdmax_rlcx_rb_wptr;\n\tuint32_t sdmax_rlcx_rb_wptr_poll_cntl;\n\tuint32_t sdmax_rlcx_rb_wptr_poll_addr_hi;\n\tuint32_t sdmax_rlcx_rb_wptr_poll_addr_lo;\n\tuint32_t sdmax_rlcx_rb_rptr_addr_hi;\n\tuint32_t sdmax_rlcx_rb_rptr_addr_lo;\n\tuint32_t sdmax_rlcx_ib_cntl;\n\tuint32_t sdmax_rlcx_ib_rptr;\n\tuint32_t sdmax_rlcx_ib_offset;\n\tuint32_t sdmax_rlcx_ib_base_lo;\n\tuint32_t sdmax_rlcx_ib_base_hi;\n\tuint32_t sdmax_rlcx_ib_size;\n\tuint32_t sdmax_rlcx_skip_cntl;\n\tuint32_t sdmax_rlcx_context_status;\n\tuint32_t sdmax_rlcx_doorbell;\n\tuint32_t sdmax_rlcx_virtual_addr;\n\tuint32_t sdmax_rlcx_ape1_cntl;\n\tuint32_t sdmax_rlcx_doorbell_log;\n\tuint32_t reserved_22;\n\tuint32_t reserved_23;\n\tuint32_t reserved_24;\n\tuint32_t reserved_25;\n\tuint32_t reserved_26;\n\tuint32_t reserved_27;\n\tuint32_t reserved_28;\n\tuint32_t reserved_29;\n\tuint32_t reserved_30;\n\tuint32_t reserved_31;\n\tuint32_t reserved_32;\n\tuint32_t reserved_33;\n\tuint32_t reserved_34;\n\tuint32_t reserved_35;\n\tuint32_t reserved_36;\n\tuint32_t reserved_37;\n\tuint32_t reserved_38;\n\tuint32_t reserved_39;\n\tuint32_t reserved_40;\n\tuint32_t reserved_41;\n\tuint32_t reserved_42;\n\tuint32_t reserved_43;\n\tuint32_t reserved_44;\n\tuint32_t reserved_45;\n\tuint32_t reserved_46;\n\tuint32_t reserved_47;\n\tuint32_t reserved_48;\n\tuint32_t reserved_49;\n\tuint32_t reserved_50;\n\tuint32_t reserved_51;\n\tuint32_t reserved_52;\n\tuint32_t reserved_53;\n\tuint32_t reserved_54;\n\tuint32_t reserved_55;\n\tuint32_t reserved_56;\n\tuint32_t reserved_57;\n\tuint32_t reserved_58;\n\tuint32_t reserved_59;\n\tuint32_t reserved_60;\n\tuint32_t reserved_61;\n\tuint32_t reserved_62;\n\tuint32_t reserved_63;\n\tuint32_t reserved_64;\n\tuint32_t reserved_65;\n\tuint32_t reserved_66;\n\tuint32_t reserved_67;\n\tuint32_t reserved_68;\n\tuint32_t reserved_69;\n\tuint32_t reserved_70;\n\tuint32_t reserved_71;\n\tuint32_t reserved_72;\n\tuint32_t reserved_73;\n\tuint32_t reserved_74;\n\tuint32_t reserved_75;\n\tuint32_t reserved_76;\n\tuint32_t reserved_77;\n\tuint32_t reserved_78;\n\tuint32_t reserved_79;\n\tuint32_t reserved_80;\n\tuint32_t reserved_81;\n\tuint32_t reserved_82;\n\tuint32_t reserved_83;\n\tuint32_t reserved_84;\n\tuint32_t reserved_85;\n\tuint32_t reserved_86;\n\tuint32_t reserved_87;\n\tuint32_t reserved_88;\n\tuint32_t reserved_89;\n\tuint32_t reserved_90;\n\tuint32_t reserved_91;\n\tuint32_t reserved_92;\n\tuint32_t reserved_93;\n\tuint32_t reserved_94;\n\tuint32_t reserved_95;\n\tuint32_t reserved_96;\n\tuint32_t reserved_97;\n\tuint32_t reserved_98;\n\tuint32_t reserved_99;\n\tuint32_t reserved_100;\n\tuint32_t reserved_101;\n\tuint32_t reserved_102;\n\tuint32_t reserved_103;\n\tuint32_t reserved_104;\n\tuint32_t reserved_105;\n\tuint32_t reserved_106;\n\tuint32_t reserved_107;\n\tuint32_t reserved_108;\n\tuint32_t reserved_109;\n\tuint32_t reserved_110;\n\tuint32_t reserved_111;\n\tuint32_t reserved_112;\n\tuint32_t reserved_113;\n\tuint32_t reserved_114;\n\tuint32_t reserved_115;\n\tuint32_t reserved_116;\n\tuint32_t reserved_117;\n\tuint32_t reserved_118;\n\tuint32_t reserved_119;\n\tuint32_t reserved_120;\n\tuint32_t reserved_121;\n\tuint32_t reserved_122;\n\tuint32_t reserved_123;\n\tuint32_t reserved_124;\n\tuint32_t reserved_125;\n\t \n\tuint32_t sdma_engine_id;\n\tuint32_t sdma_queue_id;\n};\n\nstruct vi_mqd {\n\tuint32_t header;\n\tuint32_t compute_dispatch_initiator;\n\tuint32_t compute_dim_x;\n\tuint32_t compute_dim_y;\n\tuint32_t compute_dim_z;\n\tuint32_t compute_start_x;\n\tuint32_t compute_start_y;\n\tuint32_t compute_start_z;\n\tuint32_t compute_num_thread_x;\n\tuint32_t compute_num_thread_y;\n\tuint32_t compute_num_thread_z;\n\tuint32_t compute_pipelinestat_enable;\n\tuint32_t compute_perfcount_enable;\n\tuint32_t compute_pgm_lo;\n\tuint32_t compute_pgm_hi;\n\tuint32_t compute_tba_lo;\n\tuint32_t compute_tba_hi;\n\tuint32_t compute_tma_lo;\n\tuint32_t compute_tma_hi;\n\tuint32_t compute_pgm_rsrc1;\n\tuint32_t compute_pgm_rsrc2;\n\tuint32_t compute_vmid;\n\tuint32_t compute_resource_limits;\n\tuint32_t compute_static_thread_mgmt_se0;\n\tuint32_t compute_static_thread_mgmt_se1;\n\tuint32_t compute_tmpring_size;\n\tuint32_t compute_static_thread_mgmt_se2;\n\tuint32_t compute_static_thread_mgmt_se3;\n\tuint32_t compute_restart_x;\n\tuint32_t compute_restart_y;\n\tuint32_t compute_restart_z;\n\tuint32_t compute_thread_trace_enable;\n\tuint32_t compute_misc_reserved;\n\tuint32_t compute_dispatch_id;\n\tuint32_t compute_threadgroup_id;\n\tuint32_t compute_relaunch;\n\tuint32_t compute_wave_restore_addr_lo;\n\tuint32_t compute_wave_restore_addr_hi;\n\tuint32_t compute_wave_restore_control;\n\tuint32_t reserved9;\n\tuint32_t reserved10;\n\tuint32_t reserved11;\n\tuint32_t reserved12;\n\tuint32_t reserved13;\n\tuint32_t reserved14;\n\tuint32_t reserved15;\n\tuint32_t reserved16;\n\tuint32_t reserved17;\n\tuint32_t reserved18;\n\tuint32_t reserved19;\n\tuint32_t reserved20;\n\tuint32_t reserved21;\n\tuint32_t reserved22;\n\tuint32_t reserved23;\n\tuint32_t reserved24;\n\tuint32_t reserved25;\n\tuint32_t reserved26;\n\tuint32_t reserved27;\n\tuint32_t reserved28;\n\tuint32_t reserved29;\n\tuint32_t reserved30;\n\tuint32_t reserved31;\n\tuint32_t reserved32;\n\tuint32_t reserved33;\n\tuint32_t reserved34;\n\tuint32_t compute_user_data_0;\n\tuint32_t compute_user_data_1;\n\tuint32_t compute_user_data_2;\n\tuint32_t compute_user_data_3;\n\tuint32_t compute_user_data_4;\n\tuint32_t compute_user_data_5;\n\tuint32_t compute_user_data_6;\n\tuint32_t compute_user_data_7;\n\tuint32_t compute_user_data_8;\n\tuint32_t compute_user_data_9;\n\tuint32_t compute_user_data_10;\n\tuint32_t compute_user_data_11;\n\tuint32_t compute_user_data_12;\n\tuint32_t compute_user_data_13;\n\tuint32_t compute_user_data_14;\n\tuint32_t compute_user_data_15;\n\tuint32_t cp_compute_csinvoc_count_lo;\n\tuint32_t cp_compute_csinvoc_count_hi;\n\tuint32_t reserved35;\n\tuint32_t reserved36;\n\tuint32_t reserved37;\n\tuint32_t cp_mqd_query_time_lo;\n\tuint32_t cp_mqd_query_time_hi;\n\tuint32_t cp_mqd_connect_start_time_lo;\n\tuint32_t cp_mqd_connect_start_time_hi;\n\tuint32_t cp_mqd_connect_end_time_lo;\n\tuint32_t cp_mqd_connect_end_time_hi;\n\tuint32_t cp_mqd_connect_end_wf_count;\n\tuint32_t cp_mqd_connect_end_pq_rptr;\n\tuint32_t cp_mqd_connect_endvi_sdma_mqd_pq_wptr;\n\tuint32_t cp_mqd_connect_end_ib_rptr;\n\tuint32_t reserved38;\n\tuint32_t reserved39;\n\tuint32_t cp_mqd_save_start_time_lo;\n\tuint32_t cp_mqd_save_start_time_hi;\n\tuint32_t cp_mqd_save_end_time_lo;\n\tuint32_t cp_mqd_save_end_time_hi;\n\tuint32_t cp_mqd_restore_start_time_lo;\n\tuint32_t cp_mqd_restore_start_time_hi;\n\tuint32_t cp_mqd_restore_end_time_lo;\n\tuint32_t cp_mqd_restore_end_time_hi;\n\tuint32_t disable_queue;\n\tuint32_t reserved41;\n\tuint32_t gds_cs_ctxsw_cnt0;\n\tuint32_t gds_cs_ctxsw_cnt1;\n\tuint32_t gds_cs_ctxsw_cnt2;\n\tuint32_t gds_cs_ctxsw_cnt3;\n\tuint32_t reserved42;\n\tuint32_t reserved43;\n\tuint32_t cp_pq_exe_status_lo;\n\tuint32_t cp_pq_exe_status_hi;\n\tuint32_t cp_packet_id_lo;\n\tuint32_t cp_packet_id_hi;\n\tuint32_t cp_packet_exe_status_lo;\n\tuint32_t cp_packet_exe_status_hi;\n\tuint32_t gds_save_base_addr_lo;\n\tuint32_t gds_save_base_addr_hi;\n\tuint32_t gds_save_mask_lo;\n\tuint32_t gds_save_mask_hi;\n\tuint32_t ctx_save_base_addr_lo;\n\tuint32_t ctx_save_base_addr_hi;\n\tuint32_t dynamic_cu_mask_addr_lo;\n\tuint32_t dynamic_cu_mask_addr_hi;\n\tuint32_t cp_mqd_base_addr_lo;\n\tuint32_t cp_mqd_base_addr_hi;\n\tuint32_t cp_hqd_active;\n\tuint32_t cp_hqd_vmid;\n\tuint32_t cp_hqd_persistent_state;\n\tuint32_t cp_hqd_pipe_priority;\n\tuint32_t cp_hqd_queue_priority;\n\tuint32_t cp_hqd_quantum;\n\tuint32_t cp_hqd_pq_base_lo;\n\tuint32_t cp_hqd_pq_base_hi;\n\tuint32_t cp_hqd_pq_rptr;\n\tuint32_t cp_hqd_pq_rptr_report_addr_lo;\n\tuint32_t cp_hqd_pq_rptr_report_addr_hi;\n\tuint32_t cp_hqd_pq_wptr_poll_addr_lo;\n\tuint32_t cp_hqd_pq_wptr_poll_addr_hi;\n\tuint32_t cp_hqd_pq_doorbell_control;\n\tuint32_t cp_hqd_pq_wptr;\n\tuint32_t cp_hqd_pq_control;\n\tuint32_t cp_hqd_ib_base_addr_lo;\n\tuint32_t cp_hqd_ib_base_addr_hi;\n\tuint32_t cp_hqd_ib_rptr;\n\tuint32_t cp_hqd_ib_control;\n\tuint32_t cp_hqd_iq_timer;\n\tuint32_t cp_hqd_iq_rptr;\n\tuint32_t cp_hqd_dequeue_request;\n\tuint32_t cp_hqd_dma_offload;\n\tuint32_t cp_hqd_sema_cmd;\n\tuint32_t cp_hqd_msg_type;\n\tuint32_t cp_hqd_atomic0_preop_lo;\n\tuint32_t cp_hqd_atomic0_preop_hi;\n\tuint32_t cp_hqd_atomic1_preop_lo;\n\tuint32_t cp_hqd_atomic1_preop_hi;\n\tuint32_t cp_hqd_hq_status0;\n\tuint32_t cp_hqd_hq_control0;\n\tuint32_t cp_mqd_control;\n\tuint32_t cp_hqd_hq_status1;\n\tuint32_t cp_hqd_hq_control1;\n\tuint32_t cp_hqd_eop_base_addr_lo;\n\tuint32_t cp_hqd_eop_base_addr_hi;\n\tuint32_t cp_hqd_eop_control;\n\tuint32_t cp_hqd_eop_rptr;\n\tuint32_t cp_hqd_eop_wptr;\n\tuint32_t cp_hqd_eop_done_events;\n\tuint32_t cp_hqd_ctx_save_base_addr_lo;\n\tuint32_t cp_hqd_ctx_save_base_addr_hi;\n\tuint32_t cp_hqd_ctx_save_control;\n\tuint32_t cp_hqd_cntl_stack_offset;\n\tuint32_t cp_hqd_cntl_stack_size;\n\tuint32_t cp_hqd_wg_state_offset;\n\tuint32_t cp_hqd_ctx_save_size;\n\tuint32_t cp_hqd_gds_resource_state;\n\tuint32_t cp_hqd_error;\n\tuint32_t cp_hqd_eop_wptr_mem;\n\tuint32_t cp_hqd_eop_dones;\n\tuint32_t reserved46;\n\tuint32_t reserved47;\n\tuint32_t reserved48;\n\tuint32_t reserved49;\n\tuint32_t reserved50;\n\tuint32_t reserved51;\n\tuint32_t reserved52;\n\tuint32_t reserved53;\n\tuint32_t reserved54;\n\tuint32_t reserved55;\n\tuint32_t iqtimer_pkt_header;\n\tuint32_t iqtimer_pkt_dw0;\n\tuint32_t iqtimer_pkt_dw1;\n\tuint32_t iqtimer_pkt_dw2;\n\tuint32_t iqtimer_pkt_dw3;\n\tuint32_t iqtimer_pkt_dw4;\n\tuint32_t iqtimer_pkt_dw5;\n\tuint32_t iqtimer_pkt_dw6;\n\tuint32_t iqtimer_pkt_dw7;\n\tuint32_t iqtimer_pkt_dw8;\n\tuint32_t iqtimer_pkt_dw9;\n\tuint32_t iqtimer_pkt_dw10;\n\tuint32_t iqtimer_pkt_dw11;\n\tuint32_t iqtimer_pkt_dw12;\n\tuint32_t iqtimer_pkt_dw13;\n\tuint32_t iqtimer_pkt_dw14;\n\tuint32_t iqtimer_pkt_dw15;\n\tuint32_t iqtimer_pkt_dw16;\n\tuint32_t iqtimer_pkt_dw17;\n\tuint32_t iqtimer_pkt_dw18;\n\tuint32_t iqtimer_pkt_dw19;\n\tuint32_t iqtimer_pkt_dw20;\n\tuint32_t iqtimer_pkt_dw21;\n\tuint32_t iqtimer_pkt_dw22;\n\tuint32_t iqtimer_pkt_dw23;\n\tuint32_t iqtimer_pkt_dw24;\n\tuint32_t iqtimer_pkt_dw25;\n\tuint32_t iqtimer_pkt_dw26;\n\tuint32_t iqtimer_pkt_dw27;\n\tuint32_t iqtimer_pkt_dw28;\n\tuint32_t iqtimer_pkt_dw29;\n\tuint32_t iqtimer_pkt_dw30;\n\tuint32_t iqtimer_pkt_dw31;\n\tuint32_t reserved56;\n\tuint32_t reserved57;\n\tuint32_t reserved58;\n\tuint32_t set_resources_header;\n\tuint32_t set_resources_dw1;\n\tuint32_t set_resources_dw2;\n\tuint32_t set_resources_dw3;\n\tuint32_t set_resources_dw4;\n\tuint32_t set_resources_dw5;\n\tuint32_t set_resources_dw6;\n\tuint32_t set_resources_dw7;\n\tuint32_t reserved59;\n\tuint32_t reserved60;\n\tuint32_t reserved61;\n\tuint32_t reserved62;\n\tuint32_t queue_doorbell_id0;\n\tuint32_t queue_doorbell_id1;\n\tuint32_t queue_doorbell_id2;\n\tuint32_t queue_doorbell_id3;\n\tuint32_t queue_doorbell_id4;\n\tuint32_t queue_doorbell_id5;\n\tuint32_t queue_doorbell_id6;\n\tuint32_t queue_doorbell_id7;\n\tuint32_t queue_doorbell_id8;\n\tuint32_t queue_doorbell_id9;\n\tuint32_t queue_doorbell_id10;\n\tuint32_t queue_doorbell_id11;\n\tuint32_t queue_doorbell_id12;\n\tuint32_t queue_doorbell_id13;\n\tuint32_t queue_doorbell_id14;\n\tuint32_t queue_doorbell_id15;\n\tuint32_t reserved_t[256];\n};\n\nstruct vi_mqd_allocation {\n\tstruct vi_mqd mqd;\n\tuint32_t wptr_poll_mem;\n\tuint32_t rptr_report_mem;\n\tuint32_t dynamic_cu_mask;\n\tuint32_t dynamic_rb_mask;\n};\n\nstruct vi_ce_ib_state {\n\tuint32_t    ce_ib_completion_status;\n\tuint32_t    ce_constegnine_count;\n\tuint32_t    ce_ibOffset_ib1;\n\tuint32_t    ce_ibOffset_ib2;\n};  \n\nstruct vi_de_ib_state {\n\tuint32_t    ib_completion_status;\n\tuint32_t    de_constEngine_count;\n\tuint32_t    ib_offset_ib1;\n\tuint32_t    ib_offset_ib2;\n\tuint32_t    preamble_begin_ib1;\n\tuint32_t    preamble_begin_ib2;\n\tuint32_t    preamble_end_ib1;\n\tuint32_t    preamble_end_ib2;\n\tuint32_t    draw_indirect_baseLo;\n\tuint32_t    draw_indirect_baseHi;\n\tuint32_t    disp_indirect_baseLo;\n\tuint32_t    disp_indirect_baseHi;\n\tuint32_t    gds_backup_addrlo;\n\tuint32_t    gds_backup_addrhi;\n\tuint32_t    index_base_addrlo;\n\tuint32_t    index_base_addrhi;\n\tuint32_t    sample_cntl;\n};  \n\nstruct vi_ce_ib_state_chained_ib {\n\t \n\tuint32_t    ce_ib_completion_status;\n\tuint32_t    ce_constegnine_count;\n\tuint32_t    ce_ibOffset_ib1;\n\tuint32_t    ce_ibOffset_ib2;\n\n\t \n\tuint32_t    ce_chainib_addrlo_ib1;\n\tuint32_t    ce_chainib_addrlo_ib2;\n\tuint32_t    ce_chainib_addrhi_ib1;\n\tuint32_t    ce_chainib_addrhi_ib2;\n\tuint32_t    ce_chainib_size_ib1;\n\tuint32_t    ce_chainib_size_ib2;\n};  \n\nstruct vi_de_ib_state_chained_ib {\n\t \n\tuint32_t    ib_completion_status;\n\tuint32_t    de_constEngine_count;\n\tuint32_t    ib_offset_ib1;\n\tuint32_t    ib_offset_ib2;\n\n\t \n\tuint32_t    chain_ib_addrlo_ib1;\n\tuint32_t    chain_ib_addrlo_ib2;\n\tuint32_t    chain_ib_addrhi_ib1;\n\tuint32_t    chain_ib_addrhi_ib2;\n\tuint32_t    chain_ib_size_ib1;\n\tuint32_t    chain_ib_size_ib2;\n\n\t \n\tuint32_t    preamble_begin_ib1;\n\tuint32_t    preamble_begin_ib2;\n\tuint32_t    preamble_end_ib1;\n\tuint32_t    preamble_end_ib2;\n\n\t \n\tuint32_t    chain_ib_pream_addrlo_ib1;\n\tuint32_t    chain_ib_pream_addrlo_ib2;\n\tuint32_t    chain_ib_pream_addrhi_ib1;\n\tuint32_t    chain_ib_pream_addrhi_ib2;\n\n\t \n\tuint32_t    draw_indirect_baseLo;\n\tuint32_t    draw_indirect_baseHi;\n\tuint32_t    disp_indirect_baseLo;\n\tuint32_t    disp_indirect_baseHi;\n\tuint32_t    gds_backup_addrlo;\n\tuint32_t    gds_backup_addrhi;\n\tuint32_t    index_base_addrlo;\n\tuint32_t    index_base_addrhi;\n\tuint32_t    sample_cntl;\n};  \n\nstruct vi_gfx_meta_data {\n\t \n\tstruct vi_ce_ib_state        ce_payload;\n\tuint32_t                     reserved1[60];\n\t \n\tstruct vi_de_ib_state        de_payload;\n\t \n\tuint32_t                     DeIbBaseAddrLo;\n\tuint32_t                     DeIbBaseAddrHi;\n\tuint32_t                     reserved2[941];\n};  \n\nstruct vi_gfx_meta_data_chained_ib {\n\t \n\tstruct vi_ce_ib_state_chained_ib       ce_payload;\n\tuint32_t                               reserved1[54];\n\t \n\tstruct vi_de_ib_state_chained_ib       de_payload;\n\t \n\tuint32_t                               DeIbBaseAddrLo;\n\tuint32_t                               DeIbBaseAddrHi;\n\tuint32_t                               reserved2[931];\n};  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}