[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
vital2000 = $MODEL_TECH/../vital2000
verilog = $MODEL_TECH/../verilog
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
sv_std = $MODEL_TECH/../sv_std
mtiavm = $MODEL_TECH/../avm
mtiovm = $MODEL_TECH/../ovm-2.1.2
mtiuvm = $MODEL_TECH/../uvm-1.1d
mtiupf = $MODEL_TECH/../upf_lib
mtipa = $MODEL_TECH/../pa_lib
floatfixlib = $MODEL_TECH/../floatfixlib
mc2_lib = $MODEL_TECH/../mc2_lib
osvvm = /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/libraries/osvvm
vunit_lib = /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/libraries/vunit_lib
lib_core = /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/libraries/LIB_CORE
lib_core_bench = /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/libraries/LIB_CORE_BENCH

[DefineOptionset]
uvmdebug = -uvmcontrol=all -msgmode both -displaymsgmode both -classdebug -onfinish stop
voptdebug = +acc -debugdb

[vcom]
vhdl93 = 2002
explicit = 1

[vlog]
librarysearchpath = mtiAvm mtiOvm mtiUvm mtiUPF

[sccom]

[vopt]

[vsim]
voptflow = 1
resolution = ns
usertimeunit = default
runlength = 100
iterationlimit = 5000
breakonassertion = 3
showfunctions = 1
defaultradix = hexadecimal
defaultradixflags = showbase
transcriptfile = transcript
pathseparator = /
datasetseparator = :
unbufferedoutput = 0
concurrentfilelimit = 40
wildcardfilter = Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile
wildcardsizethreshold = 8192
wildcardsizethresholdverbose = 0
sctimeunit = ns
scmainstacksize = 10 Mb
scmainfinishonquit = 1
scvphaserelationname = mti_phase
onfinish = ask
dumpportscollapse = 1
mvchome = $MODEL_TECH/..

[lmc]
libsm = $MODEL_TECH/libsm.sl
libhm = $MODEL_TECH/libhm.sl

[msg_system]
suppress = 8780

[utils]

