

================================================================
== Vitis HLS Report for 'StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3'
================================================================
* Date:           Wed Mar 26 22:47:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_1_LabelSelect_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.159 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.220 us|  0.220 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_488_3  |        9|        9|         1|          1|          1|    10|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%conv2_i_i12_lcssa_lcssa17_i2 = alloca i32 1"   --->   Operation 5 'alloca' 'conv2_i_i12_lcssa_lcssa17_i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%block_13 = alloca i32 1"   --->   Operation 6 'alloca' 'block_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %block_13"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %conv2_i_i12_lcssa_lcssa17_i2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln488 = br void %VITIS_LOOP_491_4.i.split" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 11 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:502->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 12 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv2_i_i12_lcssa_lcssa17_i2_load = load i8 %conv2_i_i12_lcssa_lcssa17_i2" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 13 'load' 'conv2_i_i12_lcssa_lcssa17_i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%block_13_load = load i4 %block_13" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:522->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 14 'load' 'block_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:489->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 15 'specpipeline' 'specpipeline_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln488 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln488 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 17 'specloopname' 'specloopname_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.51ns)   --->   "%in0_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:490->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 18 'read' 'in0_V_read' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inval = trunc i8 %in0_V_read" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:490->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 19 'trunc' 'inval' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%cmp = icmp_ugt  i4 %inval, i4 %p_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:502->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 20 'icmp' 'cmp' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv2_i_i_i = zext i4 %block_13_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:522->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 21 'zext' 'conv2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.24ns)   --->   "%select_ln509 = select i1 %cmp, i8 %conv2_i_i_i, i8 %conv2_i_i12_lcssa_lcssa17_i2_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 22 'select' 'select_ln509' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln509_1 = select i1 %cmp, i4 %inval, i4 %p_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 23 'select' 'select_ln509_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%block = add i4 %block_13_load, i4 1" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:522->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 24 'add' 'block' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln488 = icmp_eq  i4 %block_13_load, i4 9" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln488' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln522 = store i4 %block, i4 %block_13" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:522->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 26 'store' 'store_ln522' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln509 = store i8 %select_ln509, i8 %conv2_i_i12_lcssa_lcssa17_i2" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 27 'store' 'store_ln509' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln509 = store i4 %select_ln509_1, i4 %empty" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 28 'store' 'store_ln509' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln488 = br i1 %icmp_ln488, void %VITIS_LOOP_491_4.i.split, void %_Z17LabelSelect_BatchILj10ELj1ELj1E7ap_uintILi4EES0_ILi8EEEvRN3hls6streamIS0_IXmlT0_srT2_5widthEELi0EEERNS4_IT3_Li0EEEj.exit.exitStub" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 29 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln509 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %select_ln509_out, i8 %select_ln509" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 30 'write' 'write_ln509' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln488)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 6.159ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'empty' [9]  (1.588 ns)
	'load' operation 4 bit ('p_load', /home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:502->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18) on local variable 'empty' [12]  (0.000 ns)
	'icmp' operation 1 bit ('cmp', /home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:502->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18) [20]  (1.735 ns)
	'select' operation 8 bit ('select_ln509', /home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18) [22]  (1.248 ns)
	'store' operation 0 bit ('store_ln509', /home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18) of variable 'select_ln509', /home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18 on local variable 'conv2_i_i12_lcssa_lcssa17_i2' [27]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
