/* ieee802154_dw1000_regs.h - Registers definition for DECAWAVE DW1000 */

/*
 * Copyright (c) 2018 hackin zhao.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __IEEE802154_DW1000_REGS_H__
#define __IEEE802154_DW1000_REGS_H__

#ifdef __cplusplus
extern "C" {
#endif

#define DW1000_OFFSET(x) x

/* register base address */
#define DW1000_DEV_ID_ID 0x00
#define DW1000_EUI_64_ID 0x01
#define DW1000_PANADR_ID 0x03
#define DW1000_SYS_CFG_ID 0x04
#define DW1000_SYS_TIME_ID 0x06
#define DW1000_TX_FCTRL_ID 0x08
#define DW1000_TX_BUFFER_ID 0x09
#define DW1000_DX_TIME_ID 0x0A
#define DW1000_RX_FWTO_ID 0x0C
#define DW1000_SYS_CTRL_ID 0x0D
#define DW1000_SYS_MASK_ID 0x0E
#define DW1000_SYS_STATUS_ID 0x0F
#define DW1000_RX_FINFO_ID 0x10
#define DW1000_RX_BUFFER_ID 0x11
#define DW1000_RX_FQUAL_ID 0x12
#define DW1000_RX_TTCKI_ID 0x13
#define DW1000_RX_TTCKO_ID 0x14
#define DW1000_RX_TIME_ID 0x15
#define DW1000_TX_TIME_ID 0x17
#define DW1000_TX_ANTD_ID 0x18
#define DW1000_SYS_STATE_ID 0x19
#define DW1000_ACK_RESP_T_ID 0x1A
#define DW1000_RX_SNIFF_ID 0x1D
#define DW1000_TX_POWER_ID 0x1E
#define DW1000_CHAN_CTRL_ID 0x1F
#define DW1000_USR_SFD_ID 0x21
#define DW1000_AGC_CTRL_ID 0x23
#define DW1000_EXT_SYNC_ID 0x24
#define DW1000_ACC_MEM_ID 0x25
#define DW1000_GPIO_CTRL_ID 0x26
#define DW1000_DRX_CONF_ID 0x27
#define DW1000_RF_CONF_ID 0x28
#define DW1000_TX_CAL_ID 0x2A
#define DW1000_FS_CTRL_ID 0x2B
#define DW1000_AON_ID 0x2C
#define DW1000_OTP_IF_ID 0x2D
#define DW1000_LDE_IF_ID 0x2E
#define DW1000_DIG_DIAG_ID 0x2F
#define DW1000_PMSC_ID 0x36

/* reserved register */
#define DW1000_REG_02_ID_RESERVED 0x02
#define DW1000_REG_05_ID_RESERVED 0x05
#define DW1000_REG_07_ID_RESERVED 0x07
#define DW1000_REG_0B_ID_RESERVED 0x0B
#define DW1000_REG_16_ID_RESERVED 0x16
#define DW1000_REG_1B_ID_RESERVED 0x1B
#define DW1000_REG_1C_ID_RESERVED 0x1C
#define DW1000_REG_20_ID_RESERVED 0x20
#define DW1000_REG_22_ID_RESERVED 0x22
#define DW1000_REG_29_ID_RESERVED 0x29
#define DW1000_REG_30_ID_RESERVED 0x30
#define DW1000_REG_31_ID_RESERVED 0x31
#define DW1000_REG_32_ID_RESERVED 0x32
#define DW1000_REG_33_ID_RESERVED 0x33
#define DW1000_REG_34_ID_RESERVED 0x34
#define DW1000_REG_35_ID_RESERVED 0x35
#define DW1000_REG_37_ID_RESERVED 0x37
#define DW1000_REG_38_ID_RESERVED 0x38
#define DW1000_REG_39_ID_RESERVED 0x39
#define DW1000_REG_3A_ID_RESERVED 0x3A
#define DW1000_REG_3B_ID_RESERVED 0x3B
#define DW1000_REG_3C_ID_RESERVED 0x3C
#define DW1000_REG_3D_ID_RESERVED 0x3D
#define DW1000_REG_3E_ID_RESERVED 0x3E
#define DW1000_REG_3F_ID_RESERVED 0x3F

/* register num: 0x04 */
/* byte offset 0 */
#define DW1000_SYS_CFG_FFE BIT(0)
#define DW1000_SYS_CFG_FFBC BIT(1)
#define DW1000_SYS_CFG_FFAB BIT(2)
#define DW1000_SYS_CFG_FFAD BIT(3)
#define DW1000_SYS_CFG_FFAA BIT(4)
#define DW1000_SYS_CFG_FFAM BIT(5)
#define DW1000_SYS_CFG_FFAR BIT(6)
#define DW1000_SYS_CFG_FFA4 BIT(7)
/* byte offset 1 */
#define DW1000_SYS_CFG_FFA5 BIT(0)
#define DW1000_SYS_CFG_HIRQ_POL BIT(1)
#define DW1000_SYS_CFG_SPI_EDGE BIT(2)
#define DW1000_SYS_CFG_DIS_FCE BIT(3)
#define DW1000_SYS_CFG_DIS_DRXB BIT(4)
#define DW1000_SYS_CFG_DIS_PHE BIT(5)
#define DW1000_SYS_CFG_DIS_RSDE BIT(6)
#define DW1000_SYS_CFG_FCS_INIT2F BIT(7)
/* byte offset 2 */
#define DW1000_SYS_CFG_PHR_MODE (BIT(0) | BIT(1))
#define DW1000_SYS_CFG_DIS_STXP BIT(2)
#define DW1000_SYS_CFG_RXM110K BIT(6)
/* byte offset 3 */
#define DW1000_SYS_CFG_RXWTOE BIT(4)
#define DW1000_SYS_CFG_RXAUTR BIT(5)
#define DW1000_SYS_CFG_AUTOACK BIT(6)
#define DW1000_SYS_CFG_AACKPEND BIT(7)

/* register num: 0x08 */
/* byte offset 0 */
#define DW1000_TX_FCTRL_TFLE
#define DW1000_TX_FCTRL_FLE
#define DW1000_TX_FCTRL_TXBR
#define DW1000_TX_FCTRL_TXPRF
#define DW1000_TX_FCTRL_TXPSR
#define DW1000_TX_FCTRL_PE
#define DW1000_TX_FCTRL_TXPSR_PE
#define DW1000_TX_FCTRL_SAFE
#define DW1000_TX_FCTRL_TXBR_110k
#define DW1000_TX_FCTRL_TXBR_850k
#define DW1000_TX_FCTRL_TXBR_6M
#define DW1000_TX_FCTRL_TR
#define DW1000_TX_FCTRL_TXPRF_4M
#define DW1000_TX_FCTRL_TXPRF_16M
#define DW1000_TX_FCTRL_TXPRF_64M
#define DW1000_TX_FCTRL_TXPSR_PE_16
#define DW1000_TX_FCTRL_TXPSR_PE_64
#define DW1000_TX_FCTRL_TXPSR_PE_128
#define DW1000_TX_FCTRL_TXPSR_PE_256
#define DW1000_TX_FCTRL_TXPSR_PE_512
#define DW1000_TX_FCTRL_TXPSR_PE_1024
#define DW1000_TX_FCTRL_TXPSR_PE_1536
#define DW1000_TX_FCTRL_TXPSR_PE_2048
#define DW1000_TX_FCTRL_TXPSR_PE_4096
#define DW1000_TX_FCTRL_TXBOFFS
#define DW1000_TX_FCTRL_IFSDELAY

/* register num: 0x36 */
/* byte offset 0 */
#define DW1000_PMSC_CTRL0_SYSCLKS_AUTO (0x00)
#define DW1000_PMSC_CTRL0_SYSCLKS_19M (0x01)
#define DW1000_PMSC_CTRL0_SYSCLKS_125M (0x02)
#define DW1000_PMSC_CTRL0_RXCLKS_AUTO (0x00)
#define DW1000_PMSC_CTRL0_RXCLKS_19M (0x04)
#define DW1000_PMSC_CTRL0_RXCLKS_125M (0x08)
#define DW1000_PMSC_CTRL0_RXCLKS_OFF (0x0C)
#define DW1000_PMSC_CTRL0_TXCLKS_AUTO (0x00)
#define DW1000_PMSC_CTRL0_TXCLKS_19M (0x10)
#define DW1000_PMSC_CTRL0_TXCLKS_125M (0x20)
#define DW1000_PMSC_CTRL0_TXCLKS_OFF (0x30)
#define DW1000_PMSC_CTRL0_FACE (0x40)
/* byte offset 1 */
#define DW1000_PMSC_CTRL0_ADCCE (0x04)
#define DW1000_PMSC_CTRL0_AMCE (0x80)
/* byte offset 2 */
#define DW1000_PMSC_CTRL0_GPCE (0x01)
#define DW1000_PMSC_CTRL0_GPRN (0x02)
#define DW1000_PMSC_CTRL0_GPDCE (0x04)
#define DW1000_PMSC_CTRL0_GPDRN (0x08)
#define DW1000_PMSC_CTRL0_KHZCLEN (0x80)
/* byte offset 3 */
#define DW1000_PMSC_CTRL0_PLL2_SEQ_EN (0x01)
#define DW1000_PMSC_CTRL0_RESET_ALL (0x00)
#define DW1000_PMSC_CTRL0_RESET_RX (0xE0)
#define DW1000_PMSC_CTRL0_RESET_CLEAR (0xF0)
/* byte offset 4 */
#define DW1000_PMSC_CTRL1_ARX2INIT (0x0002)
#define DW1000_PMSC_CTRL1_ATXSLP (0x0800)
#define DW1000_PMSC_CTRL1_ARXSLP (0x1000)
#define DW1000_PMSC_CTRL1_SNOZE (0x2000)
#define DW1000_PMSC_CTRL1_SNOZR (0x4000)
#define DW1000_PMSC_CTRL1_PLLSYN (0x8000)
/* byte offset 6 */
#define DW1000_PMSC_CTRL1_LDERUNE (0x20)
#define DW1000_PMSC_CTRL1_KHZCLKDIV_MASK (0xFC)
#define DW1000_PMSC_CTRL1_PKTSEQ_DISABLE (0x00)
#define DW1000_PMSC_CTRL1_PKTSEQ_ENABLE (0xE7)

#define DW1000_PMSC_RES1_OFFSET (0x08)
#define DW1000_PMSC_SNOZT_OFFSET (0x0C)
#define DW1000_PMSC_RES2_OFFSET (0x10)
#define DW1000_PMSC_RES3_OFFSET (0x24)
#define DW1000_PMSC_TXFINESEQ_OFFSET (0x26)
#define DW1000_PMSC_TXFINESEQ_DISABLE (0x00)
#define DW1000_PMSC_TXFINESEQ_ENABLE (0x0B74)
#define DW1000_PMSC_LEDC_OFFSET (0x28)
#define DW1000_PMSC_LEDC_MASK (0x1F)
#define DW1000_PMSC_LEDC_BLINK_TIM_MASK (0xFF)
#define DW1000_PMSC_LEDC_BLNKEN (0x01)
#define DW1000_PMSC_LEDC_BLINK_TIME_DEF (0x10)
#define DW1000_PMSC_LEDC_BLINK_NOW_ALL (0x0F)

#ifdef __cplusplus
}
#endif

#endif
