
---------- Begin Simulation Statistics ----------
final_tick                                95373403000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45610                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878012                       # Number of bytes of host memory used
host_op_rate                                    86754                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2192.51                       # Real time elapsed on the host
host_tick_rate                               43499681                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095373                       # Number of seconds simulated
sim_ticks                                 95373403000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 122430239                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 75668946                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.907468                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.907468                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5424660                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3826735                       # number of floating regfile writes
system.cpu.idleCycles                        14924936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4109136                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 26397387                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.419287                       # Inst execution rate
system.cpu.iew.exec_refs                     60118787                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   22904122                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                15108909                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42340912                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              18449                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            304597                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             26586019                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           308020639                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              37214665                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6354716                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             270724396                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  50945                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4431292                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3551060                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4492754                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          50756                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3064621                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1044515                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 289440935                       # num instructions consuming a value
system.cpu.iew.wb_count                     266025041                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648762                       # average fanout of values written-back
system.cpu.iew.wb_producers                 187778353                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.394650                       # insts written-back per cycle
system.cpu.iew.wb_sent                      268751961                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                380918616                       # number of integer regfile reads
system.cpu.int_regfile_writes               210218465                       # number of integer regfile writes
system.cpu.ipc                               0.524255                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.524255                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5976098      2.16%      2.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             207810327     75.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               178877      0.06%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27823      0.01%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              157749      0.06%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18482      0.01%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               214144      0.08%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   60      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                94020      0.03%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              397155      0.14%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4947      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             203      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1300      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             108      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            297      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             35546602     12.83%     90.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19803484      7.15%     97.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2993965      1.08%     98.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3853291      1.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              277079112                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8720989                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16622310                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7634786                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14292568                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4533117                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016360                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2948086     65.03%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8354      0.18%     65.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     65.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    575      0.01%     65.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   498      0.01%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   53      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     65.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 261019      5.76%     71.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                474088     10.46%     81.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            689252     15.20%     96.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           151166      3.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              266915142                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          718461225                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    258390255                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         411586943                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  307937110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 277079112                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               83529                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       117811134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            570323                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          56585                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    130900943                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     175821871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.575908                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.241820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            99937461     56.84%     56.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13521618      7.69%     64.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13021740      7.41%     71.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12088251      6.88%     78.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11699718      6.65%     85.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9345178      5.32%     90.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8418318      4.79%     95.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5102105      2.90%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2687482      1.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       175821871                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.452602                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2122068                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2853267                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42340912                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26586019                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               123199216                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        190746807                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1518585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       253202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        514595                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        14867                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4717381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2270                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9439014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2281                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                39229466                       # Number of BP lookups
system.cpu.branchPred.condPredicted          29147018                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3900777                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16866450                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13757785                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             81.568943                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2114996                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3880                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2730220                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             521342                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2208878                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       439216                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       115592042                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3390961                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    158856932                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.197363                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.178531                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       102995749     64.84%     64.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16498301     10.39%     75.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8438980      5.31%     80.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11638965      7.33%     87.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4963538      3.12%     90.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2432839      1.53%     92.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1865648      1.17%     93.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1479202      0.93%     94.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8543710      5.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    158856932                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8543710                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     47723244                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47723244                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48367871                       # number of overall hits
system.cpu.dcache.overall_hits::total        48367871                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1430718                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1430718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1445827                       # number of overall misses
system.cpu.dcache.overall_misses::total       1445827                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32793379474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32793379474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32793379474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32793379474                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49153962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49153962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49813698                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49813698                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22920.924650                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22920.924650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22681.399278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22681.399278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       100941                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1314                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4498                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.441307                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.062500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       665177                       # number of writebacks
system.cpu.dcache.writebacks::total            665177                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       424081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       424081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       424081                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       424081                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1006637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1006637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1016724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1016724                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22535595476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22535595476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22809207476                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22809207476                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020411                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22387.012872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22387.012872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22434.020910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22434.020910                       # average overall mshr miss latency
system.cpu.dcache.replacements                1014329                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     32851632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32851632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1197749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1197749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23149656000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23149656000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34049381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34049381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19327.635423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19327.635423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       413877                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       413877                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       783872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       783872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13286572500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13286572500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16949.926136                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16949.926136                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14871612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14871612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       232969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       232969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9643723474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9643723474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41394.878606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41394.878606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       222765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       222765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9249022976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9249022976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41519.192764                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41519.192764                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       644627                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        644627                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15109                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15109                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       659736                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       659736                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022902                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022902                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10087                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10087                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    273612000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    273612000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015289                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015289                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27125.210667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27125.210667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.825147                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49386337                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1014841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.664113                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.825147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         100642237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        100642237                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86456620                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              33857890                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  48985192                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2971109                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3551060                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13386091                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                534021                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              338379587                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2283676                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37231643                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22909576                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        295906                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         56554                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           93342212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      187592319                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    39229466                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16394123                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      78284426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 8144044                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        262                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                13400                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        106802                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2723                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  29340052                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2119764                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        7                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          175821871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.049477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.220605                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                118262757     67.26%     67.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2720114      1.55%     68.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3540913      2.01%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3654791      2.08%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4416062      2.51%     75.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4404087      2.50%     77.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3686965      2.10%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3319442      1.89%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 31816740     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            175821871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.205663                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.983462                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     25311801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25311801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25311801                       # number of overall hits
system.cpu.icache.overall_hits::total        25311801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4028222                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4028222                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4028222                       # number of overall misses
system.cpu.icache.overall_misses::total       4028222                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  57637559419                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  57637559419                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  57637559419                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  57637559419                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29340023                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29340023                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29340023                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29340023                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.137294                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.137294                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.137294                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.137294                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14308.436680                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14308.436680                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14308.436680                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14308.436680                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        36925                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2042                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.082762                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3702861                       # number of writebacks
system.cpu.icache.writebacks::total           3702861                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       323122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       323122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       323122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       323122                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3705100                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3705100                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3705100                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3705100                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50879015936                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50879015936                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50879015936                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50879015936                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.126281                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.126281                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.126281                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.126281                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13732.157279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13732.157279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13732.157279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13732.157279                       # average overall mshr miss latency
system.cpu.icache.replacements                3702861                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25311801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25311801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4028222                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4028222                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  57637559419                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  57637559419                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29340023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29340023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.137294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.137294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14308.436680                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14308.436680                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       323122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       323122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3705100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3705100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50879015936                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50879015936                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.126281                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.126281                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13732.157279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13732.157279                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.636084                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29016900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3705099                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.831613                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.636084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          62385145                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         62385145                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    29362450                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        393960                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2291462                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                17556244                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                22719                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               50756                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               11483188                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                83758                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  95373403000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3551060                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 88724867                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                21808853                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11217                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  49343575                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12382299                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              327289789                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                140558                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1105784                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 162216                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10769071                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              15                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           355464053                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   803390649                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                480872865                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6225730                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                142885317                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     214                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 209                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7861695                       # count of insts added to the skid buffer
system.cpu.rob.reads                        454574990                       # The number of ROB reads
system.cpu.rob.writes                       628670059                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3608647                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               847888                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4456535                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3608647                       # number of overall hits
system.l2.overall_hits::.cpu.data              847888                       # number of overall hits
system.l2.overall_hits::total                 4456535                       # number of overall hits
system.l2.demand_misses::.cpu.inst              94443                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             166953                       # number of demand (read+write) misses
system.l2.demand_misses::total                 261396                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             94443                       # number of overall misses
system.l2.overall_misses::.cpu.data            166953                       # number of overall misses
system.l2.overall_misses::total                261396                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   7116858500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12245038500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19361897000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   7116858500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12245038500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19361897000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3703090                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1014841                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4717931                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3703090                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1014841                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4717931                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.025504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164511                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055405                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.025504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164511                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055405                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75356.124858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73344.225620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74071.129627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75356.124858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73344.225620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74071.129627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128158                       # number of writebacks
system.l2.writebacks::total                    128158                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         94443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        166953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            261396                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        94443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       166953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           261396                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6154700250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10542379000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16697079250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6154700250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10542379000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16697079250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.025504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.164511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055405                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.025504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.164511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055405                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65168.411105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63145.789534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63876.567545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65168.411105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63145.789534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63876.567545                       # average overall mshr miss latency
system.l2.replacements                         254591                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       665177                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           665177                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       665177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       665177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3701372                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3701372                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3701372                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3701372                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          426                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           426                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1878                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1878                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1883                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1883                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        65500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        65500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13100                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            111427                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111427                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109748                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7712278500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7712278500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        221175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            221175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.496204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70272.610890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70272.610890                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6590617750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6590617750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.496204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60052.281135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60052.281135                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3608647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3608647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        94443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   7116858500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7116858500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3703090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3703090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.025504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75356.124858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75356.124858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        94443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        94443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6154700250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6154700250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.025504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65168.411105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65168.411105                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        736461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            736461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        57205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4532760000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4532760000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       793666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        793666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79237.129622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79237.129622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        57205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3951761250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3951761250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69080.696617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69080.696617                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8168.809057                       # Cycle average of tags in use
system.l2.tags.total_refs                     9434605                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    262783                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.902646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     194.049541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3701.402343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4273.357173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.451831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.521650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997169                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3945                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2794                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75743071                       # Number of tag accesses
system.l2.tags.data_accesses                 75743071                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    128153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     94443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    166460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001064332500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7675                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7675                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              664311                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      261396                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128158                       # Number of write requests accepted
system.mem_ctrls.readBursts                    261396                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128158                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    493                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                261396                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128158                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  228421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.992443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.578960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.849149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7671     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7675                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.693811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.665271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.991655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5075     66.12%     66.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.19%     67.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2309     30.08%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.41%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7675                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   31552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16729344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8202112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    175.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   95372878500                       # Total gap between requests
system.mem_ctrls.avgGap                     244825.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      6044352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10653440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8200000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 63375656.208890862763                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 111702420.852069213986                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85977848.562245398760                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        94443                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       166953                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       128158                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   3038024750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5037500500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2284245719250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32167.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30173.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17823668.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      6044352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10684992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16729344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      6044352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      6044352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8202112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8202112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        94443                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       166953                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         261396                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       128158                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        128158                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     63375656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    112033247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        175408903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     63375656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     63375656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85999993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85999993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85999993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     63375656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    112033247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       261408896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               260903                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              128125                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8582                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3183594000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1304515000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8075525250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12202.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30952.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              175919                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73303                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.43                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       139805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   178.088967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.527371                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   213.156585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        74182     53.06%     53.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37319     26.69%     79.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11301      8.08%     87.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5360      3.83%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3235      2.31%     93.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2002      1.43%     95.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1391      0.99%     96.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          901      0.64%     97.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4114      2.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       139805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16697792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8200000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              175.078077                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.977849                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       497379540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       264363495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      935011560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     334930860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7528110720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26939766360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13937268000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   50436830535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.835388                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35954917750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3184480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56234005250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       500835300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       266196480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      927835860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     333881640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7528110720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27449720280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13507833120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   50514413400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.648852                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34834128500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3184480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  57354794500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             151648                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128158                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125036                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109748                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151648                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       775991                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       775991                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 775991                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24931456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24931456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24931456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            261401                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  261401    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              261401                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           256806750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          326745000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4498765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       793335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3702861                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          475585                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1883                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           221175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          221175                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3705100                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       793666                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11111050                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3047777                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14158827                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    473980800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    107521152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              581501952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          256601                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8330752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4976415                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003450                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4959258     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17146      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4976415                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  95373403000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9087545000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5558978834                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1523931041                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
