# vsd_training

# Day1


Workflow --> 
  --> Chip modelling to verify the spec vs complier output
  --> soft copy of hardware using Bluespec 
  --> RTL using verilog 
  --
  
\n


![1](https://github.com/user-attachments/assets/df24ac76-881a-4c5a-b0c1-0a73ce7d3e55)
