[master riscv_d]
slaves = mem uart0

[master riscv_i]
slaves = mem rom0

[slave rom0]
offset=0xf0000000
size=1024

[slave mem]
offset=0
; 32 MB
size=0x2000000

[slave uart0]
datawidth=32
offset=0x90000000
size=32
