module wideexpr_00792(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[3]?s2:s6);
  assign y1 = ((ctrl[2]?(ctrl[6]?$signed((((6'sb110000)&((2'sb01)^~(s1)))>(+((ctrl[7]?s0:s6))))<<<(((~^(1'b1))+(6'b101111))>>>(1'b0))):(ctrl[7]?((ctrl[1]?((s1)>>>(5'sb01010))-(-(s6)):((s2)<<(u3))+(s3)))^(-((1'sb0)>=(4'sb0010))):((ctrl[4]?-((6'sb100001)-(s7)):3'sb000))>>>({4'sb1010,-((6'sb001000)<<(6'b110101)),s7}))):s3))|($signed((ctrl[7]?4'sb0101:(4'sb0000)<<(+(s1)))));
  assign y2 = $signed($signed($signed((($signed(((ctrl[5]?$signed(5'b01101):(s6)+(3'sb010)))-(((4'sb1011)<<<(s3))+(4'sb1010))))<<(u0))>>(1'sb1))));
  assign y3 = {3'sb111,(s2)+($signed(((2'b10)<<(6'sb110101))<<(2'sb10))),(s3)<(($signed($signed((ctrl[2]?1'sb1:(ctrl[0]?5'sb11110:$signed(s4))))))|(-(s3))),(ctrl[6]?(ctrl[6]?(($signed({{1{s2}},s5,(1'sb0)&(s4)}))>>>(-(2'b01)))>>>((+(3'sb000))&(s6)):s5):(ctrl[0]?4'sb1010:(s0)|(s2)))};
  assign y4 = {(ctrl[1]?$unsigned(((ctrl[0]?2'sb00:$signed({3{s2}})))-($signed(+({5'b00010})))):(ctrl[1]?($signed(s4))<=(^((+(s3))^($signed(u0)))):~&(((+(5'b01011))<=((6'sb101111)+(s7)))-(~^(2'sb10)))))};
  assign y5 = {1{$signed((5'sb11101)<<<(2'sb10))}};
  assign y6 = (+(s3))<<<((ctrl[4]?{3{$signed((s5)+(~(s1)))}}:({(3'sb110)+((ctrl[5]?2'sb10:1'sb0))})^~({1{(s4)+((ctrl[6]?s7:s2))}})));
  assign y7 = (s7)^(s1);
endmodule
