FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GENERIC_PULSE";
2"CLOCKS_DATA_RDY";
3"GND\G";
4"SCALER<4>";
5"GENERIC_DELAY_IN";
6"PWR_EN";
7"GND\G";
8"TELLIE_PRE_DELAY";
9"JX1_SE_0";
10"JTAG_TDO";
11"VCC\G";
12"EXT_TRIG<10>";
13"EXT_TRIG<9>";
14"EXT_TRIG<8>";
15"VCC\G";
16"JX1_GUIDE_PIN1";
17"LE<0>";
18"LE<1>";
19"MTCA_MIMIC_TRIG1_MZ";
20"MTCA_MIMIC_TRIG2_MZ";
21"SYNC_MZ";
22"SYNC24_MZ";
23"EXT_TRIG<4>";
24"CLK100_IN_MZ";
25"GND\G";
26"V3P3";
27"JX2_SE_0";
28"VCCIO_EN_O";
29"GT_MZ";
30"SCALER<6>";
31"RESET_CLK";
32"CLK100_IN";
33"BCKP_CLK_IN_USE";
34"GPIO1";
35"GPIO3";
36"BCKP_CLK_IN_USE_MZ";
37"TUBII_RT_OUT";
38"INIT#";
39"GPIO5";
40"JX2_SE_1";
41"EXT_TRIG<1>";
42"EXT_TRIG<0>";
43"EXT_TRIG<2>";
44"JX2_GUIDE_PIN1";
45"EXT_TRIG<3>";
46"EXT_TRIG<5>";
47"EXT_TRIG<6>";
48"EXT_TRIG<7>";
49"CNTRL_RDY";
50"READ_CNTRL_REG_BIT";
51"CNTRL_REG_CHK";
52"SCALER<5>";
53"MZ_HAPPY";
54"VCC\G";
55"I2C_SDA";
56"JX2_GUIDE_PIN2";
57"V3P3\G";
58"GENERIC_DELAY_OUT";
59"CAEN_DATA_RDY";
60"PWR_GOOD";
61"GPIO2";
62"GPIO4";
63"GPIO0";
64"I2C_SCL";
65"UN$1$LEDL$I102$A";
66"V3P3\G";
67"VCC\G";
68"VCC\G";
69"SPKR";
70"TELLIE_PULSE";
71"MTCA_MIMIC_DATA_RDY";
72"MTCA_MIMIC_TRIG2";
73"MTCA_MIMIC_TRIG1";
74"SYNC";
75"V3P3\G";
76"GND\G";
77"GT";
78"SYNC24";
79"SMELLIE_PULSE";
80"TELLIE_DELAY";
81"FPGA_DONE";
82"CARRIER_SRST#";
83"V3P3\G";
84"JTAG_TDI";
85"JX1_GUIDE_PIN2";
86"EXT_TRIG<12>";
87"EXT_TRIG<13>";
88"EXT_TRIG<14>";
89"EXT_TRIG<11>";
90"LE<2>";
91"SMELLIE_PRE_DELAY";
92"JTAG_TCK";
93"VBAT";
94"JX1_SE_1";
95"JTAG_TMS";
96"V3P3\G";
97"SMELLIE_DELAY";
98"EXT_TRIG<15>";
99"V3P3\G";
100"CLK";
101"DATA";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"16;
"100"
$PN"100"0;
"96"
$PN"96"7;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"7;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"83;
"76"
$PN"76"0;
"78"
$PN"78"83;
"74"
$PN"74"0;
"72"
$PN"72"7;
"70"
$PN"70"0;
"66"
$PN"66"7;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"15;
"58"
$PN"58"15;
"56"
$PN"56"0;
"52"
$PN"52"7;
"50"
$PN"50"80;
"54"
$PN"54"97;
"48"
$PN"48"79;
"46"
$PN"46"7;
"42"
$PN"42"69;
"40"
$PN"40"7;
"44"
$PN"44"70;
"38"
$PN"38"100;
"36"
$PN"36"101;
"34"
$PN"34"7;
"32"
$PN"32"71;
"30"
$PN"30"19;
"28"
$PN"28"7;
"26"
$PN"26"20;
"24"
$PN"24"29;
"22"
$PN"22"7;
"20"
$PN"20"21;
"18"
$PN"18"22;
"16"
$PN"16"7;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"94;
"8"
$PN"8"81;
"6"
$PN"6"82;
"4"
$PN"4"84;
"2"
$PN"2"95;
"101"
$PN"101"85;
"99"
$PN"99"0;
"95"
$PN"95"7;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"7;
"87"
$PN"87"0;
"83"
$PN"83"98;
"81"
$PN"81"86;
"79"
$PN"79"99;
"75"
$PN"75"87;
"77"
$PN"77"7;
"73"
$PN"73"88;
"71"
$PN"71"7;
"69"
$PN"69"89;
"65"
$PN"65"7;
"67"
$PN"67"14;
"63"
$PN"63"13;
"61"
$PN"61"12;
"59"
$PN"59"11;
"57"
$PN"57"11;
"55"
$PN"55"90;
"51"
$PN"51"7;
"49"
$PN"49"17;
"53"
$PN"53"18;
"47"
$PN"47"0;
"45"
$PN"45"7;
"41"
$PN"41"0;
"39"
$PN"39"7;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"7;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"7;
"25"
$PN"25"0;
"23"
$PN"23"5;
"21"
$PN"21"7;
"19"
$PN"19"8;
"15"
$PN"15"7;
"17"
$PN"17"91;
"13"
$PN"13"0;
"9"
$PN"9"9;
"11"
$PN"11"0;
"5"
$PN"5"6;
"7"
$PN"7"93;
"3"
$PN"3"10;
"1"
$PN"1"92;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"101;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"52;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"49;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"D15"
$LOCATION"D15"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"65;
"B\NAC"
$PN"1"3;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"R367"
$LOCATION"R367"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"100";
"A<0>"
$PN"1"65;
"B<0>"
$PN"2"53;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"75;
"GND"
$PN"7"76;
"Y6"
$PN"12"0;
"Y5"
$PN"10"20;
"Y4"
$PN"8"19;
"Y3"
$PN"6"29;
"Y2"
$PN"4"21;
"Y1"
$PN"2"22;
"A6"
$PN"13"72;
"A5"
$PN"11"72;
"A4"
$PN"9"73;
"A3"
$PN"5"77;
"A2"
$PN"3"74;
"A1"
$PN"1"78;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"78;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"74;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"77;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"72;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"71;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"22;
"B<0>"
$PN"2"96;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"96;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"29;
"B<0>"
$PN"2"96;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"20;
"B<0>"
$PN"2"96;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"19;
"B<0>"
$PN"2"96;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"75;
"A<0>"
$PN"1"76;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"26;
"GND"25;
"Y6"0;
"Y5"0;
"Y4"0;
"Y3"0;
"Y2"36;
"Y1"24;
"A6"0;
"A5"0;
"A4"0;
"A3"0;
"A2"32;
"A1"33;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"69;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"25;
"A<0>"26;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"80;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"97;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"U65"
$LOCATION"U65"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"44;
"100"
$PN"100"0;
"96"
$PN"96"3;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"3;
"88"
$PN"88"0;
"84"
$PN"84"42;
"82"
$PN"82"41;
"80"
$PN"80"66;
"76"
$PN"76"43;
"78"
$PN"78"66;
"74"
$PN"74"45;
"72"
$PN"72"3;
"70"
$PN"70"23;
"66"
$PN"66"3;
"68"
$PN"68"46;
"64"
$PN"64"47;
"62"
$PN"62"48;
"60"
$PN"60"67;
"58"
$PN"58"67;
"56"
$PN"56"0;
"52"
$PN"52"3;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"3;
"42"
$PN"42"0;
"40"
$PN"40"3;
"44"
$PN"44"0;
"38"
$PN"38"49;
"36"
$PN"36"50;
"34"
$PN"34"3;
"32"
$PN"32"51;
"30"
$PN"30"52;
"28"
$PN"28"3;
"26"
$PN"26"30;
"24"
$PN"24"4;
"22"
$PN"22"3;
"20"
$PN"20"37;
"18"
$PN"18"53;
"16"
$PN"16"3;
"14"
$PN"14"40;
"12"
$PN"12"54;
"10"
$PN"10"28;
"8"
$PN"8"39;
"6"
$PN"6"35;
"4"
$PN"4"34;
"2"
$PN"2"55;
"101"
$PN"101"56;
"99"
$PN"99"0;
"95"
$PN"95"3;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"3;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"57;
"75"
$PN"75"0;
"77"
$PN"77"3;
"73"
$PN"73"0;
"71"
$PN"71"3;
"69"
$PN"69"0;
"65"
$PN"65"3;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"68;
"57"
$PN"57"68;
"55"
$PN"55"0;
"51"
$PN"51"3;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"31;
"45"
$PN"45"3;
"41"
$PN"41"24;
"39"
$PN"39"3;
"43"
$PN"43"36;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"3;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"3;
"25"
$PN"25"2;
"23"
$PN"23"58;
"21"
$PN"21"3;
"19"
$PN"19"1;
"15"
$PN"15"3;
"17"
$PN"17"59;
"13"
$PN"13"27;
"9"
$PN"9"38;
"11"
$PN"11"60;
"5"
$PN"5"61;
"7"
$PN"7"62;
"3"
$PN"3"63;
"1"
$PN"1"64;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"91;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"89;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"88;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"87;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"86;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"98;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"37;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"47;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"46;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"45;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"43;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"42;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"59;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"58;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"90;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"17;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"31;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"30;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"50;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"100;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"70;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
END.
