<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p346" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_346{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_346{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_346{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_346{left:69px;bottom:713px;letter-spacing:0.13px;}
#t5_346{left:151px;bottom:713px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_346{left:69px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_346{left:69px;bottom:673px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_346{left:69px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t9_346{left:69px;bottom:630px;}
#ta_346{left:95px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_346{left:95px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tc_346{left:95px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_346{left:69px;bottom:574px;}
#te_346{left:95px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_346{left:95px;bottom:560px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_346{left:95px;bottom:544px;letter-spacing:-0.16px;}
#th_346{left:69px;bottom:521px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_346{left:100px;bottom:475px;letter-spacing:-0.17px;word-spacing:-0.52px;}
#tj_346{left:69px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tk_346{left:100px;bottom:383px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#tl_346{left:69px;bottom:337px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_346{left:69px;bottom:314px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tn_346{left:69px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#to_346{left:69px;bottom:281px;letter-spacing:-0.27px;word-spacing:-0.33px;}
#tp_346{left:69px;bottom:222px;letter-spacing:0.13px;}
#tq_346{left:151px;bottom:222px;letter-spacing:0.15px;word-spacing:0.01px;}
#tr_346{left:69px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_346{left:69px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_346{left:69px;bottom:157px;}
#tu_346{left:95px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_346{left:95px;bottom:143px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tw_346{left:69px;bottom:117px;}
#tx_346{left:95px;bottom:120px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_346{left:320px;bottom:771px;letter-spacing:0.11px;word-spacing:0.03px;}
#tz_346{left:411px;bottom:771px;letter-spacing:0.12px;}
#t10_346{left:566px;bottom:989px;letter-spacing:0.22px;}
#t11_346{left:392px;bottom:989px;letter-spacing:0.03px;}
#t12_346{left:566px;bottom:947px;letter-spacing:0.22px;}
#t13_346{left:392px;bottom:947px;letter-spacing:0.03px;}
#t14_346{left:419px;bottom:869px;}
#t15_346{left:566px;bottom:841px;letter-spacing:0.2px;}
#t16_346{left:392px;bottom:841px;letter-spacing:0.03px;}
#t17_346{left:713px;bottom:1038px;letter-spacing:-0.14px;}
#t18_346{left:725px;bottom:1021px;}
#t19_346{left:460px;bottom:1023px;letter-spacing:-0.19px;}
#t1a_346{left:426px;bottom:1023px;letter-spacing:-0.19px;}
#t1b_346{left:188px;bottom:1022px;letter-spacing:-0.19px;}

.s1_346{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_346{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_346{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_346{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_346{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_346{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_346{font-size:15px;font-family:TimesNewRoman_143;color:#000;}
.s8_346{font-size:55px;font-family:TimesNewRoman-Bold_14f;color:#000;}
.t.v0_346{transform:scaleX(1.217);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts346" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_14f;
	src: url("fonts/TimesNewRoman-Bold_14f.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg346Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg346" style="-webkit-user-select: none;"><object width="935" height="1210" data="346/346.svg" type="image/svg+xml" id="pdf346" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_346" class="t s1_346">14-2 </span><span id="t2_346" class="t s1_346">Vol. 1 </span>
<span id="t3_346" class="t s2_346">PROGRAMMING WITH INTEL® AVX, FMA, AND INTEL® AVX2 </span>
<span id="t4_346" class="t s3_346">14.1.2 </span><span id="t5_346" class="t s3_346">Instruction Syntax Enhancements </span>
<span id="t6_346" class="t s4_346">Intel AVX employs an instruction encoding scheme using a new prefix (known as “VEX” prefix). Instruction </span>
<span id="t7_346" class="t s4_346">encoding using the VEX prefix can directly encode a register operand within the VEX prefix. This support two new </span>
<span id="t8_346" class="t s4_346">instruction syntax in Intel 64 architecture: </span>
<span id="t9_346" class="t s5_346">• </span><span id="ta_346" class="t s4_346">A non-destructive operand (in a three-operand instruction syntax): The non-destructive source reduces the </span>
<span id="tb_346" class="t s4_346">number of registers, register-register copies and explicit load operations required in typical SSE loops, reduces </span>
<span id="tc_346" class="t s4_346">code size, and improves micro-fusion opportunities. </span>
<span id="td_346" class="t s5_346">• </span><span id="te_346" class="t s4_346">A third source operand (in a four-operand instruction syntax) via the upper 4 bits in an 8-bit immediate field. </span>
<span id="tf_346" class="t s4_346">Support for the third source operand is defined for selected instructions (e.g., VBLENDVPD, VBLENDVPS, </span>
<span id="tg_346" class="t s4_346">PBLENDVB). </span>
<span id="th_346" class="t s4_346">Two-operand instruction syntax previously expressed in legacy SSE instruction as </span>
<span id="ti_346" class="t s4_346">ADDPS xmm1, xmm2/m128 </span>
<span id="tj_346" class="t s4_346">128-bit AVX equivalent can be expressed in three-operand syntax as </span>
<span id="tk_346" class="t s4_346">VADDPS xmm1, xmm2, xmm3/m128 </span>
<span id="tl_346" class="t s4_346">In four-operand syntax, the extra register operand is encoded in the immediate byte. </span>
<span id="tm_346" class="t s4_346">Note SIMD instructions supporting three-operand syntax but processing only 128-bits of data are considered part </span>
<span id="tn_346" class="t s4_346">of the 256-bit SIMD instruction set extensions of AVX, because bits 255:128 of the destination register are zeroed </span>
<span id="to_346" class="t s4_346">by the processor. </span>
<span id="tp_346" class="t s3_346">14.1.3 </span><span id="tq_346" class="t s3_346">VEX Prefix Instruction Encoding Support </span>
<span id="tr_346" class="t s4_346">Intel AVX introduces a new prefix, referred to as VEX, in the Intel 64 and IA-32 instruction encoding format. </span>
<span id="ts_346" class="t s4_346">Instruction encoding using the VEX prefix provides the following capabilities: </span>
<span id="tt_346" class="t s5_346">• </span><span id="tu_346" class="t s4_346">Direct encoding of a register operand within VEX. This provides instruction syntax support for non-destructive </span>
<span id="tv_346" class="t s4_346">source operand. </span>
<span id="tw_346" class="t s5_346">• </span><span id="tx_346" class="t s4_346">Efficient encoding of instruction syntax operating on 128-bit and 256-bit register sets. </span>
<span id="ty_346" class="t s6_346">Figure 14-1. </span><span id="tz_346" class="t s6_346">256-Bit Wide SIMD Register </span>
<span id="t10_346" class="t s7_346">XMM0 </span><span id="t11_346" class="t v0_346 s7_346">YMM0 </span>
<span id="t12_346" class="t s7_346">XMM1 </span><span id="t13_346" class="t v0_346 s7_346">YMM1 </span>
<span id="t14_346" class="t s8_346">. . . </span>
<span id="t15_346" class="t s7_346">XMM15 </span><span id="t16_346" class="t v0_346 s7_346">YMM15 </span>
<span id="t17_346" class="t s4_346">Bit# </span>
<span id="t18_346" class="t s4_346">0 </span>
<span id="t19_346" class="t s4_346">127 </span><span id="t1a_346" class="t s4_346">128 </span><span id="t1b_346" class="t s4_346">255 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
