# LCD12864 ‚Äî –≤—ã–≤–æ–¥ —Ç–µ–∫—Å—Ç–∞ –Ω–∞ –¥–∏—Å–ø–ª–µ–π —Å CPLD EPM240 / EPM570

–î–∞–Ω–Ω—ã–π –ø—Ä–æ–µ–∫—Ç –¥–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç —Ä–∞–±–æ—Ç—É —Å–∏–º–≤–æ–ª—å–Ω–æ–≥–æ –≥—Ä–∞—Ñ–∏—á–µ—Å–∫–æ–≥–æ –¥–∏—Å–ø–ª–µ—è **LCD12864**  
–≤ —Ç–µ–∫—Å—Ç–æ–≤–æ–º —Ä–µ–∂–∏–º–µ (HD44780-—Å–æ–≤–º–µ—Å—Ç–∏–º–æ–º) —Å –ø–ª–∞—Ç–æ–π **EPM240 / EPM570 CPLD Development Board**.

–ú–æ–¥—É–ª—å `LCD12864.v` –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä—É–µ—Ç –¥–∏—Å–ø–ª–µ–π –∏ –≤—ã–≤–æ–¥–∏—Ç –Ω–∞ –Ω–µ–≥–æ —á–µ—Ç—ã—Ä–µ —Å—Ç—Ä–æ–∫–∏ —Ç–µ–∫—Å—Ç–∞:


Our FPGA
EDA NIOS II
SOPC
FPGA A


---

## üîß –û–±–æ—Ä—É–¥–æ–≤–∞–Ω–∏–µ

- –ü–ª–∞—Ç–∞: **EPM240 / EPM570 CPLD Development Board**
- –î–∏—Å–ø–ª–µ–π: **LCD12864** (–≤ —Ç–µ–∫—Å—Ç–æ–≤–æ–º —Ä–µ–∂–∏–º–µ, —Å–æ–≤–º–µ—Å—Ç–∏–º–æ–º —Å HD44780)
- –¢–∞–∫—Ç–æ–≤–∞—è —á–∞—Å—Ç–æ—Ç–∞: ~50 –ú–ì—Ü

---

## üìÇ –û—Å–Ω–æ–≤–Ω–æ–π —Ñ–∞–π–ª

### `LCD12864.v`

–§—É–Ω–∫—Ü–∏–∏ –º–æ–¥—É–ª—è:

- –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è LCD12864 (–ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å –∫–æ–º–∞–Ω–¥ `0x30`, `0x0C`, `0x06`, `0x01`);
- —Ä–∞–±–æ—Ç–∞ –∫–æ–Ω–µ—á–Ω–æ–≥–æ –∞–≤—Ç–æ–º–∞—Ç–∞ (FSM) –¥–ª—è –ø–æ—à–∞–≥–æ–≤–æ–π –æ—Ç–ø—Ä–∞–≤–∫–∏ –∫–æ–º–∞–Ω–¥ –∏ —Å–∏–º–≤–æ–ª–æ–≤;
- –≥–µ–Ω–µ—Ä–∞—Ü–∏—è –∑–∞–º–µ–¥–ª–µ–Ω–Ω–æ–≥–æ —Ç–∞–∫—Ç–æ–≤–æ–≥–æ —Å–∏–≥–Ω–∞–ª–∞ `clkr` –¥–ª—è LCD –Ω–∞ –æ—Å–Ω–æ–≤–µ –≤—Ö–æ–¥–Ω–æ–≥–æ `clk`;
- —Ñ–æ—Ä–º–∏—Ä–æ–≤–∞–Ω–∏–µ —Å–∏–≥–Ω–∞–ª–æ–≤:
  - `rs` ‚Äî –≤—ã–±–æ—Ä —Ä–µ–≥–∏—Å—Ç—Ä–∞ (0 ‚Äî –∫–æ–º–∞–Ω–¥–∞, 1 ‚Äî –¥–∞–Ω–Ω—ã–µ),
  - `rw` ‚Äî —Ä–µ–∂–∏–º –∑–∞–ø–∏—Å–∏ (–≤—Å–µ–≥–¥–∞ 0),
  - `en` ‚Äî —Å—Ç—Ä–æ–± (Enable),
  - `dat[7:0]` ‚Äî —à–∏–Ω–∞ –¥–∞–Ω–Ω—ã—Ö –∫ –¥–∏—Å–ø–ª–µ—é.

–ù–∞ —ç–∫—Ä–∞–Ω–µ –ø–æ —Å—Ç—Ä–æ–∫–∞–º –æ—Ç–æ–±—Ä–∞–∂–∞–µ—Ç—Å—è:

1. `Our FPGA`
2. `EDA NIOS II`
3. `SOPC`
4. `FPGA A`

---

## üîå –ü–æ–¥–∫–ª—é—á–µ–Ω–∏–µ LCD12864 –∫ CPLD

–û–±—â–∞—è –∏–¥–µ—è –ø–æ–¥–∫–ª—é—á–µ–Ω–∏—è (–Ω–æ–º–µ—Ä–∞ –≤—ã–≤–æ–¥–æ–≤ –∑–∞–≤–∏—Å—è—Ç –æ—Ç —Ä–∞–∑–≤–æ–¥–∫–∏ —Ç–≤–æ–µ–π –ø–ª–∞—Ç—ã):

| –°–∏–≥–Ω–∞–ª LCD | –ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ        | –ü–æ–¥–∫–ª—é—á–µ–Ω–∏–µ –∫ CPLD         |
|------------|-------------------|----------------------------|
| RS         | –†–µ–≥–∏—Å—Ç—Ä / –¥–∞–Ω–Ω—ã–µ  | –õ—é–±–æ–π —Å–≤–æ–±–æ–¥–Ω—ã–π –≤—ã–≤–æ–¥ GPIO |
| RW         | –ß—Ç–µ–Ω–∏–µ/–∑–∞–ø–∏—Å—å     | GND (—Ä–∞–±–æ—Ç–∞–µ–º —Ç–æ–ª—å–∫–æ –Ω–∞ –∑–∞–ø–∏—Å—å) |
| EN         | –°—Ç—Ä–æ–± (Enable)    | –õ—é–±–æ–π —Å–≤–æ–±–æ–¥–Ω—ã–π –≤—ã–≤–æ–¥ GPIO |
| D0‚ÄìD7      | –®–∏–Ω–∞ –¥–∞–Ω–Ω—ã—Ö       | 8 –ª–∏–Ω–∏–π GPIO               |
| VSS        | GND               | –ó–µ–º–ª—è                      |
| VDD        | +5V               | –ü–∏—Ç–∞–Ω–∏–µ –¥–∏—Å–ø–ª–µ—è            |
| V0         | –ö–æ–Ω—Ç—Ä–∞—Å—Ç          | –ß–µ—Ä–µ–∑ –ø–æ—Ç–µ–Ω—Ü–∏–æ–º–µ—Ç—Ä –Ω–∞ GND/VDD |
| LED+ / A   | –ü–æ–¥—Å–≤–µ—Ç–∫–∞ (+)     | +5V —á–µ—Ä–µ–∑ —Ä–µ–∑–∏—Å—Ç–æ—Ä         |
| LED- / K   | –ü–æ–¥—Å–≤–µ—Ç–∫–∞ (‚àí)     | GND                        |

> –í–∞–∂–Ω–æ: CPLD —Ä–∞–±–æ—Ç–∞–µ—Ç –Ω–∞ 3.3 –í, –Ω–æ –≤—Ö–æ–¥—ã LCD12864 –Ω–æ—Ä–º–∞–ª—å–Ω–æ –≤–æ—Å–ø—Ä–∏–Ω–∏–º–∞—é—Ç 3.3 –í –∫–∞–∫ –ª–æ–≥–∏—á–µ—Å–∫—É—é ¬´1¬ª,  
> –∞ `RW` –∑–∞–∑–µ–º–ª—ë–Ω, –ø–æ—ç—Ç–æ–º—É –æ–±—Ä–∞—Ç–Ω–æ–≥–æ —á—Ç–µ–Ω–∏—è —Å –¥–∏—Å–ø–ª–µ—è –Ω–µ—Ç ‚Äî —ç—Ç–æ –±–µ–∑–æ–ø–∞—Å–Ω–∞—è —Å—Ö–µ–º–∞.

---

## ‚öôÔ∏è –ü—Ä–∏–Ω—Ü–∏–ø —Ä–∞–±–æ—Ç—ã

1. –°—á—ë—Ç—á–∏–∫ `counter` –¥–µ–ª–∏—Ç —á–∞—Å—Ç–æ—Ç—É –≤—Ö–æ–¥–Ω–æ–≥–æ `clk` –∏ —Ñ–æ—Ä–º–∏—Ä—É–µ—Ç –±–æ–ª–µ–µ –º–µ–¥–ª–µ–Ω–Ω—ã–π —Ç–∞–∫—Ç–æ–≤—ã–π —Å–∏–≥–Ω–∞–ª `clkr` –¥–ª—è –∞–≤—Ç–æ–º–∞—Ç–∞.
2. –í `always @(posedge clkr)` —Ä–∞–±–æ—Ç–∞–µ—Ç –∫–æ–Ω–µ—á–Ω—ã–π –∞–≤—Ç–æ–º–∞—Ç:
   - –°–æ—Å—Ç–æ—è–Ω–∏—è `set0`‚Äì`set3` ‚Äî –æ—Ç–ø—Ä–∞–≤–∫–∞ –∫–æ–º–∞–Ω–¥ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏–∏ –¥–∏—Å–ø–ª–µ—è.
   - –î–∞–ª–µ–µ —Å–æ—Å—Ç–æ—è–Ω–∏—è `dat0`, `dat1`, ... ‚Äî –ø–æ –æ–¥–Ω–æ–º—É —Å–∏–º–≤–æ–ª—É –æ—Ç–ø—Ä–∞–≤–ª—è—é—Ç ASCII-–∫–æ–¥—ã –±—É–∫–≤ –¥–ª—è —Å—Ç—Ä–æ–∫:
     - `Our FPGA`
     - `EDA NIOS II`
     - `SOPC`
     - `FPGA A`
3. –°–æ—Å—Ç–æ—è–Ω–∏–µ `nul` –∑–∞–≤–µ—Ä—à–∞–µ—Ç —Ü–∏–∫–ª –∏ –º–æ–∂–µ—Ç —É–¥–µ—Ä–∂–∏–≤–∞—Ç—å –æ—Ç–æ–±—Ä–∞–∂–µ–Ω–∏–µ –ª–∏–±–æ –ø–æ–≤—Ç–æ—Ä—è—Ç—å –≤—ã–≤–æ–¥ (–≤ –∏—Å—Ö–æ–¥–Ω–æ–º –ø—Ä–∏–º–µ—Ä–µ ‚Äî –Ω–µ—Å–∫–æ–ª—å–∫–æ –ø—Ä–æ—Ö–æ–¥–æ–≤).

---

## üîó –ü–æ–ª–µ–∑–Ω—ã–µ —Å—Å—ã–ª–∫–∏

–†–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π –ø—Ä–æ–µ–∫—Ç–∞:  
https://github.com/AIDevelopersMonster/CPLD_EPM240_570

–ü–ª–µ–π–ª–∏—Å—Ç FPGA / CPLD (YouTube):  
https://www.youtube.com/playlist?list=PLVoFIRfTAAI7-d_Yk6bNVnj4atUdMxvT5




