<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv</a>
defines: 
time_elapsed: 0.304s
ram usage: 29436 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpztqj6538/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>: No timescale set for &#34;byte_swap&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>: No timescale set for &#34;byte_rip&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>: Compile module &#34;work@byte_rip&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>: Compile module &#34;work@byte_swap&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>: Implicit port type (wire) for &#34;MSB&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>: Top level module &#34;work@byte_swap&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>: Top level module &#34;work@byte_rip&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 8
+ cat /tmpfs/tmp/tmpztqj6538/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_byte_swap
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpztqj6538/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpztqj6538/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@byte_swap)
 |vpiName:work@byte_swap
 |uhdmallPackages:
 \_package: builtin, parent:work@byte_swap
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@byte_rip, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv</a>, line:6, parent:work@byte_swap
   |vpiDefName:work@byte_rip
   |vpiFullName:work@byte_rip
   |vpiPort:
   \_port: (W), line:6
     |vpiName:W
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (W), line:6
         |vpiName:W
         |vpiFullName:work@byte_rip.W
         |vpiNetType:1
   |vpiPort:
   \_port: (LSB), line:6
     |vpiName:LSB
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (LSB), line:6
         |vpiName:LSB
         |vpiFullName:work@byte_rip.LSB
         |vpiNetType:1
   |vpiPort:
   \_port: (MSB), line:6
     |vpiName:MSB
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (MSB), line:6
         |vpiName:MSB
         |vpiFullName:work@byte_rip.MSB
   |vpiNet:
   \_logic_net: (W), line:6
   |vpiNet:
   \_logic_net: (LSB), line:6
   |vpiNet:
   \_logic_net: (MSB), line:6
 |uhdmallModules:
 \_module: work@byte_swap, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv</a>, line:1, parent:work@byte_swap
   |vpiDefName:work@byte_swap
   |vpiFullName:work@byte_swap
   |vpiPort:
   \_port: (A), line:1
     |vpiName:A
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:1
         |vpiName:A
         |vpiFullName:work@byte_swap.A
         |vpiNetType:1
   |vpiPort:
   \_port: (B), line:1
     |vpiName:B
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (B), line:1
         |vpiName:B
         |vpiFullName:work@byte_swap.B
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (A), line:1
   |vpiNet:
   \_logic_net: (B), line:1
 |uhdmtopModules:
 \_module: work@byte_swap (work@byte_swap), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv</a>, line:1
   |vpiDefName:work@byte_swap
   |vpiName:work@byte_swap
   |vpiPort:
   \_port: (A), line:1, parent:work@byte_swap
     |vpiName:A
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:1, parent:work@byte_swap
         |vpiName:A
         |vpiFullName:work@byte_swap.A
         |vpiNetType:1
         |vpiRange:
         \_range: , line:1
           |vpiLeftRange:
           \_constant: , line:1
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:1
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (B), line:1, parent:work@byte_swap
     |vpiName:B
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (B), line:1, parent:work@byte_swap
         |vpiName:B
         |vpiFullName:work@byte_swap.B
         |vpiNetType:1
         |vpiRange:
         \_range: , line:1
           |vpiLeftRange:
           \_constant: , line:1
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:1
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (A), line:1, parent:work@byte_swap
   |vpiNet:
   \_logic_net: (B), line:1, parent:work@byte_swap
 |uhdmtopModules:
 \_module: work@byte_rip (work@byte_rip), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv</a>, line:6
   |vpiDefName:work@byte_rip
   |vpiName:work@byte_rip
   |vpiPort:
   \_port: (W), line:6, parent:work@byte_rip
     |vpiName:W
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (W), line:6, parent:work@byte_rip
         |vpiName:W
         |vpiFullName:work@byte_rip.W
         |vpiNetType:1
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (LSB), line:6, parent:work@byte_rip
     |vpiName:LSB
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (LSB), line:6, parent:work@byte_rip
         |vpiName:LSB
         |vpiFullName:work@byte_rip.LSB
         |vpiNetType:1
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (MSB), line:6, parent:work@byte_rip
     |vpiName:MSB
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (MSB), line:6, parent:work@byte_rip
         |vpiName:MSB
         |vpiFullName:work@byte_rip.MSB
   |vpiNet:
   \_logic_net: (W), line:6, parent:work@byte_rip
   |vpiNet:
   \_logic_net: (LSB), line:6, parent:work@byte_rip
   |vpiNet:
   \_logic_net: (MSB), line:6, parent:work@byte_rip
Object: \work_byte_swap of type 3000
Object: \work_byte_swap of type 32
Object: \A of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \B of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \A of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \B of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_byte_rip of type 32
Object: \W of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \LSB of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \MSB of type 44
Object: \W of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \LSB of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \MSB of type 36
Object: \work_byte_rip of type 32
Object: \W of type 36
Object: \LSB of type 36
Object: \MSB of type 36
Object: \work_byte_swap of type 32
Object: \A of type 36
Object: \B of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_byte_rip&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a6b50] str=&#39;\work_byte_rip&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7030] str=&#39;\W&#39; input output port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a6e70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7230] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7370] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a6cd0] str=&#39;\LSB&#39; input output port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7530]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7890] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7a50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a76f0] str=&#39;\MSB&#39; input output port=5
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a6b50] str=&#39;\work_byte_rip&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7030] str=&#39;\W&#39; input output basic_prep port=3 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a6e70] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7230] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7370] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a6cd0] str=&#39;\LSB&#39; input output basic_prep port=4 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7530] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7890] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a7a50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&gt; [0x29a76f0] str=&#39;\MSB&#39; input output basic_prep port=5 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_byte_swap&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a5450] str=&#39;\work_byte_swap&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a56d0] str=&#39;\A&#39; input output port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a5a40]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a5f80] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a6310] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a6170] str=&#39;\B&#39; input output port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a64d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a67d0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a6990] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a5450] str=&#39;\work_byte_swap&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a56d0] str=&#39;\A&#39; input output basic_prep port=1 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a5a40] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a5f80] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a6310] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a6170] str=&#39;\B&#39; input output basic_prep port=2 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a64d0] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a67d0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&gt; [0x29a6990] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_byte_swap

2.2. Analyzing design hierarchy..
Top module:  \work_byte_swap
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

8. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_byte_rip&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;W&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        &#34;LSB&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 34, 35, 36, 37, 38, 39, 40, 41 ]
        },
        &#34;MSB&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 42 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;LSB&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 34, 35, 36, 37, 38, 39, 40, 41 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;MSB&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 42 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;W&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:6</a>.0-6.0&#34;
          }
        }
      }
    },
    &#34;work_byte_swap&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;A&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        &#34;B&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;A&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;B&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p252.sv:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */

End of script. Logfile hash: bf21aed1f3, CPU: user 0.01s system 0.00s, MEM: 13.57 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>