-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file /opt/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/delay_controller_wrap.vhd" into library work (VHDL-9003)
INFO: analyzing entity delay_controller_wrap (VHDL-1012)
INFO: analyzing architecture arch_delay_controller_wrap of entity delay_controller_wrap (VHDL-9006)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/serdes_1_to_468_idelay_ddr.vhd" into library work (VHDL-9003)
INFO: analyzing entity serdes_1_to_468_idelay_ddr (VHDL-1012)
INFO: analyzing architecture arch_serdes_1_to_468_idelay_ddr of entity serdes_1_to_468_idelay_ddr (VHDL-9006)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/serdes8to1.vhd" into library work (VHDL-9003)
INFO: analyzing entity serdes8to1 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity serdes8to1 (VHDL-9006)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/serdes32to8.vhd" into library work (VHDL-9003)
INFO: analyzing entity serdes32to8 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity serdes32to8 (VHDL-9006)
INFO: Analyzing Verilog file "/home/dsmith/Desktop/transmission_test_split/files/scrambler.v" into library work (VERI-1482)
INFO: analyzing module scrambler (VERI-9002)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/gearbox66to32.vhd" into library work (VHDL-9003)
INFO: analyzing entity gearbox66to32 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity gearbox66to32 (VHDL-9006)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/gearbox32to66.vhd" into library work (VHDL-9003)
INFO: analyzing entity gearbox32to66 (VHDL-1012)
INFO: analyzing architecture rtl of entity gearbox32to66 (VHDL-9006)
INFO: Analyzing Verilog file "/home/dsmith/Desktop/transmission_test_split/files/descrambler.v" into library work (VERI-1482)
INFO: analyzing module descrambler (VERI-9002)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/loopback128gbps2.vhd" into library work (VHDL-9003)
INFO: analyzing entity loopback128gbps2 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity loopback128gbps2 (VHDL-9006)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/comparator.vhd" into library work (VHDL-9003)
INFO: analyzing entity comparator (VHDL-1012)
INFO: analyzing architecture Behavioral of entity comparator (VHDL-9006)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/generator.vhd" into library work (VHDL-9003)
INFO: analyzing entity generator (VHDL-1012)
INFO: analyzing architecture Behavioral of entity generator (VHDL-9006)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/aurora_tx_lane128.vhd" into library work (VHDL-9003)
INFO: analyzing entity aurora_tx_lane128 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity aurora_tx_lane128 (VHDL-9006)
-- Analyzing VHDL file "/home/dsmith/Desktop/transmission_test_split/files/aurora_rx_lane.vhd" into library work (VHDL-9003)
INFO: analyzing entity aurora_rx_lane (VHDL-1012)
INFO: analyzing architecture behavioral of entity aurora_rx_lane (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist2777385755178694295.tmp" into library work (VHDL-9003)
INFO: analyzing entity loopback128gbps (VHDL-1012)
INFO: analyzing architecture Behavioral of entity loopback128gbps (VHDL-9006)
