
Project_4_Light_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009158  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  080092e8  080092e8  000192e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800971c  0800971c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800971c  0800971c  0001971c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009724  08009724  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009724  08009724  00019724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009728  08009728  00019728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800972c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  200001dc  08009908  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08009908  00020358  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000154bd  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002697  00000000  00000000  000356c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a0  00000000  00000000  00037d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012a8  00000000  00000000  00039100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000299f6  00000000  00000000  0003a3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000159f6  00000000  00000000  00063d9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108838  00000000  00000000  00079794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00181fcc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000653c  00000000  00000000  0018201c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080092d0 	.word	0x080092d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080092d0 	.word	0x080092d0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2b0a      	cmp	r3, #10
 8000eb8:	d102      	bne.n	8000ec0 <__io_putchar+0x14>
    __io_putchar('\r');
 8000eba:	200d      	movs	r0, #13
 8000ebc:	f7ff fff6 	bl	8000eac <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000ec0:	1d39      	adds	r1, r7, #4
 8000ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	4803      	ldr	r0, [pc, #12]	; (8000ed8 <__io_putchar+0x2c>)
 8000eca:	f004 ffa3 	bl	8005e14 <HAL_UART_Transmit>

  return 1;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	200002bc 	.word	0x200002bc

08000edc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee2:	f000 fcef 	bl	80018c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee6:	f000 f851 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eea:	f000 fa09 	bl	8001300 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000eee:	f000 f89f 	bl	8001030 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000ef2:	f000 f9d5 	bl	80012a0 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000ef6:	f000 f913 	bl	8001120 <MX_DAC1_Init>
  MX_TIM1_Init();
 8000efa:	f000 f943 	bl	8001184 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000efe:	217f      	movs	r1, #127	; 0x7f
 8000f00:	481d      	ldr	r0, [pc, #116]	; (8000f78 <main+0x9c>)
 8000f02:	f001 ffa7 	bl	8002e54 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 8000f06:	481c      	ldr	r0, [pc, #112]	; (8000f78 <main+0x9c>)
 8000f08:	f001 f8dc 	bl	80020c4 <HAL_ADC_Start>


  HAL_TIM_Base_Start_IT(&htim1);
 8000f0c:	481b      	ldr	r0, [pc, #108]	; (8000f7c <main+0xa0>)
 8000f0e:	f003 ffb5 	bl	8004e7c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000f12:	210c      	movs	r1, #12
 8000f14:	4819      	ldr	r0, [pc, #100]	; (8000f7c <main+0xa0>)
 8000f16:	f004 f879 	bl	800500c <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN WHILE */
  while (1)

  {

	  HAL_ADC_Start(&hadc1);
 8000f1a:	4817      	ldr	r0, [pc, #92]	; (8000f78 <main+0x9c>)
 8000f1c:	f001 f8d2 	bl	80020c4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f20:	f04f 31ff 	mov.w	r1, #4294967295
 8000f24:	4814      	ldr	r0, [pc, #80]	; (8000f78 <main+0x9c>)
 8000f26:	f001 f987 	bl	8002238 <HAL_ADC_PollForConversion>

	  uint32_t value = HAL_ADC_GetValue(&hadc1);
 8000f2a:	4813      	ldr	r0, [pc, #76]	; (8000f78 <main+0x9c>)
 8000f2c:	f001 fa5c 	bl	80023e8 <HAL_ADC_GetValue>
 8000f30:	60f8      	str	r0, [r7, #12]
	  float voltage = 3.3f * value / 4096.0f;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	ee07 3a90 	vmov	s15, r3
 8000f38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f3c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000f80 <main+0xa4>
 8000f40:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f44:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8000f84 <main+0xa8>
 8000f48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f4c:	edc7 7a02 	vstr	s15, [r7, #8]

	  printf("ADC = %lu (%.3f V)\n", value, voltage);
 8000f50:	68b8      	ldr	r0, [r7, #8]
 8000f52:	f7ff faf9 	bl	8000548 <__aeabi_f2d>
 8000f56:	4602      	mov	r2, r0
 8000f58:	460b      	mov	r3, r1
 8000f5a:	68f9      	ldr	r1, [r7, #12]
 8000f5c:	480a      	ldr	r0, [pc, #40]	; (8000f88 <main+0xac>)
 8000f5e:	f006 f8f1 	bl	8007144 <iprintf>
	  HAL_Delay(250);
 8000f62:	20fa      	movs	r0, #250	; 0xfa
 8000f64:	f000 fd2a 	bl	80019bc <HAL_Delay>

	  int pulse = 4 * value;
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	607b      	str	r3, [r7, #4]
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pulse);
 8000f6e:	4b03      	ldr	r3, [pc, #12]	; (8000f7c <main+0xa0>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	641a      	str	r2, [r3, #64]	; 0x40
  {
 8000f76:	e7d0      	b.n	8000f1a <main+0x3e>
 8000f78:	200001f8 	.word	0x200001f8
 8000f7c:	20000270 	.word	0x20000270
 8000f80:	40533333 	.word	0x40533333
 8000f84:	45800000 	.word	0x45800000
 8000f88:	080092e8 	.word	0x080092e8

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b096      	sub	sp, #88	; 0x58
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	2244      	movs	r2, #68	; 0x44
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f005 fc60 	bl	8006860 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
 8000fac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fae:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fb2:	f002 fc51 	bl	8003858 <HAL_PWREx_ControlVoltageScaling>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fbc:	f000 f9ee 	bl	800139c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fc8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fca:	2310      	movs	r3, #16
 8000fcc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000fda:	230a      	movs	r3, #10
 8000fdc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000fde:	2307      	movs	r3, #7
 8000fe0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f002 fc88 	bl	8003904 <HAL_RCC_OscConfig>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ffa:	f000 f9cf 	bl	800139c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ffe:	230f      	movs	r3, #15
 8001000:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001002:	2303      	movs	r3, #3
 8001004:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800100a:	2300      	movs	r3, #0
 800100c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001012:	463b      	mov	r3, r7
 8001014:	2104      	movs	r1, #4
 8001016:	4618      	mov	r0, r3
 8001018:	f003 f850 	bl	80040bc <HAL_RCC_ClockConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001022:	f000 f9bb 	bl	800139c <Error_Handler>
  }
}
 8001026:	bf00      	nop
 8001028:	3758      	adds	r7, #88	; 0x58
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]
 8001050:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001052:	4b30      	ldr	r3, [pc, #192]	; (8001114 <MX_ADC1_Init+0xe4>)
 8001054:	4a30      	ldr	r2, [pc, #192]	; (8001118 <MX_ADC1_Init+0xe8>)
 8001056:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001058:	4b2e      	ldr	r3, [pc, #184]	; (8001114 <MX_ADC1_Init+0xe4>)
 800105a:	2200      	movs	r2, #0
 800105c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800105e:	4b2d      	ldr	r3, [pc, #180]	; (8001114 <MX_ADC1_Init+0xe4>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001064:	4b2b      	ldr	r3, [pc, #172]	; (8001114 <MX_ADC1_Init+0xe4>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800106a:	4b2a      	ldr	r3, [pc, #168]	; (8001114 <MX_ADC1_Init+0xe4>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001070:	4b28      	ldr	r3, [pc, #160]	; (8001114 <MX_ADC1_Init+0xe4>)
 8001072:	2204      	movs	r2, #4
 8001074:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001076:	4b27      	ldr	r3, [pc, #156]	; (8001114 <MX_ADC1_Init+0xe4>)
 8001078:	2200      	movs	r2, #0
 800107a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800107c:	4b25      	ldr	r3, [pc, #148]	; (8001114 <MX_ADC1_Init+0xe4>)
 800107e:	2201      	movs	r2, #1
 8001080:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001082:	4b24      	ldr	r3, [pc, #144]	; (8001114 <MX_ADC1_Init+0xe4>)
 8001084:	2201      	movs	r2, #1
 8001086:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001088:	4b22      	ldr	r3, [pc, #136]	; (8001114 <MX_ADC1_Init+0xe4>)
 800108a:	2200      	movs	r2, #0
 800108c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001090:	4b20      	ldr	r3, [pc, #128]	; (8001114 <MX_ADC1_Init+0xe4>)
 8001092:	2200      	movs	r2, #0
 8001094:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001096:	4b1f      	ldr	r3, [pc, #124]	; (8001114 <MX_ADC1_Init+0xe4>)
 8001098:	2200      	movs	r2, #0
 800109a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800109c:	4b1d      	ldr	r3, [pc, #116]	; (8001114 <MX_ADC1_Init+0xe4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80010a4:	4b1b      	ldr	r3, [pc, #108]	; (8001114 <MX_ADC1_Init+0xe4>)
 80010a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010aa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80010ac:	4b19      	ldr	r3, [pc, #100]	; (8001114 <MX_ADC1_Init+0xe4>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010b4:	4817      	ldr	r0, [pc, #92]	; (8001114 <MX_ADC1_Init+0xe4>)
 80010b6:	f000 feaf 	bl	8001e18 <HAL_ADC_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80010c0:	f000 f96c 	bl	800139c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010c4:	2300      	movs	r3, #0
 80010c6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010c8:	f107 031c 	add.w	r3, r7, #28
 80010cc:	4619      	mov	r1, r3
 80010ce:	4811      	ldr	r0, [pc, #68]	; (8001114 <MX_ADC1_Init+0xe4>)
 80010d0:	f001 ff20 	bl	8002f14 <HAL_ADCEx_MultiModeConfigChannel>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80010da:	f000 f95f 	bl	800139c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <MX_ADC1_Init+0xec>)
 80010e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010e2:	2306      	movs	r3, #6
 80010e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010ea:	237f      	movs	r3, #127	; 0x7f
 80010ec:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010ee:	2304      	movs	r3, #4
 80010f0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	4619      	mov	r1, r3
 80010fa:	4806      	ldr	r0, [pc, #24]	; (8001114 <MX_ADC1_Init+0xe4>)
 80010fc:	f001 f982 	bl	8002404 <HAL_ADC_ConfigChannel>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8001106:	f000 f949 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800110a:	bf00      	nop
 800110c:	3728      	adds	r7, #40	; 0x28
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	200001f8 	.word	0x200001f8
 8001118:	50040000 	.word	0x50040000
 800111c:	04300002 	.word	0x04300002

08001120 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b08a      	sub	sp, #40	; 0x28
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001126:	1d3b      	adds	r3, r7, #4
 8001128:	2224      	movs	r2, #36	; 0x24
 800112a:	2100      	movs	r1, #0
 800112c:	4618      	mov	r0, r3
 800112e:	f005 fb97 	bl	8006860 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001132:	4b12      	ldr	r3, [pc, #72]	; (800117c <MX_DAC1_Init+0x5c>)
 8001134:	4a12      	ldr	r2, [pc, #72]	; (8001180 <MX_DAC1_Init+0x60>)
 8001136:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001138:	4810      	ldr	r0, [pc, #64]	; (800117c <MX_DAC1_Init+0x5c>)
 800113a:	f002 f880 	bl	800323e <HAL_DAC_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001144:	f000 f92a 	bl	800139c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001148:	2300      	movs	r3, #0
 800114a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800114c:	2300      	movs	r3, #0
 800114e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001150:	2302      	movs	r3, #2
 8001152:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8001154:	2301      	movs	r3, #1
 8001156:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800115c:	1d3b      	adds	r3, r7, #4
 800115e:	2200      	movs	r2, #0
 8001160:	4619      	mov	r1, r3
 8001162:	4806      	ldr	r0, [pc, #24]	; (800117c <MX_DAC1_Init+0x5c>)
 8001164:	f002 f88d 	bl	8003282 <HAL_DAC_ConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800116e:	f000 f915 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001172:	bf00      	nop
 8001174:	3728      	adds	r7, #40	; 0x28
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	2000025c 	.word	0x2000025c
 8001180:	40007400 	.word	0x40007400

08001184 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b096      	sub	sp, #88	; 0x58
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800118a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001196:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	60da      	str	r2, [r3, #12]
 80011a4:	611a      	str	r2, [r3, #16]
 80011a6:	615a      	str	r2, [r3, #20]
 80011a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	222c      	movs	r2, #44	; 0x2c
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f005 fb55 	bl	8006860 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011b6:	4b38      	ldr	r3, [pc, #224]	; (8001298 <MX_TIM1_Init+0x114>)
 80011b8:	4a38      	ldr	r2, [pc, #224]	; (800129c <MX_TIM1_Init+0x118>)
 80011ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 80011bc:	4b36      	ldr	r3, [pc, #216]	; (8001298 <MX_TIM1_Init+0x114>)
 80011be:	224f      	movs	r2, #79	; 0x4f
 80011c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c2:	4b35      	ldr	r3, [pc, #212]	; (8001298 <MX_TIM1_Init+0x114>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80011c8:	4b33      	ldr	r3, [pc, #204]	; (8001298 <MX_TIM1_Init+0x114>)
 80011ca:	f242 720f 	movw	r2, #9999	; 0x270f
 80011ce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d0:	4b31      	ldr	r3, [pc, #196]	; (8001298 <MX_TIM1_Init+0x114>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011d6:	4b30      	ldr	r3, [pc, #192]	; (8001298 <MX_TIM1_Init+0x114>)
 80011d8:	2200      	movs	r2, #0
 80011da:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011dc:	4b2e      	ldr	r3, [pc, #184]	; (8001298 <MX_TIM1_Init+0x114>)
 80011de:	2200      	movs	r2, #0
 80011e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011e2:	482d      	ldr	r0, [pc, #180]	; (8001298 <MX_TIM1_Init+0x114>)
 80011e4:	f003 feba 	bl	8004f5c <HAL_TIM_PWM_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80011ee:	f000 f8d5 	bl	800139c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f2:	2300      	movs	r3, #0
 80011f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011f6:	2300      	movs	r3, #0
 80011f8:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011fe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001202:	4619      	mov	r1, r3
 8001204:	4824      	ldr	r0, [pc, #144]	; (8001298 <MX_TIM1_Init+0x114>)
 8001206:	f004 fcb1 	bl	8005b6c <HAL_TIMEx_MasterConfigSynchronization>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001210:	f000 f8c4 	bl	800139c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001214:	2360      	movs	r3, #96	; 0x60
 8001216:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800121c:	2300      	movs	r3, #0
 800121e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001220:	2300      	movs	r3, #0
 8001222:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001224:	2300      	movs	r3, #0
 8001226:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001228:	2300      	movs	r3, #0
 800122a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800122c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001230:	220c      	movs	r2, #12
 8001232:	4619      	mov	r1, r3
 8001234:	4818      	ldr	r0, [pc, #96]	; (8001298 <MX_TIM1_Init+0x114>)
 8001236:	f003 ffef 	bl	8005218 <HAL_TIM_PWM_ConfigChannel>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001240:	f000 f8ac 	bl	800139c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001244:	2300      	movs	r3, #0
 8001246:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001248:	2300      	movs	r3, #0
 800124a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001258:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800125c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800125e:	2300      	movs	r3, #0
 8001260:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001262:	2300      	movs	r3, #0
 8001264:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001266:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800126a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001270:	2300      	movs	r3, #0
 8001272:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	4619      	mov	r1, r3
 8001278:	4807      	ldr	r0, [pc, #28]	; (8001298 <MX_TIM1_Init+0x114>)
 800127a:	f004 fcff 	bl	8005c7c <HAL_TIMEx_ConfigBreakDeadTime>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 8001284:	f000 f88a 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001288:	4803      	ldr	r0, [pc, #12]	; (8001298 <MX_TIM1_Init+0x114>)
 800128a:	f000 f95b 	bl	8001544 <HAL_TIM_MspPostInit>

}
 800128e:	bf00      	nop
 8001290:	3758      	adds	r7, #88	; 0x58
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000270 	.word	0x20000270
 800129c:	40012c00 	.word	0x40012c00

080012a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012a4:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012a6:	4a15      	ldr	r2, [pc, #84]	; (80012fc <MX_USART2_UART_Init+0x5c>)
 80012a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012aa:	4b13      	ldr	r3, [pc, #76]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012b2:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012c4:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012c6:	220c      	movs	r2, #12
 80012c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ca:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012d0:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012d6:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012d8:	2200      	movs	r2, #0
 80012da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012de:	2200      	movs	r2, #0
 80012e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012e2:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_USART2_UART_Init+0x58>)
 80012e4:	f004 fd48 	bl	8005d78 <HAL_UART_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012ee:	f000 f855 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200002bc 	.word	0x200002bc
 80012fc:	40004400 	.word	0x40004400

08001300 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b088      	sub	sp, #32
 8001304:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
 8001310:	609a      	str	r2, [r3, #8]
 8001312:	60da      	str	r2, [r3, #12]
 8001314:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001316:	4b1f      	ldr	r3, [pc, #124]	; (8001394 <MX_GPIO_Init+0x94>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131a:	4a1e      	ldr	r2, [pc, #120]	; (8001394 <MX_GPIO_Init+0x94>)
 800131c:	f043 0304 	orr.w	r3, r3, #4
 8001320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001322:	4b1c      	ldr	r3, [pc, #112]	; (8001394 <MX_GPIO_Init+0x94>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	f003 0304 	and.w	r3, r3, #4
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800132e:	4b19      	ldr	r3, [pc, #100]	; (8001394 <MX_GPIO_Init+0x94>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001332:	4a18      	ldr	r2, [pc, #96]	; (8001394 <MX_GPIO_Init+0x94>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800133a:	4b16      	ldr	r3, [pc, #88]	; (8001394 <MX_GPIO_Init+0x94>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	2120      	movs	r1, #32
 800134a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134e:	f002 fa5d 	bl	800380c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8001352:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001356:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001358:	2300      	movs	r3, #0
 800135a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	4619      	mov	r1, r3
 8001366:	480c      	ldr	r0, [pc, #48]	; (8001398 <MX_GPIO_Init+0x98>)
 8001368:	f002 f8a6 	bl	80034b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800136c:	2320      	movs	r3, #32
 800136e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	2300      	movs	r3, #0
 800137a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800137c:	f107 030c 	add.w	r3, r7, #12
 8001380:	4619      	mov	r1, r3
 8001382:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001386:	f002 f897 	bl	80034b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800138a:	bf00      	nop
 800138c:	3720      	adds	r7, #32
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000
 8001398:	48000800 	.word	0x48000800

0800139c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a0:	b672      	cpsid	i
}
 80013a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a4:	e7fe      	b.n	80013a4 <Error_Handler+0x8>
	...

080013a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ae:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <HAL_MspInit+0x44>)
 80013b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013b2:	4a0e      	ldr	r2, [pc, #56]	; (80013ec <HAL_MspInit+0x44>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6613      	str	r3, [r2, #96]	; 0x60
 80013ba:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <HAL_MspInit+0x44>)
 80013bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <HAL_MspInit+0x44>)
 80013c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ca:	4a08      	ldr	r2, [pc, #32]	; (80013ec <HAL_MspInit+0x44>)
 80013cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d0:	6593      	str	r3, [r2, #88]	; 0x58
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <HAL_MspInit+0x44>)
 80013d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	40021000 	.word	0x40021000

080013f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b0ac      	sub	sp, #176	; 0xb0
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001408:	f107 0314 	add.w	r3, r7, #20
 800140c:	2288      	movs	r2, #136	; 0x88
 800140e:	2100      	movs	r1, #0
 8001410:	4618      	mov	r0, r3
 8001412:	f005 fa25 	bl	8006860 <memset>
  if(hadc->Instance==ADC1)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a27      	ldr	r2, [pc, #156]	; (80014b8 <HAL_ADC_MspInit+0xc8>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d146      	bne.n	80014ae <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001420:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001424:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001426:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800142a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800142e:	2302      	movs	r3, #2
 8001430:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001432:	2301      	movs	r3, #1
 8001434:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001436:	2308      	movs	r3, #8
 8001438:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800143a:	2307      	movs	r3, #7
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800143e:	2302      	movs	r3, #2
 8001440:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8001442:	2304      	movs	r3, #4
 8001444:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001446:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800144a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800144c:	f107 0314 	add.w	r3, r7, #20
 8001450:	4618      	mov	r0, r3
 8001452:	f003 f857 	bl	8004504 <HAL_RCCEx_PeriphCLKConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800145c:	f7ff ff9e 	bl	800139c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001460:	4b16      	ldr	r3, [pc, #88]	; (80014bc <HAL_ADC_MspInit+0xcc>)
 8001462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001464:	4a15      	ldr	r2, [pc, #84]	; (80014bc <HAL_ADC_MspInit+0xcc>)
 8001466:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800146a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800146c:	4b13      	ldr	r3, [pc, #76]	; (80014bc <HAL_ADC_MspInit+0xcc>)
 800146e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001470:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001474:	613b      	str	r3, [r7, #16]
 8001476:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001478:	4b10      	ldr	r3, [pc, #64]	; (80014bc <HAL_ADC_MspInit+0xcc>)
 800147a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147c:	4a0f      	ldr	r2, [pc, #60]	; (80014bc <HAL_ADC_MspInit+0xcc>)
 800147e:	f043 0304 	orr.w	r3, r3, #4
 8001482:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001484:	4b0d      	ldr	r3, [pc, #52]	; (80014bc <HAL_ADC_MspInit+0xcc>)
 8001486:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001488:	f003 0304 	and.w	r3, r3, #4
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001490:	2301      	movs	r3, #1
 8001492:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001496:	230b      	movs	r3, #11
 8001498:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014a6:	4619      	mov	r1, r3
 80014a8:	4805      	ldr	r0, [pc, #20]	; (80014c0 <HAL_ADC_MspInit+0xd0>)
 80014aa:	f002 f805 	bl	80034b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80014ae:	bf00      	nop
 80014b0:	37b0      	adds	r7, #176	; 0xb0
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	50040000 	.word	0x50040000
 80014bc:	40021000 	.word	0x40021000
 80014c0:	48000800 	.word	0x48000800

080014c4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b085      	sub	sp, #20
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <HAL_DAC_MspInit+0x38>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d10b      	bne.n	80014ee <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80014d6:	4b0a      	ldr	r3, [pc, #40]	; (8001500 <HAL_DAC_MspInit+0x3c>)
 80014d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014da:	4a09      	ldr	r2, [pc, #36]	; (8001500 <HAL_DAC_MspInit+0x3c>)
 80014dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80014e0:	6593      	str	r3, [r2, #88]	; 0x58
 80014e2:	4b07      	ldr	r3, [pc, #28]	; (8001500 <HAL_DAC_MspInit+0x3c>)
 80014e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80014ee:	bf00      	nop
 80014f0:	3714      	adds	r7, #20
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40007400 	.word	0x40007400
 8001500:	40021000 	.word	0x40021000

08001504 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a0a      	ldr	r2, [pc, #40]	; (800153c <HAL_TIM_PWM_MspInit+0x38>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d10b      	bne.n	800152e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001516:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <HAL_TIM_PWM_MspInit+0x3c>)
 8001518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800151a:	4a09      	ldr	r2, [pc, #36]	; (8001540 <HAL_TIM_PWM_MspInit+0x3c>)
 800151c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001520:	6613      	str	r3, [r2, #96]	; 0x60
 8001522:	4b07      	ldr	r3, [pc, #28]	; (8001540 <HAL_TIM_PWM_MspInit+0x3c>)
 8001524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001526:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800152e:	bf00      	nop
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	40012c00 	.word	0x40012c00
 8001540:	40021000 	.word	0x40021000

08001544 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b088      	sub	sp, #32
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 030c 	add.w	r3, r7, #12
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a12      	ldr	r2, [pc, #72]	; (80015ac <HAL_TIM_MspPostInit+0x68>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d11d      	bne.n	80015a2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001566:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <HAL_TIM_MspPostInit+0x6c>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800156a:	4a11      	ldr	r2, [pc, #68]	; (80015b0 <HAL_TIM_MspPostInit+0x6c>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001572:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <HAL_TIM_MspPostInit+0x6c>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800157e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001582:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001584:	2302      	movs	r3, #2
 8001586:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001590:	2301      	movs	r3, #1
 8001592:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001594:	f107 030c 	add.w	r3, r7, #12
 8001598:	4619      	mov	r1, r3
 800159a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800159e:	f001 ff8b 	bl	80034b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80015a2:	bf00      	nop
 80015a4:	3720      	adds	r7, #32
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40012c00 	.word	0x40012c00
 80015b0:	40021000 	.word	0x40021000

080015b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b0ac      	sub	sp, #176	; 0xb0
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	2288      	movs	r2, #136	; 0x88
 80015d2:	2100      	movs	r1, #0
 80015d4:	4618      	mov	r0, r3
 80015d6:	f005 f943 	bl	8006860 <memset>
  if(huart->Instance==USART2)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a21      	ldr	r2, [pc, #132]	; (8001664 <HAL_UART_MspInit+0xb0>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d13b      	bne.n	800165c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015e4:	2302      	movs	r3, #2
 80015e6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	4618      	mov	r0, r3
 80015f2:	f002 ff87 	bl	8004504 <HAL_RCCEx_PeriphCLKConfig>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015fc:	f7ff fece 	bl	800139c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001600:	4b19      	ldr	r3, [pc, #100]	; (8001668 <HAL_UART_MspInit+0xb4>)
 8001602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001604:	4a18      	ldr	r2, [pc, #96]	; (8001668 <HAL_UART_MspInit+0xb4>)
 8001606:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800160a:	6593      	str	r3, [r2, #88]	; 0x58
 800160c:	4b16      	ldr	r3, [pc, #88]	; (8001668 <HAL_UART_MspInit+0xb4>)
 800160e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001614:	613b      	str	r3, [r7, #16]
 8001616:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001618:	4b13      	ldr	r3, [pc, #76]	; (8001668 <HAL_UART_MspInit+0xb4>)
 800161a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800161c:	4a12      	ldr	r2, [pc, #72]	; (8001668 <HAL_UART_MspInit+0xb4>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001624:	4b10      	ldr	r3, [pc, #64]	; (8001668 <HAL_UART_MspInit+0xb4>)
 8001626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001630:	230c      	movs	r3, #12
 8001632:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	2300      	movs	r3, #0
 800163e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001642:	2303      	movs	r3, #3
 8001644:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001648:	2307      	movs	r3, #7
 800164a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001652:	4619      	mov	r1, r3
 8001654:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001658:	f001 ff2e 	bl	80034b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800165c:	bf00      	nop
 800165e:	37b0      	adds	r7, #176	; 0xb0
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40004400 	.word	0x40004400
 8001668:	40021000 	.word	0x40021000

0800166c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001670:	e7fe      	b.n	8001670 <NMI_Handler+0x4>

08001672 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001672:	b480      	push	{r7}
 8001674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001676:	e7fe      	b.n	8001676 <HardFault_Handler+0x4>

08001678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800167c:	e7fe      	b.n	800167c <MemManage_Handler+0x4>

0800167e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800167e:	b480      	push	{r7}
 8001680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001682:	e7fe      	b.n	8001682 <BusFault_Handler+0x4>

08001684 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001688:	e7fe      	b.n	8001688 <UsageFault_Handler+0x4>

0800168a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800168a:	b480      	push	{r7}
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016a6:	b480      	push	{r7}
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016b8:	f000 f960 	bl	800197c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}

080016c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  return 1;
 80016c4:	2301      	movs	r3, #1
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <_kill>:

int _kill(int pid, int sig)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016da:	f005 f897 	bl	800680c <__errno>
 80016de:	4603      	mov	r3, r0
 80016e0:	2216      	movs	r2, #22
 80016e2:	601a      	str	r2, [r3, #0]
  return -1;
 80016e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <_exit>:

void _exit (int status)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016f8:	f04f 31ff 	mov.w	r1, #4294967295
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7ff ffe7 	bl	80016d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001702:	e7fe      	b.n	8001702 <_exit+0x12>

08001704 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001710:	2300      	movs	r3, #0
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	e00a      	b.n	800172c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001716:	f3af 8000 	nop.w
 800171a:	4601      	mov	r1, r0
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	1c5a      	adds	r2, r3, #1
 8001720:	60ba      	str	r2, [r7, #8]
 8001722:	b2ca      	uxtb	r2, r1
 8001724:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	3301      	adds	r3, #1
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	697a      	ldr	r2, [r7, #20]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	429a      	cmp	r2, r3
 8001732:	dbf0      	blt.n	8001716 <_read+0x12>
  }

  return len;
 8001734:	687b      	ldr	r3, [r7, #4]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b086      	sub	sp, #24
 8001742:	af00      	add	r7, sp, #0
 8001744:	60f8      	str	r0, [r7, #12]
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800174a:	2300      	movs	r3, #0
 800174c:	617b      	str	r3, [r7, #20]
 800174e:	e009      	b.n	8001764 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	1c5a      	adds	r2, r3, #1
 8001754:	60ba      	str	r2, [r7, #8]
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff fba7 	bl	8000eac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	3301      	adds	r3, #1
 8001762:	617b      	str	r3, [r7, #20]
 8001764:	697a      	ldr	r2, [r7, #20]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	429a      	cmp	r2, r3
 800176a:	dbf1      	blt.n	8001750 <_write+0x12>
  }
  return len;
 800176c:	687b      	ldr	r3, [r7, #4]
}
 800176e:	4618      	mov	r0, r3
 8001770:	3718      	adds	r7, #24
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <_close>:

int _close(int file)
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800177e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001782:	4618      	mov	r0, r3
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800178e:	b480      	push	{r7}
 8001790:	b083      	sub	sp, #12
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
 8001796:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800179e:	605a      	str	r2, [r3, #4]
  return 0;
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <_isatty>:

int _isatty(int file)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b083      	sub	sp, #12
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017b6:	2301      	movs	r3, #1
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3714      	adds	r7, #20
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
	...

080017e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017e8:	4a14      	ldr	r2, [pc, #80]	; (800183c <_sbrk+0x5c>)
 80017ea:	4b15      	ldr	r3, [pc, #84]	; (8001840 <_sbrk+0x60>)
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017f4:	4b13      	ldr	r3, [pc, #76]	; (8001844 <_sbrk+0x64>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d102      	bne.n	8001802 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017fc:	4b11      	ldr	r3, [pc, #68]	; (8001844 <_sbrk+0x64>)
 80017fe:	4a12      	ldr	r2, [pc, #72]	; (8001848 <_sbrk+0x68>)
 8001800:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001802:	4b10      	ldr	r3, [pc, #64]	; (8001844 <_sbrk+0x64>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4413      	add	r3, r2
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	429a      	cmp	r2, r3
 800180e:	d207      	bcs.n	8001820 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001810:	f004 fffc 	bl	800680c <__errno>
 8001814:	4603      	mov	r3, r0
 8001816:	220c      	movs	r2, #12
 8001818:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800181a:	f04f 33ff 	mov.w	r3, #4294967295
 800181e:	e009      	b.n	8001834 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001820:	4b08      	ldr	r3, [pc, #32]	; (8001844 <_sbrk+0x64>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001826:	4b07      	ldr	r3, [pc, #28]	; (8001844 <_sbrk+0x64>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4413      	add	r3, r2
 800182e:	4a05      	ldr	r2, [pc, #20]	; (8001844 <_sbrk+0x64>)
 8001830:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001832:	68fb      	ldr	r3, [r7, #12]
}
 8001834:	4618      	mov	r0, r3
 8001836:	3718      	adds	r7, #24
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20018000 	.word	0x20018000
 8001840:	00000400 	.word	0x00000400
 8001844:	20000340 	.word	0x20000340
 8001848:	20000358 	.word	0x20000358

0800184c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001850:	4b06      	ldr	r3, [pc, #24]	; (800186c <SystemInit+0x20>)
 8001852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001856:	4a05      	ldr	r2, [pc, #20]	; (800186c <SystemInit+0x20>)
 8001858:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800185c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001870:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001874:	f7ff ffea 	bl	800184c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001878:	480c      	ldr	r0, [pc, #48]	; (80018ac <LoopForever+0x6>)
  ldr r1, =_edata
 800187a:	490d      	ldr	r1, [pc, #52]	; (80018b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800187c:	4a0d      	ldr	r2, [pc, #52]	; (80018b4 <LoopForever+0xe>)
  movs r3, #0
 800187e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001880:	e002      	b.n	8001888 <LoopCopyDataInit>

08001882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001886:	3304      	adds	r3, #4

08001888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800188a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800188c:	d3f9      	bcc.n	8001882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800188e:	4a0a      	ldr	r2, [pc, #40]	; (80018b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001890:	4c0a      	ldr	r4, [pc, #40]	; (80018bc <LoopForever+0x16>)
  movs r3, #0
 8001892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001894:	e001      	b.n	800189a <LoopFillZerobss>

08001896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001898:	3204      	adds	r2, #4

0800189a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800189a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800189c:	d3fb      	bcc.n	8001896 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800189e:	f004 ffbb 	bl	8006818 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018a2:	f7ff fb1b 	bl	8000edc <main>

080018a6 <LoopForever>:

LoopForever:
    b LoopForever
 80018a6:	e7fe      	b.n	80018a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018b0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80018b4:	0800972c 	.word	0x0800972c
  ldr r2, =_sbss
 80018b8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80018bc:	20000358 	.word	0x20000358

080018c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018c0:	e7fe      	b.n	80018c0 <ADC1_2_IRQHandler>
	...

080018c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018ca:	2300      	movs	r3, #0
 80018cc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018ce:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <HAL_Init+0x3c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a0b      	ldr	r2, [pc, #44]	; (8001900 <HAL_Init+0x3c>)
 80018d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018da:	2003      	movs	r0, #3
 80018dc:	f001 fc7c 	bl	80031d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018e0:	2000      	movs	r0, #0
 80018e2:	f000 f80f 	bl	8001904 <HAL_InitTick>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d002      	beq.n	80018f2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	71fb      	strb	r3, [r7, #7]
 80018f0:	e001      	b.n	80018f6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018f2:	f7ff fd59 	bl	80013a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018f6:	79fb      	ldrb	r3, [r7, #7]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40022000 	.word	0x40022000

08001904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800190c:	2300      	movs	r3, #0
 800190e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001910:	4b17      	ldr	r3, [pc, #92]	; (8001970 <HAL_InitTick+0x6c>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d023      	beq.n	8001960 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001918:	4b16      	ldr	r3, [pc, #88]	; (8001974 <HAL_InitTick+0x70>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	4b14      	ldr	r3, [pc, #80]	; (8001970 <HAL_InitTick+0x6c>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	4619      	mov	r1, r3
 8001922:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001926:	fbb3 f3f1 	udiv	r3, r3, r1
 800192a:	fbb2 f3f3 	udiv	r3, r2, r3
 800192e:	4618      	mov	r0, r3
 8001930:	f001 fc79 	bl	8003226 <HAL_SYSTICK_Config>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d10f      	bne.n	800195a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b0f      	cmp	r3, #15
 800193e:	d809      	bhi.n	8001954 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001940:	2200      	movs	r2, #0
 8001942:	6879      	ldr	r1, [r7, #4]
 8001944:	f04f 30ff 	mov.w	r0, #4294967295
 8001948:	f001 fc51 	bl	80031ee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800194c:	4a0a      	ldr	r2, [pc, #40]	; (8001978 <HAL_InitTick+0x74>)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	e007      	b.n	8001964 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	73fb      	strb	r3, [r7, #15]
 8001958:	e004      	b.n	8001964 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	73fb      	strb	r3, [r7, #15]
 800195e:	e001      	b.n	8001964 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001964:	7bfb      	ldrb	r3, [r7, #15]
}
 8001966:	4618      	mov	r0, r3
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	20000008 	.word	0x20000008
 8001974:	20000000 	.word	0x20000000
 8001978:	20000004 	.word	0x20000004

0800197c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <HAL_IncTick+0x20>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <HAL_IncTick+0x24>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4413      	add	r3, r2
 800198c:	4a04      	ldr	r2, [pc, #16]	; (80019a0 <HAL_IncTick+0x24>)
 800198e:	6013      	str	r3, [r2, #0]
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	20000008 	.word	0x20000008
 80019a0:	20000344 	.word	0x20000344

080019a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return uwTick;
 80019a8:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <HAL_GetTick+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	20000344 	.word	0x20000344

080019bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019c4:	f7ff ffee 	bl	80019a4 <HAL_GetTick>
 80019c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d4:	d005      	beq.n	80019e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80019d6:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <HAL_Delay+0x44>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4413      	add	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019e2:	bf00      	nop
 80019e4:	f7ff ffde 	bl	80019a4 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d8f7      	bhi.n	80019e4 <HAL_Delay+0x28>
  {
  }
}
 80019f4:	bf00      	nop
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000008 	.word	0x20000008

08001a04 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	431a      	orrs	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
 8001a32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	609a      	str	r2, [r3, #8]
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b087      	sub	sp, #28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
 8001a78:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	3360      	adds	r3, #96	; 0x60
 8001a7e:	461a      	mov	r2, r3
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b08      	ldr	r3, [pc, #32]	; (8001ab0 <LL_ADC_SetOffset+0x44>)
 8001a8e:	4013      	ands	r3, r2
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	430a      	orrs	r2, r1
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001aa4:	bf00      	nop
 8001aa6:	371c      	adds	r7, #28
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr
 8001ab0:	03fff000 	.word	0x03fff000

08001ab4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3360      	adds	r3, #96	; 0x60
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	4413      	add	r3, r2
 8001aca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b087      	sub	sp, #28
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	3360      	adds	r3, #96	; 0x60
 8001af0:	461a      	mov	r2, r3
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	4413      	add	r3, r2
 8001af8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	431a      	orrs	r2, r3
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001b0a:	bf00      	nop
 8001b0c:	371c      	adds	r7, #28
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b083      	sub	sp, #12
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e000      	b.n	8001b30 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b087      	sub	sp, #28
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	3330      	adds	r3, #48	; 0x30
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	0a1b      	lsrs	r3, r3, #8
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	f003 030c 	and.w	r3, r3, #12
 8001b58:	4413      	add	r3, r2
 8001b5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	f003 031f 	and.w	r3, r3, #31
 8001b66:	211f      	movs	r1, #31
 8001b68:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	401a      	ands	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	0e9b      	lsrs	r3, r3, #26
 8001b74:	f003 011f 	and.w	r1, r3, #31
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	f003 031f 	and.w	r3, r3, #31
 8001b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b82:	431a      	orrs	r2, r3
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b88:	bf00      	nop
 8001b8a:	371c      	adds	r7, #28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b087      	sub	sp, #28
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	3314      	adds	r3, #20
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	0e5b      	lsrs	r3, r3, #25
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	4413      	add	r3, r2
 8001bb2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	0d1b      	lsrs	r3, r3, #20
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	2107      	movs	r1, #7
 8001bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	401a      	ands	r2, r3
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	0d1b      	lsrs	r3, r3, #20
 8001bce:	f003 031f 	and.w	r3, r3, #31
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001bde:	bf00      	nop
 8001be0:	371c      	adds	r7, #28
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c04:	43db      	mvns	r3, r3
 8001c06:	401a      	ands	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f003 0318 	and.w	r3, r3, #24
 8001c0e:	4908      	ldr	r1, [pc, #32]	; (8001c30 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001c10:	40d9      	lsrs	r1, r3
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	400b      	ands	r3, r1
 8001c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001c22:	bf00      	nop
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	0007ffff 	.word	0x0007ffff

08001c34 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 031f 	and.w	r3, r3, #31
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001c7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6093      	str	r3, [r2, #8]
}
 8001c84:	bf00      	nop
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ca0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ca4:	d101      	bne.n	8001caa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e000      	b.n	8001cac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001cc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ccc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001cf4:	d101      	bne.n	8001cfa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d18:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d1c:	f043 0201 	orr.w	r2, r3, #1
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d44:	f043 0202 	orr.w	r2, r3, #2
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f003 0301 	and.w	r3, r3, #1
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d101      	bne.n	8001d70 <LL_ADC_IsEnabled+0x18>
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e000      	b.n	8001d72 <LL_ADC_IsEnabled+0x1a>
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b083      	sub	sp, #12
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d101      	bne.n	8001d96 <LL_ADC_IsDisableOngoing+0x18>
 8001d92:	2301      	movs	r3, #1
 8001d94:	e000      	b.n	8001d98 <LL_ADC_IsDisableOngoing+0x1a>
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001db4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001db8:	f043 0204 	orr.w	r2, r3, #4
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b04      	cmp	r3, #4
 8001dde:	d101      	bne.n	8001de4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001de0:	2301      	movs	r3, #1
 8001de2:	e000      	b.n	8001de6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b083      	sub	sp, #12
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	2b08      	cmp	r3, #8
 8001e04:	d101      	bne.n	8001e0a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e06:	2301      	movs	r3, #1
 8001e08:	e000      	b.n	8001e0c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e18:	b590      	push	{r4, r7, lr}
 8001e1a:	b089      	sub	sp, #36	; 0x24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e20:	2300      	movs	r3, #0
 8001e22:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e136      	b.n	80020a0 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d109      	bne.n	8001e54 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f7ff fad5 	bl	80013f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff ff19 	bl	8001c90 <LL_ADC_IsDeepPowerDownEnabled>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d004      	beq.n	8001e6e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff feff 	bl	8001c6c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff ff34 	bl	8001ce0 <LL_ADC_IsInternalRegulatorEnabled>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d115      	bne.n	8001eaa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff ff18 	bl	8001cb8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e88:	4b87      	ldr	r3, [pc, #540]	; (80020a8 <HAL_ADC_Init+0x290>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	099b      	lsrs	r3, r3, #6
 8001e8e:	4a87      	ldr	r2, [pc, #540]	; (80020ac <HAL_ADC_Init+0x294>)
 8001e90:	fba2 2303 	umull	r2, r3, r2, r3
 8001e94:	099b      	lsrs	r3, r3, #6
 8001e96:	3301      	adds	r3, #1
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e9c:	e002      	b.n	8001ea4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f9      	bne.n	8001e9e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff ff16 	bl	8001ce0 <LL_ADC_IsInternalRegulatorEnabled>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10d      	bne.n	8001ed6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ebe:	f043 0210 	orr.w	r2, r3, #16
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eca:	f043 0201 	orr.w	r2, r3, #1
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff ff76 	bl	8001dcc <LL_ADC_REG_IsConversionOngoing>
 8001ee0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee6:	f003 0310 	and.w	r3, r3, #16
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f040 80cf 	bne.w	800208e <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f040 80cb 	bne.w	800208e <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001efc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001f00:	f043 0202 	orr.w	r2, r3, #2
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff ff23 	bl	8001d58 <LL_ADC_IsEnabled>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d115      	bne.n	8001f44 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f18:	4865      	ldr	r0, [pc, #404]	; (80020b0 <HAL_ADC_Init+0x298>)
 8001f1a:	f7ff ff1d 	bl	8001d58 <LL_ADC_IsEnabled>
 8001f1e:	4604      	mov	r4, r0
 8001f20:	4864      	ldr	r0, [pc, #400]	; (80020b4 <HAL_ADC_Init+0x29c>)
 8001f22:	f7ff ff19 	bl	8001d58 <LL_ADC_IsEnabled>
 8001f26:	4603      	mov	r3, r0
 8001f28:	431c      	orrs	r4, r3
 8001f2a:	4863      	ldr	r0, [pc, #396]	; (80020b8 <HAL_ADC_Init+0x2a0>)
 8001f2c:	f7ff ff14 	bl	8001d58 <LL_ADC_IsEnabled>
 8001f30:	4603      	mov	r3, r0
 8001f32:	4323      	orrs	r3, r4
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d105      	bne.n	8001f44 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	485f      	ldr	r0, [pc, #380]	; (80020bc <HAL_ADC_Init+0x2a4>)
 8001f40:	f7ff fd60 	bl	8001a04 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	7e5b      	ldrb	r3, [r3, #25]
 8001f48:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f4e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001f54:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001f5a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f62:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f64:	4313      	orrs	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d106      	bne.n	8001f80 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f76:	3b01      	subs	r3, #1
 8001f78:	045b      	lsls	r3, r3, #17
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d009      	beq.n	8001f9c <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f94:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68da      	ldr	r2, [r3, #12]
 8001fa2:	4b47      	ldr	r3, [pc, #284]	; (80020c0 <HAL_ADC_Init+0x2a8>)
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	6812      	ldr	r2, [r2, #0]
 8001faa:	69b9      	ldr	r1, [r7, #24]
 8001fac:	430b      	orrs	r3, r1
 8001fae:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff ff09 	bl	8001dcc <LL_ADC_REG_IsConversionOngoing>
 8001fba:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff ff16 	bl	8001df2 <LL_ADC_INJ_IsConversionOngoing>
 8001fc6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d13d      	bne.n	800204a <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d13a      	bne.n	800204a <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001fd8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001fe0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ff0:	f023 0302 	bic.w	r3, r3, #2
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	69b9      	ldr	r1, [r7, #24]
 8001ffa:	430b      	orrs	r3, r1
 8001ffc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002004:	2b01      	cmp	r3, #1
 8002006:	d118      	bne.n	800203a <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002012:	f023 0304 	bic.w	r3, r3, #4
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800201e:	4311      	orrs	r1, r2
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002024:	4311      	orrs	r1, r2
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800202a:	430a      	orrs	r2, r1
 800202c:	431a      	orrs	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f042 0201 	orr.w	r2, r2, #1
 8002036:	611a      	str	r2, [r3, #16]
 8002038:	e007      	b.n	800204a <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	691a      	ldr	r2, [r3, #16]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 0201 	bic.w	r2, r2, #1
 8002048:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	2b01      	cmp	r3, #1
 8002050:	d10c      	bne.n	800206c <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002058:	f023 010f 	bic.w	r1, r3, #15
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	1e5a      	subs	r2, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	430a      	orrs	r2, r1
 8002068:	631a      	str	r2, [r3, #48]	; 0x30
 800206a:	e007      	b.n	800207c <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f022 020f 	bic.w	r2, r2, #15
 800207a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002080:	f023 0303 	bic.w	r3, r3, #3
 8002084:	f043 0201 	orr.w	r2, r3, #1
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	655a      	str	r2, [r3, #84]	; 0x54
 800208c:	e007      	b.n	800209e <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002092:	f043 0210 	orr.w	r2, r3, #16
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800209e:	7ffb      	ldrb	r3, [r7, #31]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3724      	adds	r7, #36	; 0x24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd90      	pop	{r4, r7, pc}
 80020a8:	20000000 	.word	0x20000000
 80020ac:	053e2d63 	.word	0x053e2d63
 80020b0:	50040000 	.word	0x50040000
 80020b4:	50040100 	.word	0x50040100
 80020b8:	50040200 	.word	0x50040200
 80020bc:	50040300 	.word	0x50040300
 80020c0:	fff0c007 	.word	0xfff0c007

080020c4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020cc:	4857      	ldr	r0, [pc, #348]	; (800222c <HAL_ADC_Start+0x168>)
 80020ce:	f7ff fdb1 	bl	8001c34 <LL_ADC_GetMultimode>
 80020d2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff fe77 	bl	8001dcc <LL_ADC_REG_IsConversionOngoing>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	f040 809c 	bne.w	800221e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d101      	bne.n	80020f4 <HAL_ADC_Start+0x30>
 80020f0:	2302      	movs	r3, #2
 80020f2:	e097      	b.n	8002224 <HAL_ADC_Start+0x160>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f000 fd71 	bl	8002be4 <ADC_Enable>
 8002102:	4603      	mov	r3, r0
 8002104:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002106:	7dfb      	ldrb	r3, [r7, #23]
 8002108:	2b00      	cmp	r3, #0
 800210a:	f040 8083 	bne.w	8002214 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002112:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002116:	f023 0301 	bic.w	r3, r3, #1
 800211a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a42      	ldr	r2, [pc, #264]	; (8002230 <HAL_ADC_Start+0x16c>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d002      	beq.n	8002132 <HAL_ADC_Start+0x6e>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	e000      	b.n	8002134 <HAL_ADC_Start+0x70>
 8002132:	4b40      	ldr	r3, [pc, #256]	; (8002234 <HAL_ADC_Start+0x170>)
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6812      	ldr	r2, [r2, #0]
 8002138:	4293      	cmp	r3, r2
 800213a:	d002      	beq.n	8002142 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d105      	bne.n	800214e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002146:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002152:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800215a:	d106      	bne.n	800216a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002160:	f023 0206 	bic.w	r2, r3, #6
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	659a      	str	r2, [r3, #88]	; 0x58
 8002168:	e002      	b.n	8002170 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	221c      	movs	r2, #28
 8002176:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a2a      	ldr	r2, [pc, #168]	; (8002230 <HAL_ADC_Start+0x16c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d002      	beq.n	8002190 <HAL_ADC_Start+0xcc>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	e000      	b.n	8002192 <HAL_ADC_Start+0xce>
 8002190:	4b28      	ldr	r3, [pc, #160]	; (8002234 <HAL_ADC_Start+0x170>)
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6812      	ldr	r2, [r2, #0]
 8002196:	4293      	cmp	r3, r2
 8002198:	d008      	beq.n	80021ac <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d005      	beq.n	80021ac <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	2b05      	cmp	r3, #5
 80021a4:	d002      	beq.n	80021ac <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	2b09      	cmp	r3, #9
 80021aa:	d114      	bne.n	80021d6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d007      	beq.n	80021ca <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff fde8 	bl	8001da4 <LL_ADC_REG_StartConversion>
 80021d4:	e025      	b.n	8002222 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a12      	ldr	r2, [pc, #72]	; (8002230 <HAL_ADC_Start+0x16c>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d002      	beq.n	80021f2 <HAL_ADC_Start+0x12e>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	e000      	b.n	80021f4 <HAL_ADC_Start+0x130>
 80021f2:	4b10      	ldr	r3, [pc, #64]	; (8002234 <HAL_ADC_Start+0x170>)
 80021f4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00f      	beq.n	8002222 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002206:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800220a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	655a      	str	r2, [r3, #84]	; 0x54
 8002212:	e006      	b.n	8002222 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800221c:	e001      	b.n	8002222 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800221e:	2302      	movs	r3, #2
 8002220:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002222:	7dfb      	ldrb	r3, [r7, #23]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	50040300 	.word	0x50040300
 8002230:	50040100 	.word	0x50040100
 8002234:	50040000 	.word	0x50040000

08002238 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b088      	sub	sp, #32
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002242:	4866      	ldr	r0, [pc, #408]	; (80023dc <HAL_ADC_PollForConversion+0x1a4>)
 8002244:	f7ff fcf6 	bl	8001c34 <LL_ADC_GetMultimode>
 8002248:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	2b08      	cmp	r3, #8
 8002250:	d102      	bne.n	8002258 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002252:	2308      	movs	r3, #8
 8002254:	61fb      	str	r3, [r7, #28]
 8002256:	e02a      	b.n	80022ae <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d005      	beq.n	800226a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	2b05      	cmp	r3, #5
 8002262:	d002      	beq.n	800226a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	2b09      	cmp	r3, #9
 8002268:	d111      	bne.n	800228e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b00      	cmp	r3, #0
 8002276:	d007      	beq.n	8002288 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800227c:	f043 0220 	orr.w	r2, r3, #32
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e0a4      	b.n	80023d2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002288:	2304      	movs	r3, #4
 800228a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800228c:	e00f      	b.n	80022ae <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800228e:	4853      	ldr	r0, [pc, #332]	; (80023dc <HAL_ADC_PollForConversion+0x1a4>)
 8002290:	f7ff fcde 	bl	8001c50 <LL_ADC_GetMultiDMATransfer>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d007      	beq.n	80022aa <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800229e:	f043 0220 	orr.w	r2, r3, #32
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e093      	b.n	80023d2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80022aa:	2304      	movs	r3, #4
 80022ac:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80022ae:	f7ff fb79 	bl	80019a4 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80022b4:	e021      	b.n	80022fa <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022bc:	d01d      	beq.n	80022fa <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80022be:	f7ff fb71 	bl	80019a4 <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d302      	bcc.n	80022d4 <HAL_ADC_PollForConversion+0x9c>
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d112      	bne.n	80022fa <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	4013      	ands	r3, r2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10b      	bne.n	80022fa <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022e6:	f043 0204 	orr.w	r2, r3, #4
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e06b      	b.n	80023d2 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	4013      	ands	r3, r2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d0d6      	beq.n	80022b6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800230c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fbfc 	bl	8001b16 <LL_ADC_REG_IsTriggerSourceSWStart>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d01c      	beq.n	800235e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	7e5b      	ldrb	r3, [r3, #25]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d118      	bne.n	800235e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0308 	and.w	r3, r3, #8
 8002336:	2b08      	cmp	r3, #8
 8002338:	d111      	bne.n	800235e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800233e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800234a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d105      	bne.n	800235e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002356:	f043 0201 	orr.w	r2, r3, #1
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a1f      	ldr	r2, [pc, #124]	; (80023e0 <HAL_ADC_PollForConversion+0x1a8>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d002      	beq.n	800236e <HAL_ADC_PollForConversion+0x136>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	e000      	b.n	8002370 <HAL_ADC_PollForConversion+0x138>
 800236e:	4b1d      	ldr	r3, [pc, #116]	; (80023e4 <HAL_ADC_PollForConversion+0x1ac>)
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	6812      	ldr	r2, [r2, #0]
 8002374:	4293      	cmp	r3, r2
 8002376:	d008      	beq.n	800238a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d005      	beq.n	800238a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	2b05      	cmp	r3, #5
 8002382:	d002      	beq.n	800238a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	2b09      	cmp	r3, #9
 8002388:	d104      	bne.n	8002394 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	61bb      	str	r3, [r7, #24]
 8002392:	e00c      	b.n	80023ae <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a11      	ldr	r2, [pc, #68]	; (80023e0 <HAL_ADC_PollForConversion+0x1a8>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d002      	beq.n	80023a4 <HAL_ADC_PollForConversion+0x16c>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	e000      	b.n	80023a6 <HAL_ADC_PollForConversion+0x16e>
 80023a4:	4b0f      	ldr	r3, [pc, #60]	; (80023e4 <HAL_ADC_PollForConversion+0x1ac>)
 80023a6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d104      	bne.n	80023be <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2208      	movs	r2, #8
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	e008      	b.n	80023d0 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d103      	bne.n	80023d0 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	220c      	movs	r2, #12
 80023ce:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3720      	adds	r7, #32
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	50040300 	.word	0x50040300
 80023e0:	50040100 	.word	0x50040100
 80023e4:	50040000 	.word	0x50040000

080023e8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
	...

08002404 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b0b6      	sub	sp, #216	; 0xd8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800240e:	2300      	movs	r3, #0
 8002410:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002414:	2300      	movs	r3, #0
 8002416:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800241e:	2b01      	cmp	r3, #1
 8002420:	d101      	bne.n	8002426 <HAL_ADC_ConfigChannel+0x22>
 8002422:	2302      	movs	r3, #2
 8002424:	e3c7      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x7b2>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2201      	movs	r2, #1
 800242a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff fcca 	bl	8001dcc <LL_ADC_REG_IsConversionOngoing>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	f040 83a8 	bne.w	8002b90 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b05      	cmp	r3, #5
 8002446:	d824      	bhi.n	8002492 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	3b02      	subs	r3, #2
 800244e:	2b03      	cmp	r3, #3
 8002450:	d81b      	bhi.n	800248a <HAL_ADC_ConfigChannel+0x86>
 8002452:	a201      	add	r2, pc, #4	; (adr r2, 8002458 <HAL_ADC_ConfigChannel+0x54>)
 8002454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002458:	08002469 	.word	0x08002469
 800245c:	08002471 	.word	0x08002471
 8002460:	08002479 	.word	0x08002479
 8002464:	08002481 	.word	0x08002481
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	220c      	movs	r2, #12
 800246c:	605a      	str	r2, [r3, #4]
          break;
 800246e:	e011      	b.n	8002494 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	2212      	movs	r2, #18
 8002474:	605a      	str	r2, [r3, #4]
          break;
 8002476:	e00d      	b.n	8002494 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	2218      	movs	r2, #24
 800247c:	605a      	str	r2, [r3, #4]
          break;
 800247e:	e009      	b.n	8002494 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002486:	605a      	str	r2, [r3, #4]
          break;
 8002488:	e004      	b.n	8002494 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	2206      	movs	r2, #6
 800248e:	605a      	str	r2, [r3, #4]
          break;
 8002490:	e000      	b.n	8002494 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002492:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6818      	ldr	r0, [r3, #0]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	6859      	ldr	r1, [r3, #4]
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	461a      	mov	r2, r3
 80024a2:	f7ff fb4b 	bl	8001b3c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fc8e 	bl	8001dcc <LL_ADC_REG_IsConversionOngoing>
 80024b0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fc9a 	bl	8001df2 <LL_ADC_INJ_IsConversionOngoing>
 80024be:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f040 81a6 	bne.w	8002818 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f040 81a1 	bne.w	8002818 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6818      	ldr	r0, [r3, #0]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	6819      	ldr	r1, [r3, #0]
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	461a      	mov	r2, r3
 80024e4:	f7ff fb56 	bl	8001b94 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	695a      	ldr	r2, [r3, #20]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	08db      	lsrs	r3, r3, #3
 80024f4:	f003 0303 	and.w	r3, r3, #3
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	fa02 f303 	lsl.w	r3, r2, r3
 80024fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	2b04      	cmp	r3, #4
 8002508:	d00a      	beq.n	8002520 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6818      	ldr	r0, [r3, #0]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	6919      	ldr	r1, [r3, #16]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800251a:	f7ff faa7 	bl	8001a6c <LL_ADC_SetOffset>
 800251e:	e17b      	b.n	8002818 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2100      	movs	r1, #0
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fac4 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 800252c:	4603      	mov	r3, r0
 800252e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10a      	bne.n	800254c <HAL_ADC_ConfigChannel+0x148>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2100      	movs	r1, #0
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff fab9 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 8002542:	4603      	mov	r3, r0
 8002544:	0e9b      	lsrs	r3, r3, #26
 8002546:	f003 021f 	and.w	r2, r3, #31
 800254a:	e01e      	b.n	800258a <HAL_ADC_ConfigChannel+0x186>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2100      	movs	r1, #0
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff faae 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 8002558:	4603      	mov	r3, r0
 800255a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002562:	fa93 f3a3 	rbit	r3, r3
 8002566:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800256a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800256e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002572:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800257a:	2320      	movs	r3, #32
 800257c:	e004      	b.n	8002588 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800257e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002582:	fab3 f383 	clz	r3, r3
 8002586:	b2db      	uxtb	r3, r3
 8002588:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002592:	2b00      	cmp	r3, #0
 8002594:	d105      	bne.n	80025a2 <HAL_ADC_ConfigChannel+0x19e>
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	0e9b      	lsrs	r3, r3, #26
 800259c:	f003 031f 	and.w	r3, r3, #31
 80025a0:	e018      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x1d0>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80025ae:	fa93 f3a3 	rbit	r3, r3
 80025b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80025b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80025be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80025c6:	2320      	movs	r3, #32
 80025c8:	e004      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80025ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80025ce:	fab3 f383 	clz	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d106      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2200      	movs	r2, #0
 80025de:	2100      	movs	r1, #0
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff fa7d 	bl	8001ae0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2101      	movs	r1, #1
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff fa61 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 80025f2:	4603      	mov	r3, r0
 80025f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10a      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x20e>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2101      	movs	r1, #1
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff fa56 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 8002608:	4603      	mov	r3, r0
 800260a:	0e9b      	lsrs	r3, r3, #26
 800260c:	f003 021f 	and.w	r2, r3, #31
 8002610:	e01e      	b.n	8002650 <HAL_ADC_ConfigChannel+0x24c>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2101      	movs	r1, #1
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff fa4b 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 800261e:	4603      	mov	r3, r0
 8002620:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002624:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002628:	fa93 f3a3 	rbit	r3, r3
 800262c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002630:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002634:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002638:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002640:	2320      	movs	r3, #32
 8002642:	e004      	b.n	800264e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002644:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002648:	fab3 f383 	clz	r3, r3
 800264c:	b2db      	uxtb	r3, r3
 800264e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002658:	2b00      	cmp	r3, #0
 800265a:	d105      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x264>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	0e9b      	lsrs	r3, r3, #26
 8002662:	f003 031f 	and.w	r3, r3, #31
 8002666:	e018      	b.n	800269a <HAL_ADC_ConfigChannel+0x296>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002670:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002674:	fa93 f3a3 	rbit	r3, r3
 8002678:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800267c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002680:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002684:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002688:	2b00      	cmp	r3, #0
 800268a:	d101      	bne.n	8002690 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 800268c:	2320      	movs	r3, #32
 800268e:	e004      	b.n	800269a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002690:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002694:	fab3 f383 	clz	r3, r3
 8002698:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800269a:	429a      	cmp	r2, r3
 800269c:	d106      	bne.n	80026ac <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2200      	movs	r2, #0
 80026a4:	2101      	movs	r1, #1
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff fa1a 	bl	8001ae0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2102      	movs	r1, #2
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff f9fe 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 80026b8:	4603      	mov	r3, r0
 80026ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10a      	bne.n	80026d8 <HAL_ADC_ConfigChannel+0x2d4>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2102      	movs	r1, #2
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff f9f3 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 80026ce:	4603      	mov	r3, r0
 80026d0:	0e9b      	lsrs	r3, r3, #26
 80026d2:	f003 021f 	and.w	r2, r3, #31
 80026d6:	e01e      	b.n	8002716 <HAL_ADC_ConfigChannel+0x312>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2102      	movs	r1, #2
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff f9e8 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 80026e4:	4603      	mov	r3, r0
 80026e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80026ee:	fa93 f3a3 	rbit	r3, r3
 80026f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80026f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80026fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80026fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002706:	2320      	movs	r3, #32
 8002708:	e004      	b.n	8002714 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800270a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800270e:	fab3 f383 	clz	r3, r3
 8002712:	b2db      	uxtb	r3, r3
 8002714:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800271e:	2b00      	cmp	r3, #0
 8002720:	d105      	bne.n	800272e <HAL_ADC_ConfigChannel+0x32a>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	0e9b      	lsrs	r3, r3, #26
 8002728:	f003 031f 	and.w	r3, r3, #31
 800272c:	e016      	b.n	800275c <HAL_ADC_ConfigChannel+0x358>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002736:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800273a:	fa93 f3a3 	rbit	r3, r3
 800273e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002740:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002742:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002746:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800274e:	2320      	movs	r3, #32
 8002750:	e004      	b.n	800275c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002752:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002756:	fab3 f383 	clz	r3, r3
 800275a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800275c:	429a      	cmp	r2, r3
 800275e:	d106      	bne.n	800276e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2200      	movs	r2, #0
 8002766:	2102      	movs	r1, #2
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff f9b9 	bl	8001ae0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2103      	movs	r1, #3
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff f99d 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 800277a:	4603      	mov	r3, r0
 800277c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10a      	bne.n	800279a <HAL_ADC_ConfigChannel+0x396>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2103      	movs	r1, #3
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff f992 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 8002790:	4603      	mov	r3, r0
 8002792:	0e9b      	lsrs	r3, r3, #26
 8002794:	f003 021f 	and.w	r2, r3, #31
 8002798:	e017      	b.n	80027ca <HAL_ADC_ConfigChannel+0x3c6>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2103      	movs	r1, #3
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff f987 	bl	8001ab4 <LL_ADC_GetOffsetChannel>
 80027a6:	4603      	mov	r3, r0
 80027a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027ac:	fa93 f3a3 	rbit	r3, r3
 80027b0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80027b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027b4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80027b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d101      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80027bc:	2320      	movs	r3, #32
 80027be:	e003      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80027c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027c2:	fab3 f383 	clz	r3, r3
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d105      	bne.n	80027e2 <HAL_ADC_ConfigChannel+0x3de>
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	0e9b      	lsrs	r3, r3, #26
 80027dc:	f003 031f 	and.w	r3, r3, #31
 80027e0:	e011      	b.n	8002806 <HAL_ADC_ConfigChannel+0x402>
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80027ea:	fa93 f3a3 	rbit	r3, r3
 80027ee:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80027f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027f2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80027f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80027fa:	2320      	movs	r3, #32
 80027fc:	e003      	b.n	8002806 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80027fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002800:	fab3 f383 	clz	r3, r3
 8002804:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002806:	429a      	cmp	r2, r3
 8002808:	d106      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2200      	movs	r2, #0
 8002810:	2103      	movs	r1, #3
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff f964 	bl	8001ae0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff fa9b 	bl	8001d58 <LL_ADC_IsEnabled>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	f040 813f 	bne.w	8002aa8 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6818      	ldr	r0, [r3, #0]
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	6819      	ldr	r1, [r3, #0]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	461a      	mov	r2, r3
 8002838:	f7ff f9d8 	bl	8001bec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	4a8e      	ldr	r2, [pc, #568]	; (8002a7c <HAL_ADC_ConfigChannel+0x678>)
 8002842:	4293      	cmp	r3, r2
 8002844:	f040 8130 	bne.w	8002aa8 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10b      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x46c>
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	0e9b      	lsrs	r3, r3, #26
 800285e:	3301      	adds	r3, #1
 8002860:	f003 031f 	and.w	r3, r3, #31
 8002864:	2b09      	cmp	r3, #9
 8002866:	bf94      	ite	ls
 8002868:	2301      	movls	r3, #1
 800286a:	2300      	movhi	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	e019      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x4a0>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002876:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002878:	fa93 f3a3 	rbit	r3, r3
 800287c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800287e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002880:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002882:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002888:	2320      	movs	r3, #32
 800288a:	e003      	b.n	8002894 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800288c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800288e:	fab3 f383 	clz	r3, r3
 8002892:	b2db      	uxtb	r3, r3
 8002894:	3301      	adds	r3, #1
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	2b09      	cmp	r3, #9
 800289c:	bf94      	ite	ls
 800289e:	2301      	movls	r3, #1
 80028a0:	2300      	movhi	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d079      	beq.n	800299c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d107      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x4c0>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	0e9b      	lsrs	r3, r3, #26
 80028ba:	3301      	adds	r3, #1
 80028bc:	069b      	lsls	r3, r3, #26
 80028be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028c2:	e015      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x4ec>
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028cc:	fa93 f3a3 	rbit	r3, r3
 80028d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80028d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028d4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80028d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80028dc:	2320      	movs	r3, #32
 80028de:	e003      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80028e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028e2:	fab3 f383 	clz	r3, r3
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	3301      	adds	r3, #1
 80028ea:	069b      	lsls	r3, r3, #26
 80028ec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d109      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x50c>
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	0e9b      	lsrs	r3, r3, #26
 8002902:	3301      	adds	r3, #1
 8002904:	f003 031f 	and.w	r3, r3, #31
 8002908:	2101      	movs	r1, #1
 800290a:	fa01 f303 	lsl.w	r3, r1, r3
 800290e:	e017      	b.n	8002940 <HAL_ADC_ConfigChannel+0x53c>
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002916:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002918:	fa93 f3a3 	rbit	r3, r3
 800291c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800291e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002920:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002928:	2320      	movs	r3, #32
 800292a:	e003      	b.n	8002934 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 800292c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800292e:	fab3 f383 	clz	r3, r3
 8002932:	b2db      	uxtb	r3, r3
 8002934:	3301      	adds	r3, #1
 8002936:	f003 031f 	and.w	r3, r3, #31
 800293a:	2101      	movs	r1, #1
 800293c:	fa01 f303 	lsl.w	r3, r1, r3
 8002940:	ea42 0103 	orr.w	r1, r2, r3
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10a      	bne.n	8002966 <HAL_ADC_ConfigChannel+0x562>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	0e9b      	lsrs	r3, r3, #26
 8002956:	3301      	adds	r3, #1
 8002958:	f003 021f 	and.w	r2, r3, #31
 800295c:	4613      	mov	r3, r2
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	4413      	add	r3, r2
 8002962:	051b      	lsls	r3, r3, #20
 8002964:	e018      	b.n	8002998 <HAL_ADC_ConfigChannel+0x594>
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800296e:	fa93 f3a3 	rbit	r3, r3
 8002972:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002976:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800297a:	2b00      	cmp	r3, #0
 800297c:	d101      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800297e:	2320      	movs	r3, #32
 8002980:	e003      	b.n	800298a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002982:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002984:	fab3 f383 	clz	r3, r3
 8002988:	b2db      	uxtb	r3, r3
 800298a:	3301      	adds	r3, #1
 800298c:	f003 021f 	and.w	r2, r3, #31
 8002990:	4613      	mov	r3, r2
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	4413      	add	r3, r2
 8002996:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002998:	430b      	orrs	r3, r1
 800299a:	e080      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d107      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0x5b4>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	0e9b      	lsrs	r3, r3, #26
 80029ae:	3301      	adds	r3, #1
 80029b0:	069b      	lsls	r3, r3, #26
 80029b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80029b6:	e015      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x5e0>
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c0:	fa93 f3a3 	rbit	r3, r3
 80029c4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80029c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029c8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80029ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d101      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80029d0:	2320      	movs	r3, #32
 80029d2:	e003      	b.n	80029dc <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80029d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029d6:	fab3 f383 	clz	r3, r3
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	3301      	adds	r3, #1
 80029de:	069b      	lsls	r3, r3, #26
 80029e0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d109      	bne.n	8002a04 <HAL_ADC_ConfigChannel+0x600>
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	0e9b      	lsrs	r3, r3, #26
 80029f6:	3301      	adds	r3, #1
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	2101      	movs	r1, #1
 80029fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002a02:	e017      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x630>
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	fa93 f3a3 	rbit	r3, r3
 8002a10:	61fb      	str	r3, [r7, #28]
  return result;
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002a1c:	2320      	movs	r3, #32
 8002a1e:	e003      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a22:	fab3 f383 	clz	r3, r3
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	3301      	adds	r3, #1
 8002a2a:	f003 031f 	and.w	r3, r3, #31
 8002a2e:	2101      	movs	r1, #1
 8002a30:	fa01 f303 	lsl.w	r3, r1, r3
 8002a34:	ea42 0103 	orr.w	r1, r2, r3
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10d      	bne.n	8002a60 <HAL_ADC_ConfigChannel+0x65c>
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	0e9b      	lsrs	r3, r3, #26
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	f003 021f 	and.w	r2, r3, #31
 8002a50:	4613      	mov	r3, r2
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	4413      	add	r3, r2
 8002a56:	3b1e      	subs	r3, #30
 8002a58:	051b      	lsls	r3, r3, #20
 8002a5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a5e:	e01d      	b.n	8002a9c <HAL_ADC_ConfigChannel+0x698>
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	fa93 f3a3 	rbit	r3, r3
 8002a6c:	613b      	str	r3, [r7, #16]
  return result;
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a72:	69bb      	ldr	r3, [r7, #24]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d103      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002a78:	2320      	movs	r3, #32
 8002a7a:	e005      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x684>
 8002a7c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	fab3 f383 	clz	r3, r3
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	3301      	adds	r3, #1
 8002a8a:	f003 021f 	and.w	r2, r3, #31
 8002a8e:	4613      	mov	r3, r2
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	4413      	add	r3, r2
 8002a94:	3b1e      	subs	r3, #30
 8002a96:	051b      	lsls	r3, r3, #20
 8002a98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	6892      	ldr	r2, [r2, #8]
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	f7ff f876 	bl	8001b94 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4b44      	ldr	r3, [pc, #272]	; (8002bc0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002aae:	4013      	ands	r3, r2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d07a      	beq.n	8002baa <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ab4:	4843      	ldr	r0, [pc, #268]	; (8002bc4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ab6:	f7fe ffcb 	bl	8001a50 <LL_ADC_GetCommonPathInternalCh>
 8002aba:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a41      	ldr	r2, [pc, #260]	; (8002bc8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d12c      	bne.n	8002b22 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ac8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002acc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d126      	bne.n	8002b22 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a3c      	ldr	r2, [pc, #240]	; (8002bcc <HAL_ADC_ConfigChannel+0x7c8>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d004      	beq.n	8002ae8 <HAL_ADC_ConfigChannel+0x6e4>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a3b      	ldr	r2, [pc, #236]	; (8002bd0 <HAL_ADC_ConfigChannel+0x7cc>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d15d      	bne.n	8002ba4 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ae8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002aec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002af0:	4619      	mov	r1, r3
 8002af2:	4834      	ldr	r0, [pc, #208]	; (8002bc4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002af4:	f7fe ff99 	bl	8001a2a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002af8:	4b36      	ldr	r3, [pc, #216]	; (8002bd4 <HAL_ADC_ConfigChannel+0x7d0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	099b      	lsrs	r3, r3, #6
 8002afe:	4a36      	ldr	r2, [pc, #216]	; (8002bd8 <HAL_ADC_ConfigChannel+0x7d4>)
 8002b00:	fba2 2303 	umull	r2, r3, r2, r3
 8002b04:	099b      	lsrs	r3, r3, #6
 8002b06:	1c5a      	adds	r2, r3, #1
 8002b08:	4613      	mov	r3, r2
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	4413      	add	r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002b12:	e002      	b.n	8002b1a <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	3b01      	subs	r3, #1
 8002b18:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d1f9      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b20:	e040      	b.n	8002ba4 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a2d      	ldr	r2, [pc, #180]	; (8002bdc <HAL_ADC_ConfigChannel+0x7d8>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d118      	bne.n	8002b5e <HAL_ADC_ConfigChannel+0x75a>
 8002b2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d112      	bne.n	8002b5e <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a23      	ldr	r2, [pc, #140]	; (8002bcc <HAL_ADC_ConfigChannel+0x7c8>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d004      	beq.n	8002b4c <HAL_ADC_ConfigChannel+0x748>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a22      	ldr	r2, [pc, #136]	; (8002bd0 <HAL_ADC_ConfigChannel+0x7cc>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d12d      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b50:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b54:	4619      	mov	r1, r3
 8002b56:	481b      	ldr	r0, [pc, #108]	; (8002bc4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b58:	f7fe ff67 	bl	8001a2a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b5c:	e024      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a1f      	ldr	r2, [pc, #124]	; (8002be0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d120      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d11a      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a14      	ldr	r2, [pc, #80]	; (8002bcc <HAL_ADC_ConfigChannel+0x7c8>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d115      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b82:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b86:	4619      	mov	r1, r3
 8002b88:	480e      	ldr	r0, [pc, #56]	; (8002bc4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b8a:	f7fe ff4e 	bl	8001a2a <LL_ADC_SetCommonPathInternalCh>
 8002b8e:	e00c      	b.n	8002baa <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b94:	f043 0220 	orr.w	r2, r3, #32
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002ba2:	e002      	b.n	8002baa <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ba4:	bf00      	nop
 8002ba6:	e000      	b.n	8002baa <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ba8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002bb2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	37d8      	adds	r7, #216	; 0xd8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	80080000 	.word	0x80080000
 8002bc4:	50040300 	.word	0x50040300
 8002bc8:	c7520000 	.word	0xc7520000
 8002bcc:	50040000 	.word	0x50040000
 8002bd0:	50040200 	.word	0x50040200
 8002bd4:	20000000 	.word	0x20000000
 8002bd8:	053e2d63 	.word	0x053e2d63
 8002bdc:	cb840000 	.word	0xcb840000
 8002be0:	80000001 	.word	0x80000001

08002be4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002bec:	2300      	movs	r3, #0
 8002bee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff f8af 	bl	8001d58 <LL_ADC_IsEnabled>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d169      	bne.n	8002cd4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	689a      	ldr	r2, [r3, #8]
 8002c06:	4b36      	ldr	r3, [pc, #216]	; (8002ce0 <ADC_Enable+0xfc>)
 8002c08:	4013      	ands	r3, r2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00d      	beq.n	8002c2a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c12:	f043 0210 	orr.w	r2, r3, #16
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c1e:	f043 0201 	orr.w	r2, r3, #1
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e055      	b.n	8002cd6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff f86a 	bl	8001d08 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002c34:	482b      	ldr	r0, [pc, #172]	; (8002ce4 <ADC_Enable+0x100>)
 8002c36:	f7fe ff0b 	bl	8001a50 <LL_ADC_GetCommonPathInternalCh>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d013      	beq.n	8002c6c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c44:	4b28      	ldr	r3, [pc, #160]	; (8002ce8 <ADC_Enable+0x104>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	099b      	lsrs	r3, r3, #6
 8002c4a:	4a28      	ldr	r2, [pc, #160]	; (8002cec <ADC_Enable+0x108>)
 8002c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c50:	099b      	lsrs	r3, r3, #6
 8002c52:	1c5a      	adds	r2, r3, #1
 8002c54:	4613      	mov	r3, r2
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	4413      	add	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002c5e:	e002      	b.n	8002c66 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	3b01      	subs	r3, #1
 8002c64:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d1f9      	bne.n	8002c60 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002c6c:	f7fe fe9a 	bl	80019a4 <HAL_GetTick>
 8002c70:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c72:	e028      	b.n	8002cc6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff f86d 	bl	8001d58 <LL_ADC_IsEnabled>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d104      	bne.n	8002c8e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff f83d 	bl	8001d08 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c8e:	f7fe fe89 	bl	80019a4 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d914      	bls.n	8002cc6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d00d      	beq.n	8002cc6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cae:	f043 0210 	orr.w	r2, r3, #16
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cba:	f043 0201 	orr.w	r2, r3, #1
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e007      	b.n	8002cd6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d1cf      	bne.n	8002c74 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	8000003f 	.word	0x8000003f
 8002ce4:	50040300 	.word	0x50040300
 8002ce8:	20000000 	.word	0x20000000
 8002cec:	053e2d63 	.word	0x053e2d63

08002cf0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff f83e 	bl	8001d7e <LL_ADC_IsDisableOngoing>
 8002d02:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff f825 	bl	8001d58 <LL_ADC_IsEnabled>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d047      	beq.n	8002da4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d144      	bne.n	8002da4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 030d 	and.w	r3, r3, #13
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d10c      	bne.n	8002d42 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7fe ffff 	bl	8001d30 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2203      	movs	r2, #3
 8002d38:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d3a:	f7fe fe33 	bl	80019a4 <HAL_GetTick>
 8002d3e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d40:	e029      	b.n	8002d96 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d46:	f043 0210 	orr.w	r2, r3, #16
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d52:	f043 0201 	orr.w	r2, r3, #1
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e023      	b.n	8002da6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d5e:	f7fe fe21 	bl	80019a4 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d914      	bls.n	8002d96 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d00d      	beq.n	8002d96 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d7e:	f043 0210 	orr.w	r2, r3, #16
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8a:	f043 0201 	orr.w	r2, r3, #1
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e007      	b.n	8002da6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1dc      	bne.n	8002d5e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3710      	adds	r7, #16
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <LL_ADC_IsEnabled>:
{
 8002dae:	b480      	push	{r7}
 8002db0:	b083      	sub	sp, #12
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d101      	bne.n	8002dc6 <LL_ADC_IsEnabled+0x18>
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e000      	b.n	8002dc8 <LL_ADC_IsEnabled+0x1a>
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <LL_ADC_StartCalibration>:
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002de6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002df0:	4313      	orrs	r3, r2
 8002df2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	609a      	str	r2, [r3, #8]
}
 8002dfa:	bf00      	nop
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <LL_ADC_IsCalibrationOnGoing>:
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002e16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e1a:	d101      	bne.n	8002e20 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e000      	b.n	8002e22 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <LL_ADC_REG_IsConversionOngoing>:
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b083      	sub	sp, #12
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 0304 	and.w	r3, r3, #4
 8002e3e:	2b04      	cmp	r3, #4
 8002e40:	d101      	bne.n	8002e46 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e42:	2301      	movs	r3, #1
 8002e44:	e000      	b.n	8002e48 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e46:	2300      	movs	r3, #0
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d101      	bne.n	8002e70 <HAL_ADCEx_Calibration_Start+0x1c>
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e04d      	b.n	8002f0c <HAL_ADCEx_Calibration_Start+0xb8>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f7ff ff39 	bl	8002cf0 <ADC_Disable>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002e82:	7bfb      	ldrb	r3, [r7, #15]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d136      	bne.n	8002ef6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e8c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e90:	f023 0302 	bic.w	r3, r3, #2
 8002e94:	f043 0202 	orr.w	r2, r3, #2
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6839      	ldr	r1, [r7, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff ff96 	bl	8002dd4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ea8:	e014      	b.n	8002ed4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	3301      	adds	r3, #1
 8002eae:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8002eb6:	d30d      	bcc.n	8002ed4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ebc:	f023 0312 	bic.w	r3, r3, #18
 8002ec0:	f043 0210 	orr.w	r2, r3, #16
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e01b      	b.n	8002f0c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff ff94 	bl	8002e06 <LL_ADC_IsCalibrationOnGoing>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1e2      	bne.n	8002eaa <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee8:	f023 0303 	bic.w	r3, r3, #3
 8002eec:	f043 0201 	orr.w	r2, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	655a      	str	r2, [r3, #84]	; 0x54
 8002ef4:	e005      	b.n	8002f02 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002efa:	f043 0210 	orr.w	r2, r3, #16
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002f14:	b590      	push	{r4, r7, lr}
 8002f16:	b09f      	sub	sp, #124	; 0x7c
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002f2e:	2302      	movs	r3, #2
 8002f30:	e093      	b.n	800305a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002f3e:	2300      	movs	r3, #0
 8002f40:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a47      	ldr	r2, [pc, #284]	; (8003064 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d102      	bne.n	8002f52 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002f4c:	4b46      	ldr	r3, [pc, #280]	; (8003068 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f4e:	60bb      	str	r3, [r7, #8]
 8002f50:	e001      	b.n	8002f56 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002f52:	2300      	movs	r3, #0
 8002f54:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10b      	bne.n	8002f74 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f60:	f043 0220 	orr.w	r2, r3, #32
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e072      	b.n	800305a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff ff59 	bl	8002e2e <LL_ADC_REG_IsConversionOngoing>
 8002f7c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff ff53 	bl	8002e2e <LL_ADC_REG_IsConversionOngoing>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d154      	bne.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002f8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d151      	bne.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002f94:	4b35      	ldr	r3, [pc, #212]	; (800306c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002f96:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d02c      	beq.n	8002ffa <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002fa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	6859      	ldr	r1, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fb2:	035b      	lsls	r3, r3, #13
 8002fb4:	430b      	orrs	r3, r1
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fba:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fbc:	4829      	ldr	r0, [pc, #164]	; (8003064 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002fbe:	f7ff fef6 	bl	8002dae <LL_ADC_IsEnabled>
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	4828      	ldr	r0, [pc, #160]	; (8003068 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002fc6:	f7ff fef2 	bl	8002dae <LL_ADC_IsEnabled>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	431c      	orrs	r4, r3
 8002fce:	4828      	ldr	r0, [pc, #160]	; (8003070 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002fd0:	f7ff feed 	bl	8002dae <LL_ADC_IsEnabled>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	4323      	orrs	r3, r4
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d137      	bne.n	800304c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002fdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002fe4:	f023 030f 	bic.w	r3, r3, #15
 8002fe8:	683a      	ldr	r2, [r7, #0]
 8002fea:	6811      	ldr	r1, [r2, #0]
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	6892      	ldr	r2, [r2, #8]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ff6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ff8:	e028      	b.n	800304c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003004:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003006:	4817      	ldr	r0, [pc, #92]	; (8003064 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003008:	f7ff fed1 	bl	8002dae <LL_ADC_IsEnabled>
 800300c:	4604      	mov	r4, r0
 800300e:	4816      	ldr	r0, [pc, #88]	; (8003068 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003010:	f7ff fecd 	bl	8002dae <LL_ADC_IsEnabled>
 8003014:	4603      	mov	r3, r0
 8003016:	431c      	orrs	r4, r3
 8003018:	4815      	ldr	r0, [pc, #84]	; (8003070 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800301a:	f7ff fec8 	bl	8002dae <LL_ADC_IsEnabled>
 800301e:	4603      	mov	r3, r0
 8003020:	4323      	orrs	r3, r4
 8003022:	2b00      	cmp	r3, #0
 8003024:	d112      	bne.n	800304c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003026:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800302e:	f023 030f 	bic.w	r3, r3, #15
 8003032:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003034:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003036:	e009      	b.n	800304c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303c:	f043 0220 	orr.w	r2, r3, #32
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800304a:	e000      	b.n	800304e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800304c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003056:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800305a:	4618      	mov	r0, r3
 800305c:	377c      	adds	r7, #124	; 0x7c
 800305e:	46bd      	mov	sp, r7
 8003060:	bd90      	pop	{r4, r7, pc}
 8003062:	bf00      	nop
 8003064:	50040000 	.word	0x50040000
 8003068:	50040100 	.word	0x50040100
 800306c:	50040300 	.word	0x50040300
 8003070:	50040200 	.word	0x50040200

08003074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003084:	4b0c      	ldr	r3, [pc, #48]	; (80030b8 <__NVIC_SetPriorityGrouping+0x44>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800308a:	68ba      	ldr	r2, [r7, #8]
 800308c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003090:	4013      	ands	r3, r2
 8003092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800309c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030a6:	4a04      	ldr	r2, [pc, #16]	; (80030b8 <__NVIC_SetPriorityGrouping+0x44>)
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	60d3      	str	r3, [r2, #12]
}
 80030ac:	bf00      	nop
 80030ae:	3714      	adds	r7, #20
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	e000ed00 	.word	0xe000ed00

080030bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030c0:	4b04      	ldr	r3, [pc, #16]	; (80030d4 <__NVIC_GetPriorityGrouping+0x18>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	0a1b      	lsrs	r3, r3, #8
 80030c6:	f003 0307 	and.w	r3, r3, #7
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4603      	mov	r3, r0
 80030e0:	6039      	str	r1, [r7, #0]
 80030e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	db0a      	blt.n	8003102 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	b2da      	uxtb	r2, r3
 80030f0:	490c      	ldr	r1, [pc, #48]	; (8003124 <__NVIC_SetPriority+0x4c>)
 80030f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f6:	0112      	lsls	r2, r2, #4
 80030f8:	b2d2      	uxtb	r2, r2
 80030fa:	440b      	add	r3, r1
 80030fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003100:	e00a      	b.n	8003118 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	b2da      	uxtb	r2, r3
 8003106:	4908      	ldr	r1, [pc, #32]	; (8003128 <__NVIC_SetPriority+0x50>)
 8003108:	79fb      	ldrb	r3, [r7, #7]
 800310a:	f003 030f 	and.w	r3, r3, #15
 800310e:	3b04      	subs	r3, #4
 8003110:	0112      	lsls	r2, r2, #4
 8003112:	b2d2      	uxtb	r2, r2
 8003114:	440b      	add	r3, r1
 8003116:	761a      	strb	r2, [r3, #24]
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr
 8003124:	e000e100 	.word	0xe000e100
 8003128:	e000ed00 	.word	0xe000ed00

0800312c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800312c:	b480      	push	{r7}
 800312e:	b089      	sub	sp, #36	; 0x24
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	f1c3 0307 	rsb	r3, r3, #7
 8003146:	2b04      	cmp	r3, #4
 8003148:	bf28      	it	cs
 800314a:	2304      	movcs	r3, #4
 800314c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	3304      	adds	r3, #4
 8003152:	2b06      	cmp	r3, #6
 8003154:	d902      	bls.n	800315c <NVIC_EncodePriority+0x30>
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	3b03      	subs	r3, #3
 800315a:	e000      	b.n	800315e <NVIC_EncodePriority+0x32>
 800315c:	2300      	movs	r3, #0
 800315e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003160:	f04f 32ff 	mov.w	r2, #4294967295
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	43da      	mvns	r2, r3
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	401a      	ands	r2, r3
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003174:	f04f 31ff 	mov.w	r1, #4294967295
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	fa01 f303 	lsl.w	r3, r1, r3
 800317e:	43d9      	mvns	r1, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003184:	4313      	orrs	r3, r2
         );
}
 8003186:	4618      	mov	r0, r3
 8003188:	3724      	adds	r7, #36	; 0x24
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
	...

08003194 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3b01      	subs	r3, #1
 80031a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031a4:	d301      	bcc.n	80031aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031a6:	2301      	movs	r3, #1
 80031a8:	e00f      	b.n	80031ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031aa:	4a0a      	ldr	r2, [pc, #40]	; (80031d4 <SysTick_Config+0x40>)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031b2:	210f      	movs	r1, #15
 80031b4:	f04f 30ff 	mov.w	r0, #4294967295
 80031b8:	f7ff ff8e 	bl	80030d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031bc:	4b05      	ldr	r3, [pc, #20]	; (80031d4 <SysTick_Config+0x40>)
 80031be:	2200      	movs	r2, #0
 80031c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031c2:	4b04      	ldr	r3, [pc, #16]	; (80031d4 <SysTick_Config+0x40>)
 80031c4:	2207      	movs	r2, #7
 80031c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	e000e010 	.word	0xe000e010

080031d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7ff ff47 	bl	8003074 <__NVIC_SetPriorityGrouping>
}
 80031e6:	bf00      	nop
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b086      	sub	sp, #24
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	4603      	mov	r3, r0
 80031f6:	60b9      	str	r1, [r7, #8]
 80031f8:	607a      	str	r2, [r7, #4]
 80031fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80031fc:	2300      	movs	r3, #0
 80031fe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003200:	f7ff ff5c 	bl	80030bc <__NVIC_GetPriorityGrouping>
 8003204:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	68b9      	ldr	r1, [r7, #8]
 800320a:	6978      	ldr	r0, [r7, #20]
 800320c:	f7ff ff8e 	bl	800312c <NVIC_EncodePriority>
 8003210:	4602      	mov	r2, r0
 8003212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003216:	4611      	mov	r1, r2
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff ff5d 	bl	80030d8 <__NVIC_SetPriority>
}
 800321e:	bf00      	nop
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b082      	sub	sp, #8
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7ff ffb0 	bl	8003194 <SysTick_Config>
 8003234:	4603      	mov	r3, r0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b082      	sub	sp, #8
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d101      	bne.n	8003250 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e014      	b.n	800327a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	791b      	ldrb	r3, [r3, #4]
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d105      	bne.n	8003266 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f7fe f92f 	bl	80014c4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2202      	movs	r2, #2
 800326a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2201      	movs	r2, #1
 8003276:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b088      	sub	sp, #32
 8003286:	af00      	add	r7, sp, #0
 8003288:	60f8      	str	r0, [r7, #12]
 800328a:	60b9      	str	r1, [r7, #8]
 800328c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800328e:	2300      	movs	r3, #0
 8003290:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	795b      	ldrb	r3, [r3, #5]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_DAC_ConfigChannel+0x1c>
 800329a:	2302      	movs	r3, #2
 800329c:	e107      	b.n	80034ae <HAL_DAC_ConfigChannel+0x22c>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2201      	movs	r2, #1
 80032a2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2202      	movs	r2, #2
 80032a8:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d174      	bne.n	800339c <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80032b2:	f7fe fb77 	bl	80019a4 <HAL_GetTick>
 80032b6:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d134      	bne.n	8003328 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80032be:	e011      	b.n	80032e4 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80032c0:	f7fe fb70 	bl	80019a4 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d90a      	bls.n	80032e4 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	f043 0208 	orr.w	r2, r3, #8
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2203      	movs	r2, #3
 80032de:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e0e4      	b.n	80034ae <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1e6      	bne.n	80032c0 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80032f2:	2001      	movs	r0, #1
 80032f4:	f7fe fb62 	bl	80019bc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	6992      	ldr	r2, [r2, #24]
 8003300:	641a      	str	r2, [r3, #64]	; 0x40
 8003302:	e01e      	b.n	8003342 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003304:	f7fe fb4e 	bl	80019a4 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b01      	cmp	r3, #1
 8003310:	d90a      	bls.n	8003328 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	f043 0208 	orr.w	r2, r3, #8
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2203      	movs	r2, #3
 8003322:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e0c2      	b.n	80034ae <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800332e:	2b00      	cmp	r3, #0
 8003330:	dbe8      	blt.n	8003304 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8003332:	2001      	movs	r0, #1
 8003334:	f7fe fb42 	bl	80019bc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68ba      	ldr	r2, [r7, #8]
 800333e:	6992      	ldr	r2, [r2, #24]
 8003340:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f003 0310 	and.w	r3, r3, #16
 800334e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003352:	fa01 f303 	lsl.w	r3, r1, r3
 8003356:	43db      	mvns	r3, r3
 8003358:	ea02 0103 	and.w	r1, r2, r3
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	69da      	ldr	r2, [r3, #28]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f003 0310 	and.w	r3, r3, #16
 8003366:	409a      	lsls	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f003 0310 	and.w	r3, r3, #16
 800337c:	21ff      	movs	r1, #255	; 0xff
 800337e:	fa01 f303 	lsl.w	r3, r1, r3
 8003382:	43db      	mvns	r3, r3
 8003384:	ea02 0103 	and.w	r1, r2, r3
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	6a1a      	ldr	r2, [r3, #32]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f003 0310 	and.w	r3, r3, #16
 8003392:	409a      	lsls	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	430a      	orrs	r2, r1
 800339a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	691b      	ldr	r3, [r3, #16]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d11d      	bne.n	80033e0 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033aa:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f003 0310 	and.w	r3, r3, #16
 80033b2:	221f      	movs	r2, #31
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	43db      	mvns	r3, r3
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4013      	ands	r3, r2
 80033be:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f003 0310 	and.w	r3, r3, #16
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	fa02 f303 	lsl.w	r3, r2, r3
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f003 0310 	and.w	r3, r3, #16
 80033ee:	2207      	movs	r2, #7
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	431a      	orrs	r2, r3
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	4313      	orrs	r3, r2
 800340c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f003 0310 	and.w	r3, r3, #16
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	4313      	orrs	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6819      	ldr	r1, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f003 0310 	and.w	r3, r3, #16
 8003434:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43da      	mvns	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	400a      	ands	r2, r1
 8003444:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f003 0310 	and.w	r3, r3, #16
 8003454:	f640 72fc 	movw	r2, #4092	; 0xffc
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	43db      	mvns	r3, r3
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	4013      	ands	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f003 0310 	and.w	r3, r3, #16
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4313      	orrs	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6819      	ldr	r1, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f003 0310 	and.w	r3, r3, #16
 8003490:	22c0      	movs	r2, #192	; 0xc0
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	43da      	mvns	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	400a      	ands	r2, r1
 800349e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2201      	movs	r2, #1
 80034a4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3720      	adds	r7, #32
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
	...

080034b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034c2:	2300      	movs	r3, #0
 80034c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034c6:	e17f      	b.n	80037c8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	2101      	movs	r1, #1
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	fa01 f303 	lsl.w	r3, r1, r3
 80034d4:	4013      	ands	r3, r2
 80034d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f000 8171 	beq.w	80037c2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d005      	beq.n	80034f8 <HAL_GPIO_Init+0x40>
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f003 0303 	and.w	r3, r3, #3
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d130      	bne.n	800355a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	2203      	movs	r2, #3
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	43db      	mvns	r3, r3
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	4013      	ands	r3, r2
 800350e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	68da      	ldr	r2, [r3, #12]
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	4313      	orrs	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800352e:	2201      	movs	r2, #1
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43db      	mvns	r3, r3
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	4013      	ands	r3, r2
 800353c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	091b      	lsrs	r3, r3, #4
 8003544:	f003 0201 	and.w	r2, r3, #1
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	fa02 f303 	lsl.w	r3, r2, r3
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	4313      	orrs	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	2b03      	cmp	r3, #3
 8003564:	d118      	bne.n	8003598 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800356a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800356c:	2201      	movs	r2, #1
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	43db      	mvns	r3, r3
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	4013      	ands	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	08db      	lsrs	r3, r3, #3
 8003582:	f003 0201 	and.w	r2, r3, #1
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	4313      	orrs	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f003 0303 	and.w	r3, r3, #3
 80035a0:	2b03      	cmp	r3, #3
 80035a2:	d017      	beq.n	80035d4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	2203      	movs	r2, #3
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	43db      	mvns	r3, r3
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	4013      	ands	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f003 0303 	and.w	r3, r3, #3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d123      	bne.n	8003628 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	08da      	lsrs	r2, r3, #3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3208      	adds	r2, #8
 80035e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f003 0307 	and.w	r3, r3, #7
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	220f      	movs	r2, #15
 80035f8:	fa02 f303 	lsl.w	r3, r2, r3
 80035fc:	43db      	mvns	r3, r3
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	4013      	ands	r3, r2
 8003602:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	691a      	ldr	r2, [r3, #16]
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	f003 0307 	and.w	r3, r3, #7
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	fa02 f303 	lsl.w	r3, r2, r3
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	4313      	orrs	r3, r2
 8003618:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	08da      	lsrs	r2, r3, #3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	3208      	adds	r2, #8
 8003622:	6939      	ldr	r1, [r7, #16]
 8003624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	2203      	movs	r2, #3
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	43db      	mvns	r3, r3
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	4013      	ands	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f003 0203 	and.w	r2, r3, #3
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	4313      	orrs	r3, r2
 8003654:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003664:	2b00      	cmp	r3, #0
 8003666:	f000 80ac 	beq.w	80037c2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800366a:	4b5f      	ldr	r3, [pc, #380]	; (80037e8 <HAL_GPIO_Init+0x330>)
 800366c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800366e:	4a5e      	ldr	r2, [pc, #376]	; (80037e8 <HAL_GPIO_Init+0x330>)
 8003670:	f043 0301 	orr.w	r3, r3, #1
 8003674:	6613      	str	r3, [r2, #96]	; 0x60
 8003676:	4b5c      	ldr	r3, [pc, #368]	; (80037e8 <HAL_GPIO_Init+0x330>)
 8003678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	60bb      	str	r3, [r7, #8]
 8003680:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003682:	4a5a      	ldr	r2, [pc, #360]	; (80037ec <HAL_GPIO_Init+0x334>)
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	089b      	lsrs	r3, r3, #2
 8003688:	3302      	adds	r3, #2
 800368a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800368e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	220f      	movs	r2, #15
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	43db      	mvns	r3, r3
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	4013      	ands	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80036ac:	d025      	beq.n	80036fa <HAL_GPIO_Init+0x242>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a4f      	ldr	r2, [pc, #316]	; (80037f0 <HAL_GPIO_Init+0x338>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d01f      	beq.n	80036f6 <HAL_GPIO_Init+0x23e>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a4e      	ldr	r2, [pc, #312]	; (80037f4 <HAL_GPIO_Init+0x33c>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d019      	beq.n	80036f2 <HAL_GPIO_Init+0x23a>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a4d      	ldr	r2, [pc, #308]	; (80037f8 <HAL_GPIO_Init+0x340>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d013      	beq.n	80036ee <HAL_GPIO_Init+0x236>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a4c      	ldr	r2, [pc, #304]	; (80037fc <HAL_GPIO_Init+0x344>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d00d      	beq.n	80036ea <HAL_GPIO_Init+0x232>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a4b      	ldr	r2, [pc, #300]	; (8003800 <HAL_GPIO_Init+0x348>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d007      	beq.n	80036e6 <HAL_GPIO_Init+0x22e>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a4a      	ldr	r2, [pc, #296]	; (8003804 <HAL_GPIO_Init+0x34c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d101      	bne.n	80036e2 <HAL_GPIO_Init+0x22a>
 80036de:	2306      	movs	r3, #6
 80036e0:	e00c      	b.n	80036fc <HAL_GPIO_Init+0x244>
 80036e2:	2307      	movs	r3, #7
 80036e4:	e00a      	b.n	80036fc <HAL_GPIO_Init+0x244>
 80036e6:	2305      	movs	r3, #5
 80036e8:	e008      	b.n	80036fc <HAL_GPIO_Init+0x244>
 80036ea:	2304      	movs	r3, #4
 80036ec:	e006      	b.n	80036fc <HAL_GPIO_Init+0x244>
 80036ee:	2303      	movs	r3, #3
 80036f0:	e004      	b.n	80036fc <HAL_GPIO_Init+0x244>
 80036f2:	2302      	movs	r3, #2
 80036f4:	e002      	b.n	80036fc <HAL_GPIO_Init+0x244>
 80036f6:	2301      	movs	r3, #1
 80036f8:	e000      	b.n	80036fc <HAL_GPIO_Init+0x244>
 80036fa:	2300      	movs	r3, #0
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	f002 0203 	and.w	r2, r2, #3
 8003702:	0092      	lsls	r2, r2, #2
 8003704:	4093      	lsls	r3, r2
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	4313      	orrs	r3, r2
 800370a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800370c:	4937      	ldr	r1, [pc, #220]	; (80037ec <HAL_GPIO_Init+0x334>)
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	089b      	lsrs	r3, r3, #2
 8003712:	3302      	adds	r3, #2
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800371a:	4b3b      	ldr	r3, [pc, #236]	; (8003808 <HAL_GPIO_Init+0x350>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	43db      	mvns	r3, r3
 8003724:	693a      	ldr	r2, [r7, #16]
 8003726:	4013      	ands	r3, r2
 8003728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d003      	beq.n	800373e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	4313      	orrs	r3, r2
 800373c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800373e:	4a32      	ldr	r2, [pc, #200]	; (8003808 <HAL_GPIO_Init+0x350>)
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003744:	4b30      	ldr	r3, [pc, #192]	; (8003808 <HAL_GPIO_Init+0x350>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	43db      	mvns	r3, r3
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4013      	ands	r3, r2
 8003752:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d003      	beq.n	8003768 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	4313      	orrs	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003768:	4a27      	ldr	r2, [pc, #156]	; (8003808 <HAL_GPIO_Init+0x350>)
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800376e:	4b26      	ldr	r3, [pc, #152]	; (8003808 <HAL_GPIO_Init+0x350>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	43db      	mvns	r3, r3
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	4013      	ands	r3, r2
 800377c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	4313      	orrs	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003792:	4a1d      	ldr	r2, [pc, #116]	; (8003808 <HAL_GPIO_Init+0x350>)
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003798:	4b1b      	ldr	r3, [pc, #108]	; (8003808 <HAL_GPIO_Init+0x350>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	43db      	mvns	r3, r3
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	4013      	ands	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d003      	beq.n	80037bc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037bc:	4a12      	ldr	r2, [pc, #72]	; (8003808 <HAL_GPIO_Init+0x350>)
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	3301      	adds	r3, #1
 80037c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	fa22 f303 	lsr.w	r3, r2, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f47f ae78 	bne.w	80034c8 <HAL_GPIO_Init+0x10>
  }
}
 80037d8:	bf00      	nop
 80037da:	bf00      	nop
 80037dc:	371c      	adds	r7, #28
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
 80037ec:	40010000 	.word	0x40010000
 80037f0:	48000400 	.word	0x48000400
 80037f4:	48000800 	.word	0x48000800
 80037f8:	48000c00 	.word	0x48000c00
 80037fc:	48001000 	.word	0x48001000
 8003800:	48001400 	.word	0x48001400
 8003804:	48001800 	.word	0x48001800
 8003808:	40010400 	.word	0x40010400

0800380c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	460b      	mov	r3, r1
 8003816:	807b      	strh	r3, [r7, #2]
 8003818:	4613      	mov	r3, r2
 800381a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800381c:	787b      	ldrb	r3, [r7, #1]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003822:	887a      	ldrh	r2, [r7, #2]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003828:	e002      	b.n	8003830 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800382a:	887a      	ldrh	r2, [r7, #2]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003840:	4b04      	ldr	r3, [pc, #16]	; (8003854 <HAL_PWREx_GetVoltageRange+0x18>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003848:	4618      	mov	r0, r3
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	40007000 	.word	0x40007000

08003858 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003866:	d130      	bne.n	80038ca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003868:	4b23      	ldr	r3, [pc, #140]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003870:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003874:	d038      	beq.n	80038e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003876:	4b20      	ldr	r3, [pc, #128]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800387e:	4a1e      	ldr	r2, [pc, #120]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003880:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003884:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003886:	4b1d      	ldr	r3, [pc, #116]	; (80038fc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2232      	movs	r2, #50	; 0x32
 800388c:	fb02 f303 	mul.w	r3, r2, r3
 8003890:	4a1b      	ldr	r2, [pc, #108]	; (8003900 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	0c9b      	lsrs	r3, r3, #18
 8003898:	3301      	adds	r3, #1
 800389a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800389c:	e002      	b.n	80038a4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	3b01      	subs	r3, #1
 80038a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038a4:	4b14      	ldr	r3, [pc, #80]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038b0:	d102      	bne.n	80038b8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1f2      	bne.n	800389e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038b8:	4b0f      	ldr	r3, [pc, #60]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038c4:	d110      	bne.n	80038e8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e00f      	b.n	80038ea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80038ca:	4b0b      	ldr	r3, [pc, #44]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80038d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038d6:	d007      	beq.n	80038e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80038d8:	4b07      	ldr	r3, [pc, #28]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038e0:	4a05      	ldr	r2, [pc, #20]	; (80038f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038e6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3714      	adds	r7, #20
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	40007000 	.word	0x40007000
 80038fc:	20000000 	.word	0x20000000
 8003900:	431bde83 	.word	0x431bde83

08003904 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b088      	sub	sp, #32
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e3ca      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003916:	4b97      	ldr	r3, [pc, #604]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f003 030c 	and.w	r3, r3, #12
 800391e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003920:	4b94      	ldr	r3, [pc, #592]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	f003 0303 	and.w	r3, r3, #3
 8003928:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0310 	and.w	r3, r3, #16
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 80e4 	beq.w	8003b00 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d007      	beq.n	800394e <HAL_RCC_OscConfig+0x4a>
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	2b0c      	cmp	r3, #12
 8003942:	f040 808b 	bne.w	8003a5c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	2b01      	cmp	r3, #1
 800394a:	f040 8087 	bne.w	8003a5c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800394e:	4b89      	ldr	r3, [pc, #548]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d005      	beq.n	8003966 <HAL_RCC_OscConfig+0x62>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d101      	bne.n	8003966 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e3a2      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a1a      	ldr	r2, [r3, #32]
 800396a:	4b82      	ldr	r3, [pc, #520]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	2b00      	cmp	r3, #0
 8003974:	d004      	beq.n	8003980 <HAL_RCC_OscConfig+0x7c>
 8003976:	4b7f      	ldr	r3, [pc, #508]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800397e:	e005      	b.n	800398c <HAL_RCC_OscConfig+0x88>
 8003980:	4b7c      	ldr	r3, [pc, #496]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003982:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003986:	091b      	lsrs	r3, r3, #4
 8003988:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800398c:	4293      	cmp	r3, r2
 800398e:	d223      	bcs.n	80039d8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a1b      	ldr	r3, [r3, #32]
 8003994:	4618      	mov	r0, r3
 8003996:	f000 fd55 	bl	8004444 <RCC_SetFlashLatencyFromMSIRange>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e383      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039a4:	4b73      	ldr	r3, [pc, #460]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a72      	ldr	r2, [pc, #456]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039aa:	f043 0308 	orr.w	r3, r3, #8
 80039ae:	6013      	str	r3, [r2, #0]
 80039b0:	4b70      	ldr	r3, [pc, #448]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	496d      	ldr	r1, [pc, #436]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039c2:	4b6c      	ldr	r3, [pc, #432]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	021b      	lsls	r3, r3, #8
 80039d0:	4968      	ldr	r1, [pc, #416]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	604b      	str	r3, [r1, #4]
 80039d6:	e025      	b.n	8003a24 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039d8:	4b66      	ldr	r3, [pc, #408]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a65      	ldr	r2, [pc, #404]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039de:	f043 0308 	orr.w	r3, r3, #8
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	4b63      	ldr	r3, [pc, #396]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	4960      	ldr	r1, [pc, #384]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039f6:	4b5f      	ldr	r3, [pc, #380]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	021b      	lsls	r3, r3, #8
 8003a04:	495b      	ldr	r1, [pc, #364]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d109      	bne.n	8003a24 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f000 fd15 	bl	8004444 <RCC_SetFlashLatencyFromMSIRange>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e343      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a24:	f000 fc4a 	bl	80042bc <HAL_RCC_GetSysClockFreq>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	4b52      	ldr	r3, [pc, #328]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	091b      	lsrs	r3, r3, #4
 8003a30:	f003 030f 	and.w	r3, r3, #15
 8003a34:	4950      	ldr	r1, [pc, #320]	; (8003b78 <HAL_RCC_OscConfig+0x274>)
 8003a36:	5ccb      	ldrb	r3, [r1, r3]
 8003a38:	f003 031f 	and.w	r3, r3, #31
 8003a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a40:	4a4e      	ldr	r2, [pc, #312]	; (8003b7c <HAL_RCC_OscConfig+0x278>)
 8003a42:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a44:	4b4e      	ldr	r3, [pc, #312]	; (8003b80 <HAL_RCC_OscConfig+0x27c>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fd ff5b 	bl	8001904 <HAL_InitTick>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a52:	7bfb      	ldrb	r3, [r7, #15]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d052      	beq.n	8003afe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
 8003a5a:	e327      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d032      	beq.n	8003aca <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a64:	4b43      	ldr	r3, [pc, #268]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a42      	ldr	r2, [pc, #264]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003a6a:	f043 0301 	orr.w	r3, r3, #1
 8003a6e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a70:	f7fd ff98 	bl	80019a4 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a78:	f7fd ff94 	bl	80019a4 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e310      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a8a:	4b3a      	ldr	r3, [pc, #232]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d0f0      	beq.n	8003a78 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a96:	4b37      	ldr	r3, [pc, #220]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a36      	ldr	r2, [pc, #216]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003a9c:	f043 0308 	orr.w	r3, r3, #8
 8003aa0:	6013      	str	r3, [r2, #0]
 8003aa2:	4b34      	ldr	r3, [pc, #208]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	4931      	ldr	r1, [pc, #196]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ab4:	4b2f      	ldr	r3, [pc, #188]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	69db      	ldr	r3, [r3, #28]
 8003ac0:	021b      	lsls	r3, r3, #8
 8003ac2:	492c      	ldr	r1, [pc, #176]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	604b      	str	r3, [r1, #4]
 8003ac8:	e01a      	b.n	8003b00 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003aca:	4b2a      	ldr	r3, [pc, #168]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a29      	ldr	r2, [pc, #164]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003ad0:	f023 0301 	bic.w	r3, r3, #1
 8003ad4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ad6:	f7fd ff65 	bl	80019a4 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ade:	f7fd ff61 	bl	80019a4 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e2dd      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003af0:	4b20      	ldr	r3, [pc, #128]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d1f0      	bne.n	8003ade <HAL_RCC_OscConfig+0x1da>
 8003afc:	e000      	b.n	8003b00 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003afe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d074      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	2b08      	cmp	r3, #8
 8003b10:	d005      	beq.n	8003b1e <HAL_RCC_OscConfig+0x21a>
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	2b0c      	cmp	r3, #12
 8003b16:	d10e      	bne.n	8003b36 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	2b03      	cmp	r3, #3
 8003b1c:	d10b      	bne.n	8003b36 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b1e:	4b15      	ldr	r3, [pc, #84]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d064      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x2f0>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d160      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e2ba      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b3e:	d106      	bne.n	8003b4e <HAL_RCC_OscConfig+0x24a>
 8003b40:	4b0c      	ldr	r3, [pc, #48]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a0b      	ldr	r2, [pc, #44]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003b46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b4a:	6013      	str	r3, [r2, #0]
 8003b4c:	e026      	b.n	8003b9c <HAL_RCC_OscConfig+0x298>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b56:	d115      	bne.n	8003b84 <HAL_RCC_OscConfig+0x280>
 8003b58:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a05      	ldr	r2, [pc, #20]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003b5e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b62:	6013      	str	r3, [r2, #0]
 8003b64:	4b03      	ldr	r3, [pc, #12]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a02      	ldr	r2, [pc, #8]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003b6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b6e:	6013      	str	r3, [r2, #0]
 8003b70:	e014      	b.n	8003b9c <HAL_RCC_OscConfig+0x298>
 8003b72:	bf00      	nop
 8003b74:	40021000 	.word	0x40021000
 8003b78:	080092fc 	.word	0x080092fc
 8003b7c:	20000000 	.word	0x20000000
 8003b80:	20000004 	.word	0x20000004
 8003b84:	4ba0      	ldr	r3, [pc, #640]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a9f      	ldr	r2, [pc, #636]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003b8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b8e:	6013      	str	r3, [r2, #0]
 8003b90:	4b9d      	ldr	r3, [pc, #628]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a9c      	ldr	r2, [pc, #624]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003b96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d013      	beq.n	8003bcc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba4:	f7fd fefe 	bl	80019a4 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bac:	f7fd fefa 	bl	80019a4 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b64      	cmp	r3, #100	; 0x64
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e276      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bbe:	4b92      	ldr	r3, [pc, #584]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0f0      	beq.n	8003bac <HAL_RCC_OscConfig+0x2a8>
 8003bca:	e014      	b.n	8003bf6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bcc:	f7fd feea 	bl	80019a4 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bd4:	f7fd fee6 	bl	80019a4 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b64      	cmp	r3, #100	; 0x64
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e262      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003be6:	4b88      	ldr	r3, [pc, #544]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1f0      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x2d0>
 8003bf2:	e000      	b.n	8003bf6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d060      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	d005      	beq.n	8003c14 <HAL_RCC_OscConfig+0x310>
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	2b0c      	cmp	r3, #12
 8003c0c:	d119      	bne.n	8003c42 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d116      	bne.n	8003c42 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c14:	4b7c      	ldr	r3, [pc, #496]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d005      	beq.n	8003c2c <HAL_RCC_OscConfig+0x328>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d101      	bne.n	8003c2c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e23f      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c2c:	4b76      	ldr	r3, [pc, #472]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	061b      	lsls	r3, r3, #24
 8003c3a:	4973      	ldr	r1, [pc, #460]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c40:	e040      	b.n	8003cc4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d023      	beq.n	8003c92 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c4a:	4b6f      	ldr	r3, [pc, #444]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a6e      	ldr	r2, [pc, #440]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c56:	f7fd fea5 	bl	80019a4 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c5e:	f7fd fea1 	bl	80019a4 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e21d      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c70:	4b65      	ldr	r3, [pc, #404]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0f0      	beq.n	8003c5e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c7c:	4b62      	ldr	r3, [pc, #392]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	061b      	lsls	r3, r3, #24
 8003c8a:	495f      	ldr	r1, [pc, #380]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	604b      	str	r3, [r1, #4]
 8003c90:	e018      	b.n	8003cc4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c92:	4b5d      	ldr	r3, [pc, #372]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a5c      	ldr	r2, [pc, #368]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003c98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c9e:	f7fd fe81 	bl	80019a4 <HAL_GetTick>
 8003ca2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ca6:	f7fd fe7d 	bl	80019a4 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e1f9      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cb8:	4b53      	ldr	r3, [pc, #332]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1f0      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0308 	and.w	r3, r3, #8
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d03c      	beq.n	8003d4a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d01c      	beq.n	8003d12 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cd8:	4b4b      	ldr	r3, [pc, #300]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cde:	4a4a      	ldr	r2, [pc, #296]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003ce0:	f043 0301 	orr.w	r3, r3, #1
 8003ce4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce8:	f7fd fe5c 	bl	80019a4 <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cf0:	f7fd fe58 	bl	80019a4 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e1d4      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d02:	4b41      	ldr	r3, [pc, #260]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003d04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0ef      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x3ec>
 8003d10:	e01b      	b.n	8003d4a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d12:	4b3d      	ldr	r3, [pc, #244]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003d14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d18:	4a3b      	ldr	r2, [pc, #236]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003d1a:	f023 0301 	bic.w	r3, r3, #1
 8003d1e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d22:	f7fd fe3f 	bl	80019a4 <HAL_GetTick>
 8003d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d28:	e008      	b.n	8003d3c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d2a:	f7fd fe3b 	bl	80019a4 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d901      	bls.n	8003d3c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e1b7      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d3c:	4b32      	ldr	r3, [pc, #200]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003d3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1ef      	bne.n	8003d2a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0304 	and.w	r3, r3, #4
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 80a6 	beq.w	8003ea4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d5c:	4b2a      	ldr	r3, [pc, #168]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d10d      	bne.n	8003d84 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d68:	4b27      	ldr	r3, [pc, #156]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6c:	4a26      	ldr	r2, [pc, #152]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003d6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d72:	6593      	str	r3, [r2, #88]	; 0x58
 8003d74:	4b24      	ldr	r3, [pc, #144]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d80:	2301      	movs	r3, #1
 8003d82:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d84:	4b21      	ldr	r3, [pc, #132]	; (8003e0c <HAL_RCC_OscConfig+0x508>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d118      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d90:	4b1e      	ldr	r3, [pc, #120]	; (8003e0c <HAL_RCC_OscConfig+0x508>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a1d      	ldr	r2, [pc, #116]	; (8003e0c <HAL_RCC_OscConfig+0x508>)
 8003d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d9a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d9c:	f7fd fe02 	bl	80019a4 <HAL_GetTick>
 8003da0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003da2:	e008      	b.n	8003db6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003da4:	f7fd fdfe 	bl	80019a4 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e17a      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003db6:	4b15      	ldr	r3, [pc, #84]	; (8003e0c <HAL_RCC_OscConfig+0x508>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d0f0      	beq.n	8003da4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d108      	bne.n	8003ddc <HAL_RCC_OscConfig+0x4d8>
 8003dca:	4b0f      	ldr	r3, [pc, #60]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dd0:	4a0d      	ldr	r2, [pc, #52]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003dd2:	f043 0301 	orr.w	r3, r3, #1
 8003dd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003dda:	e029      	b.n	8003e30 <HAL_RCC_OscConfig+0x52c>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	2b05      	cmp	r3, #5
 8003de2:	d115      	bne.n	8003e10 <HAL_RCC_OscConfig+0x50c>
 8003de4:	4b08      	ldr	r3, [pc, #32]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dea:	4a07      	ldr	r2, [pc, #28]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003dec:	f043 0304 	orr.w	r3, r3, #4
 8003df0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003df4:	4b04      	ldr	r3, [pc, #16]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfa:	4a03      	ldr	r2, [pc, #12]	; (8003e08 <HAL_RCC_OscConfig+0x504>)
 8003dfc:	f043 0301 	orr.w	r3, r3, #1
 8003e00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e04:	e014      	b.n	8003e30 <HAL_RCC_OscConfig+0x52c>
 8003e06:	bf00      	nop
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	40007000 	.word	0x40007000
 8003e10:	4b9c      	ldr	r3, [pc, #624]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e16:	4a9b      	ldr	r2, [pc, #620]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003e18:	f023 0301 	bic.w	r3, r3, #1
 8003e1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e20:	4b98      	ldr	r3, [pc, #608]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e26:	4a97      	ldr	r2, [pc, #604]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003e28:	f023 0304 	bic.w	r3, r3, #4
 8003e2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d016      	beq.n	8003e66 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e38:	f7fd fdb4 	bl	80019a4 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e3e:	e00a      	b.n	8003e56 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e40:	f7fd fdb0 	bl	80019a4 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e12a      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e56:	4b8b      	ldr	r3, [pc, #556]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d0ed      	beq.n	8003e40 <HAL_RCC_OscConfig+0x53c>
 8003e64:	e015      	b.n	8003e92 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e66:	f7fd fd9d 	bl	80019a4 <HAL_GetTick>
 8003e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e6c:	e00a      	b.n	8003e84 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e6e:	f7fd fd99 	bl	80019a4 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d901      	bls.n	8003e84 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e113      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e84:	4b7f      	ldr	r3, [pc, #508]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1ed      	bne.n	8003e6e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e92:	7ffb      	ldrb	r3, [r7, #31]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d105      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e98:	4b7a      	ldr	r3, [pc, #488]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003e9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e9c:	4a79      	ldr	r2, [pc, #484]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003e9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ea2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 80fe 	beq.w	80040aa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	f040 80d0 	bne.w	8004058 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003eb8:	4b72      	ldr	r3, [pc, #456]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f003 0203 	and.w	r2, r3, #3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d130      	bne.n	8003f2e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d127      	bne.n	8003f2e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ee8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d11f      	bne.n	8003f2e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ef8:	2a07      	cmp	r2, #7
 8003efa:	bf14      	ite	ne
 8003efc:	2201      	movne	r2, #1
 8003efe:	2200      	moveq	r2, #0
 8003f00:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d113      	bne.n	8003f2e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f10:	085b      	lsrs	r3, r3, #1
 8003f12:	3b01      	subs	r3, #1
 8003f14:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d109      	bne.n	8003f2e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f24:	085b      	lsrs	r3, r3, #1
 8003f26:	3b01      	subs	r3, #1
 8003f28:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d06e      	beq.n	800400c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	2b0c      	cmp	r3, #12
 8003f32:	d069      	beq.n	8004008 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003f34:	4b53      	ldr	r3, [pc, #332]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d105      	bne.n	8003f4c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003f40:	4b50      	ldr	r3, [pc, #320]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e0ad      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003f50:	4b4c      	ldr	r3, [pc, #304]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a4b      	ldr	r2, [pc, #300]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003f56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f5a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f5c:	f7fd fd22 	bl	80019a4 <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f64:	f7fd fd1e 	bl	80019a4 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e09a      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f76:	4b43      	ldr	r3, [pc, #268]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1f0      	bne.n	8003f64 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f82:	4b40      	ldr	r3, [pc, #256]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	4b40      	ldr	r3, [pc, #256]	; (8004088 <HAL_RCC_OscConfig+0x784>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003f92:	3a01      	subs	r2, #1
 8003f94:	0112      	lsls	r2, r2, #4
 8003f96:	4311      	orrs	r1, r2
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f9c:	0212      	lsls	r2, r2, #8
 8003f9e:	4311      	orrs	r1, r2
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003fa4:	0852      	lsrs	r2, r2, #1
 8003fa6:	3a01      	subs	r2, #1
 8003fa8:	0552      	lsls	r2, r2, #21
 8003faa:	4311      	orrs	r1, r2
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003fb0:	0852      	lsrs	r2, r2, #1
 8003fb2:	3a01      	subs	r2, #1
 8003fb4:	0652      	lsls	r2, r2, #25
 8003fb6:	4311      	orrs	r1, r2
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003fbc:	0912      	lsrs	r2, r2, #4
 8003fbe:	0452      	lsls	r2, r2, #17
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	4930      	ldr	r1, [pc, #192]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003fc8:	4b2e      	ldr	r3, [pc, #184]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a2d      	ldr	r2, [pc, #180]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003fce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fd2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fd4:	4b2b      	ldr	r3, [pc, #172]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	4a2a      	ldr	r2, [pc, #168]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003fda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fde:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003fe0:	f7fd fce0 	bl	80019a4 <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fe6:	e008      	b.n	8003ffa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fe8:	f7fd fcdc 	bl	80019a4 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e058      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ffa:	4b22      	ldr	r3, [pc, #136]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0f0      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004006:	e050      	b.n	80040aa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e04f      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800400c:	4b1d      	ldr	r3, [pc, #116]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d148      	bne.n	80040aa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004018:	4b1a      	ldr	r3, [pc, #104]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a19      	ldr	r2, [pc, #100]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 800401e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004022:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004024:	4b17      	ldr	r3, [pc, #92]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	4a16      	ldr	r2, [pc, #88]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 800402a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800402e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004030:	f7fd fcb8 	bl	80019a4 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004038:	f7fd fcb4 	bl	80019a4 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e030      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800404a:	4b0e      	ldr	r3, [pc, #56]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f0      	beq.n	8004038 <HAL_RCC_OscConfig+0x734>
 8004056:	e028      	b.n	80040aa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	2b0c      	cmp	r3, #12
 800405c:	d023      	beq.n	80040a6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800405e:	4b09      	ldr	r3, [pc, #36]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a08      	ldr	r2, [pc, #32]	; (8004084 <HAL_RCC_OscConfig+0x780>)
 8004064:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004068:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800406a:	f7fd fc9b 	bl	80019a4 <HAL_GetTick>
 800406e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004070:	e00c      	b.n	800408c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004072:	f7fd fc97 	bl	80019a4 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d905      	bls.n	800408c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e013      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
 8004084:	40021000 	.word	0x40021000
 8004088:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800408c:	4b09      	ldr	r3, [pc, #36]	; (80040b4 <HAL_RCC_OscConfig+0x7b0>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1ec      	bne.n	8004072 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004098:	4b06      	ldr	r3, [pc, #24]	; (80040b4 <HAL_RCC_OscConfig+0x7b0>)
 800409a:	68da      	ldr	r2, [r3, #12]
 800409c:	4905      	ldr	r1, [pc, #20]	; (80040b4 <HAL_RCC_OscConfig+0x7b0>)
 800409e:	4b06      	ldr	r3, [pc, #24]	; (80040b8 <HAL_RCC_OscConfig+0x7b4>)
 80040a0:	4013      	ands	r3, r2
 80040a2:	60cb      	str	r3, [r1, #12]
 80040a4:	e001      	b.n	80040aa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e000      	b.n	80040ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3720      	adds	r7, #32
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	40021000 	.word	0x40021000
 80040b8:	feeefffc 	.word	0xfeeefffc

080040bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e0e7      	b.n	80042a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040d0:	4b75      	ldr	r3, [pc, #468]	; (80042a8 <HAL_RCC_ClockConfig+0x1ec>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0307 	and.w	r3, r3, #7
 80040d8:	683a      	ldr	r2, [r7, #0]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d910      	bls.n	8004100 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040de:	4b72      	ldr	r3, [pc, #456]	; (80042a8 <HAL_RCC_ClockConfig+0x1ec>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f023 0207 	bic.w	r2, r3, #7
 80040e6:	4970      	ldr	r1, [pc, #448]	; (80042a8 <HAL_RCC_ClockConfig+0x1ec>)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ee:	4b6e      	ldr	r3, [pc, #440]	; (80042a8 <HAL_RCC_ClockConfig+0x1ec>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d001      	beq.n	8004100 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e0cf      	b.n	80042a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0302 	and.w	r3, r3, #2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d010      	beq.n	800412e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	4b66      	ldr	r3, [pc, #408]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004118:	429a      	cmp	r2, r3
 800411a:	d908      	bls.n	800412e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800411c:	4b63      	ldr	r3, [pc, #396]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	4960      	ldr	r1, [pc, #384]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 800412a:	4313      	orrs	r3, r2
 800412c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d04c      	beq.n	80041d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	2b03      	cmp	r3, #3
 8004140:	d107      	bne.n	8004152 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004142:	4b5a      	ldr	r3, [pc, #360]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d121      	bne.n	8004192 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e0a6      	b.n	80042a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b02      	cmp	r3, #2
 8004158:	d107      	bne.n	800416a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800415a:	4b54      	ldr	r3, [pc, #336]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d115      	bne.n	8004192 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e09a      	b.n	80042a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d107      	bne.n	8004182 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004172:	4b4e      	ldr	r3, [pc, #312]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d109      	bne.n	8004192 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e08e      	b.n	80042a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004182:	4b4a      	ldr	r3, [pc, #296]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e086      	b.n	80042a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004192:	4b46      	ldr	r3, [pc, #280]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f023 0203 	bic.w	r2, r3, #3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	4943      	ldr	r1, [pc, #268]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041a4:	f7fd fbfe 	bl	80019a4 <HAL_GetTick>
 80041a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041aa:	e00a      	b.n	80041c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041ac:	f7fd fbfa 	bl	80019a4 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e06e      	b.n	80042a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041c2:	4b3a      	ldr	r3, [pc, #232]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f003 020c 	and.w	r2, r3, #12
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d1eb      	bne.n	80041ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d010      	beq.n	8004202 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689a      	ldr	r2, [r3, #8]
 80041e4:	4b31      	ldr	r3, [pc, #196]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d208      	bcs.n	8004202 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041f0:	4b2e      	ldr	r3, [pc, #184]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	492b      	ldr	r1, [pc, #172]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004202:	4b29      	ldr	r3, [pc, #164]	; (80042a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0307 	and.w	r3, r3, #7
 800420a:	683a      	ldr	r2, [r7, #0]
 800420c:	429a      	cmp	r2, r3
 800420e:	d210      	bcs.n	8004232 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004210:	4b25      	ldr	r3, [pc, #148]	; (80042a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f023 0207 	bic.w	r2, r3, #7
 8004218:	4923      	ldr	r1, [pc, #140]	; (80042a8 <HAL_RCC_ClockConfig+0x1ec>)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	4313      	orrs	r3, r2
 800421e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004220:	4b21      	ldr	r3, [pc, #132]	; (80042a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0307 	and.w	r3, r3, #7
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	429a      	cmp	r2, r3
 800422c:	d001      	beq.n	8004232 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e036      	b.n	80042a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0304 	and.w	r3, r3, #4
 800423a:	2b00      	cmp	r3, #0
 800423c:	d008      	beq.n	8004250 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800423e:	4b1b      	ldr	r3, [pc, #108]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	4918      	ldr	r1, [pc, #96]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 800424c:	4313      	orrs	r3, r2
 800424e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0308 	and.w	r3, r3, #8
 8004258:	2b00      	cmp	r3, #0
 800425a:	d009      	beq.n	8004270 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800425c:	4b13      	ldr	r3, [pc, #76]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	00db      	lsls	r3, r3, #3
 800426a:	4910      	ldr	r1, [pc, #64]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 800426c:	4313      	orrs	r3, r2
 800426e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004270:	f000 f824 	bl	80042bc <HAL_RCC_GetSysClockFreq>
 8004274:	4602      	mov	r2, r0
 8004276:	4b0d      	ldr	r3, [pc, #52]	; (80042ac <HAL_RCC_ClockConfig+0x1f0>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	091b      	lsrs	r3, r3, #4
 800427c:	f003 030f 	and.w	r3, r3, #15
 8004280:	490b      	ldr	r1, [pc, #44]	; (80042b0 <HAL_RCC_ClockConfig+0x1f4>)
 8004282:	5ccb      	ldrb	r3, [r1, r3]
 8004284:	f003 031f 	and.w	r3, r3, #31
 8004288:	fa22 f303 	lsr.w	r3, r2, r3
 800428c:	4a09      	ldr	r2, [pc, #36]	; (80042b4 <HAL_RCC_ClockConfig+0x1f8>)
 800428e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004290:	4b09      	ldr	r3, [pc, #36]	; (80042b8 <HAL_RCC_ClockConfig+0x1fc>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4618      	mov	r0, r3
 8004296:	f7fd fb35 	bl	8001904 <HAL_InitTick>
 800429a:	4603      	mov	r3, r0
 800429c:	72fb      	strb	r3, [r7, #11]

  return status;
 800429e:	7afb      	ldrb	r3, [r7, #11]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	40022000 	.word	0x40022000
 80042ac:	40021000 	.word	0x40021000
 80042b0:	080092fc 	.word	0x080092fc
 80042b4:	20000000 	.word	0x20000000
 80042b8:	20000004 	.word	0x20000004

080042bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	b089      	sub	sp, #36	; 0x24
 80042c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	61fb      	str	r3, [r7, #28]
 80042c6:	2300      	movs	r3, #0
 80042c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042ca:	4b3e      	ldr	r3, [pc, #248]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 030c 	and.w	r3, r3, #12
 80042d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042d4:	4b3b      	ldr	r3, [pc, #236]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	f003 0303 	and.w	r3, r3, #3
 80042dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d005      	beq.n	80042f0 <HAL_RCC_GetSysClockFreq+0x34>
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	2b0c      	cmp	r3, #12
 80042e8:	d121      	bne.n	800432e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d11e      	bne.n	800432e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80042f0:	4b34      	ldr	r3, [pc, #208]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0308 	and.w	r3, r3, #8
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d107      	bne.n	800430c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80042fc:	4b31      	ldr	r3, [pc, #196]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80042fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004302:	0a1b      	lsrs	r3, r3, #8
 8004304:	f003 030f 	and.w	r3, r3, #15
 8004308:	61fb      	str	r3, [r7, #28]
 800430a:	e005      	b.n	8004318 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800430c:	4b2d      	ldr	r3, [pc, #180]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	091b      	lsrs	r3, r3, #4
 8004312:	f003 030f 	and.w	r3, r3, #15
 8004316:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004318:	4a2b      	ldr	r2, [pc, #172]	; (80043c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004320:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10d      	bne.n	8004344 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800432c:	e00a      	b.n	8004344 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	2b04      	cmp	r3, #4
 8004332:	d102      	bne.n	800433a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004334:	4b25      	ldr	r3, [pc, #148]	; (80043cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004336:	61bb      	str	r3, [r7, #24]
 8004338:	e004      	b.n	8004344 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	2b08      	cmp	r3, #8
 800433e:	d101      	bne.n	8004344 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004340:	4b23      	ldr	r3, [pc, #140]	; (80043d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004342:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	2b0c      	cmp	r3, #12
 8004348:	d134      	bne.n	80043b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800434a:	4b1e      	ldr	r3, [pc, #120]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	2b02      	cmp	r3, #2
 8004358:	d003      	beq.n	8004362 <HAL_RCC_GetSysClockFreq+0xa6>
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	2b03      	cmp	r3, #3
 800435e:	d003      	beq.n	8004368 <HAL_RCC_GetSysClockFreq+0xac>
 8004360:	e005      	b.n	800436e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004362:	4b1a      	ldr	r3, [pc, #104]	; (80043cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004364:	617b      	str	r3, [r7, #20]
      break;
 8004366:	e005      	b.n	8004374 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004368:	4b19      	ldr	r3, [pc, #100]	; (80043d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800436a:	617b      	str	r3, [r7, #20]
      break;
 800436c:	e002      	b.n	8004374 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	617b      	str	r3, [r7, #20]
      break;
 8004372:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004374:	4b13      	ldr	r3, [pc, #76]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	091b      	lsrs	r3, r3, #4
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	3301      	adds	r3, #1
 8004380:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004382:	4b10      	ldr	r3, [pc, #64]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	0a1b      	lsrs	r3, r3, #8
 8004388:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800438c:	697a      	ldr	r2, [r7, #20]
 800438e:	fb03 f202 	mul.w	r2, r3, r2
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	fbb2 f3f3 	udiv	r3, r2, r3
 8004398:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800439a:	4b0a      	ldr	r3, [pc, #40]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	0e5b      	lsrs	r3, r3, #25
 80043a0:	f003 0303 	and.w	r3, r3, #3
 80043a4:	3301      	adds	r3, #1
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80043b4:	69bb      	ldr	r3, [r7, #24]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3724      	adds	r7, #36	; 0x24
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	40021000 	.word	0x40021000
 80043c8:	08009314 	.word	0x08009314
 80043cc:	00f42400 	.word	0x00f42400
 80043d0:	007a1200 	.word	0x007a1200

080043d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043d8:	4b03      	ldr	r3, [pc, #12]	; (80043e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80043da:	681b      	ldr	r3, [r3, #0]
}
 80043dc:	4618      	mov	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	20000000 	.word	0x20000000

080043ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043f0:	f7ff fff0 	bl	80043d4 <HAL_RCC_GetHCLKFreq>
 80043f4:	4602      	mov	r2, r0
 80043f6:	4b06      	ldr	r3, [pc, #24]	; (8004410 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	0a1b      	lsrs	r3, r3, #8
 80043fc:	f003 0307 	and.w	r3, r3, #7
 8004400:	4904      	ldr	r1, [pc, #16]	; (8004414 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004402:	5ccb      	ldrb	r3, [r1, r3]
 8004404:	f003 031f 	and.w	r3, r3, #31
 8004408:	fa22 f303 	lsr.w	r3, r2, r3
}
 800440c:	4618      	mov	r0, r3
 800440e:	bd80      	pop	{r7, pc}
 8004410:	40021000 	.word	0x40021000
 8004414:	0800930c 	.word	0x0800930c

08004418 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800441c:	f7ff ffda 	bl	80043d4 <HAL_RCC_GetHCLKFreq>
 8004420:	4602      	mov	r2, r0
 8004422:	4b06      	ldr	r3, [pc, #24]	; (800443c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	0adb      	lsrs	r3, r3, #11
 8004428:	f003 0307 	and.w	r3, r3, #7
 800442c:	4904      	ldr	r1, [pc, #16]	; (8004440 <HAL_RCC_GetPCLK2Freq+0x28>)
 800442e:	5ccb      	ldrb	r3, [r1, r3]
 8004430:	f003 031f 	and.w	r3, r3, #31
 8004434:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004438:	4618      	mov	r0, r3
 800443a:	bd80      	pop	{r7, pc}
 800443c:	40021000 	.word	0x40021000
 8004440:	0800930c 	.word	0x0800930c

08004444 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800444c:	2300      	movs	r3, #0
 800444e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004450:	4b2a      	ldr	r3, [pc, #168]	; (80044fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004454:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d003      	beq.n	8004464 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800445c:	f7ff f9ee 	bl	800383c <HAL_PWREx_GetVoltageRange>
 8004460:	6178      	str	r0, [r7, #20]
 8004462:	e014      	b.n	800448e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004464:	4b25      	ldr	r3, [pc, #148]	; (80044fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004466:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004468:	4a24      	ldr	r2, [pc, #144]	; (80044fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800446a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800446e:	6593      	str	r3, [r2, #88]	; 0x58
 8004470:	4b22      	ldr	r3, [pc, #136]	; (80044fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004478:	60fb      	str	r3, [r7, #12]
 800447a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800447c:	f7ff f9de 	bl	800383c <HAL_PWREx_GetVoltageRange>
 8004480:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004482:	4b1e      	ldr	r3, [pc, #120]	; (80044fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004486:	4a1d      	ldr	r2, [pc, #116]	; (80044fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004488:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800448c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004494:	d10b      	bne.n	80044ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2b80      	cmp	r3, #128	; 0x80
 800449a:	d919      	bls.n	80044d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2ba0      	cmp	r3, #160	; 0xa0
 80044a0:	d902      	bls.n	80044a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044a2:	2302      	movs	r3, #2
 80044a4:	613b      	str	r3, [r7, #16]
 80044a6:	e013      	b.n	80044d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044a8:	2301      	movs	r3, #1
 80044aa:	613b      	str	r3, [r7, #16]
 80044ac:	e010      	b.n	80044d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2b80      	cmp	r3, #128	; 0x80
 80044b2:	d902      	bls.n	80044ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80044b4:	2303      	movs	r3, #3
 80044b6:	613b      	str	r3, [r7, #16]
 80044b8:	e00a      	b.n	80044d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2b80      	cmp	r3, #128	; 0x80
 80044be:	d102      	bne.n	80044c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044c0:	2302      	movs	r3, #2
 80044c2:	613b      	str	r3, [r7, #16]
 80044c4:	e004      	b.n	80044d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2b70      	cmp	r3, #112	; 0x70
 80044ca:	d101      	bne.n	80044d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044cc:	2301      	movs	r3, #1
 80044ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f023 0207 	bic.w	r2, r3, #7
 80044d8:	4909      	ldr	r1, [pc, #36]	; (8004500 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	4313      	orrs	r3, r2
 80044de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80044e0:	4b07      	ldr	r3, [pc, #28]	; (8004500 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d001      	beq.n	80044f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e000      	b.n	80044f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40021000 	.word	0x40021000
 8004500:	40022000 	.word	0x40022000

08004504 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800450c:	2300      	movs	r3, #0
 800450e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004510:	2300      	movs	r3, #0
 8004512:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800451c:	2b00      	cmp	r3, #0
 800451e:	d041      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004524:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004528:	d02a      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800452a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800452e:	d824      	bhi.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004530:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004534:	d008      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004536:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800453a:	d81e      	bhi.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00a      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004540:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004544:	d010      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004546:	e018      	b.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004548:	4b86      	ldr	r3, [pc, #536]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	4a85      	ldr	r2, [pc, #532]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800454e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004552:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004554:	e015      	b.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	3304      	adds	r3, #4
 800455a:	2100      	movs	r1, #0
 800455c:	4618      	mov	r0, r3
 800455e:	f000 fabb 	bl	8004ad8 <RCCEx_PLLSAI1_Config>
 8004562:	4603      	mov	r3, r0
 8004564:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004566:	e00c      	b.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	3320      	adds	r3, #32
 800456c:	2100      	movs	r1, #0
 800456e:	4618      	mov	r0, r3
 8004570:	f000 fba6 	bl	8004cc0 <RCCEx_PLLSAI2_Config>
 8004574:	4603      	mov	r3, r0
 8004576:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004578:	e003      	b.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	74fb      	strb	r3, [r7, #19]
      break;
 800457e:	e000      	b.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004580:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004582:	7cfb      	ldrb	r3, [r7, #19]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10b      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004588:	4b76      	ldr	r3, [pc, #472]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800458a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800458e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004596:	4973      	ldr	r1, [pc, #460]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004598:	4313      	orrs	r3, r2
 800459a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800459e:	e001      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045a0:	7cfb      	ldrb	r3, [r7, #19]
 80045a2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d041      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045b4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80045b8:	d02a      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80045ba:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80045be:	d824      	bhi.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80045c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80045c4:	d008      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80045c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80045ca:	d81e      	bhi.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00a      	beq.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80045d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045d4:	d010      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80045d6:	e018      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045d8:	4b62      	ldr	r3, [pc, #392]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	4a61      	ldr	r2, [pc, #388]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045e2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80045e4:	e015      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	3304      	adds	r3, #4
 80045ea:	2100      	movs	r1, #0
 80045ec:	4618      	mov	r0, r3
 80045ee:	f000 fa73 	bl	8004ad8 <RCCEx_PLLSAI1_Config>
 80045f2:	4603      	mov	r3, r0
 80045f4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80045f6:	e00c      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	3320      	adds	r3, #32
 80045fc:	2100      	movs	r1, #0
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 fb5e 	bl	8004cc0 <RCCEx_PLLSAI2_Config>
 8004604:	4603      	mov	r3, r0
 8004606:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004608:	e003      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	74fb      	strb	r3, [r7, #19]
      break;
 800460e:	e000      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004610:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004612:	7cfb      	ldrb	r3, [r7, #19]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10b      	bne.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004618:	4b52      	ldr	r3, [pc, #328]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800461a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800461e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004626:	494f      	ldr	r1, [pc, #316]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004628:	4313      	orrs	r3, r2
 800462a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800462e:	e001      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004630:	7cfb      	ldrb	r3, [r7, #19]
 8004632:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 80a0 	beq.w	8004782 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004642:	2300      	movs	r3, #0
 8004644:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004646:	4b47      	ldr	r3, [pc, #284]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004656:	2300      	movs	r3, #0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00d      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800465c:	4b41      	ldr	r3, [pc, #260]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800465e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004660:	4a40      	ldr	r2, [pc, #256]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004662:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004666:	6593      	str	r3, [r2, #88]	; 0x58
 8004668:	4b3e      	ldr	r3, [pc, #248]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800466a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800466c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004670:	60bb      	str	r3, [r7, #8]
 8004672:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004674:	2301      	movs	r3, #1
 8004676:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004678:	4b3b      	ldr	r3, [pc, #236]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a3a      	ldr	r2, [pc, #232]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800467e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004682:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004684:	f7fd f98e 	bl	80019a4 <HAL_GetTick>
 8004688:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800468a:	e009      	b.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800468c:	f7fd f98a 	bl	80019a4 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d902      	bls.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	74fb      	strb	r3, [r7, #19]
        break;
 800469e:	e005      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046a0:	4b31      	ldr	r3, [pc, #196]	; (8004768 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0ef      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80046ac:	7cfb      	ldrb	r3, [r7, #19]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d15c      	bne.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046b2:	4b2c      	ldr	r3, [pc, #176]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046bc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d01f      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d019      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80046d0:	4b24      	ldr	r3, [pc, #144]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046dc:	4b21      	ldr	r3, [pc, #132]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046e2:	4a20      	ldr	r2, [pc, #128]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046ec:	4b1d      	ldr	r3, [pc, #116]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046f2:	4a1c      	ldr	r2, [pc, #112]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80046fc:	4a19      	ldr	r2, [pc, #100]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	2b00      	cmp	r3, #0
 800470c:	d016      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800470e:	f7fd f949 	bl	80019a4 <HAL_GetTick>
 8004712:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004714:	e00b      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004716:	f7fd f945 	bl	80019a4 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	f241 3288 	movw	r2, #5000	; 0x1388
 8004724:	4293      	cmp	r3, r2
 8004726:	d902      	bls.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	74fb      	strb	r3, [r7, #19]
            break;
 800472c:	e006      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800472e:	4b0d      	ldr	r3, [pc, #52]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004734:	f003 0302 	and.w	r3, r3, #2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0ec      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800473c:	7cfb      	ldrb	r3, [r7, #19]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d10c      	bne.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004742:	4b08      	ldr	r3, [pc, #32]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004748:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004752:	4904      	ldr	r1, [pc, #16]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004754:	4313      	orrs	r3, r2
 8004756:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800475a:	e009      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800475c:	7cfb      	ldrb	r3, [r7, #19]
 800475e:	74bb      	strb	r3, [r7, #18]
 8004760:	e006      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004762:	bf00      	nop
 8004764:	40021000 	.word	0x40021000
 8004768:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800476c:	7cfb      	ldrb	r3, [r7, #19]
 800476e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004770:	7c7b      	ldrb	r3, [r7, #17]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d105      	bne.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004776:	4b9e      	ldr	r3, [pc, #632]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800477a:	4a9d      	ldr	r2, [pc, #628]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800477c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004780:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800478e:	4b98      	ldr	r3, [pc, #608]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004794:	f023 0203 	bic.w	r2, r3, #3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479c:	4994      	ldr	r1, [pc, #592]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00a      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047b0:	4b8f      	ldr	r3, [pc, #572]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b6:	f023 020c 	bic.w	r2, r3, #12
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047be:	498c      	ldr	r1, [pc, #560]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0304 	and.w	r3, r3, #4
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00a      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047d2:	4b87      	ldr	r3, [pc, #540]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e0:	4983      	ldr	r1, [pc, #524]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0308 	and.w	r3, r3, #8
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00a      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047f4:	4b7e      	ldr	r3, [pc, #504]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004802:	497b      	ldr	r1, [pc, #492]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004804:	4313      	orrs	r3, r2
 8004806:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0310 	and.w	r3, r3, #16
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00a      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004816:	4b76      	ldr	r3, [pc, #472]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004818:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004824:	4972      	ldr	r1, [pc, #456]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0320 	and.w	r3, r3, #32
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00a      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004838:	4b6d      	ldr	r3, [pc, #436]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800483a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800483e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004846:	496a      	ldr	r1, [pc, #424]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004848:	4313      	orrs	r3, r2
 800484a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00a      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800485a:	4b65      	ldr	r3, [pc, #404]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800485c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004860:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004868:	4961      	ldr	r1, [pc, #388]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800486a:	4313      	orrs	r3, r2
 800486c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00a      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800487c:	4b5c      	ldr	r3, [pc, #368]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800487e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004882:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800488a:	4959      	ldr	r1, [pc, #356]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800488c:	4313      	orrs	r3, r2
 800488e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00a      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800489e:	4b54      	ldr	r3, [pc, #336]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048ac:	4950      	ldr	r1, [pc, #320]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00a      	beq.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048c0:	4b4b      	ldr	r3, [pc, #300]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048c6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ce:	4948      	ldr	r1, [pc, #288]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d0:	4313      	orrs	r3, r2
 80048d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d00a      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048e2:	4b43      	ldr	r3, [pc, #268]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048f0:	493f      	ldr	r1, [pc, #252]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d028      	beq.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004904:	4b3a      	ldr	r3, [pc, #232]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800490a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004912:	4937      	ldr	r1, [pc, #220]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004914:	4313      	orrs	r3, r2
 8004916:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800491e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004922:	d106      	bne.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004924:	4b32      	ldr	r3, [pc, #200]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	4a31      	ldr	r2, [pc, #196]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800492a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800492e:	60d3      	str	r3, [r2, #12]
 8004930:	e011      	b.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004936:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800493a:	d10c      	bne.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	3304      	adds	r3, #4
 8004940:	2101      	movs	r1, #1
 8004942:	4618      	mov	r0, r3
 8004944:	f000 f8c8 	bl	8004ad8 <RCCEx_PLLSAI1_Config>
 8004948:	4603      	mov	r3, r0
 800494a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800494c:	7cfb      	ldrb	r3, [r7, #19]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d001      	beq.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004952:	7cfb      	ldrb	r3, [r7, #19]
 8004954:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d028      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004962:	4b23      	ldr	r3, [pc, #140]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004968:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004970:	491f      	ldr	r1, [pc, #124]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004972:	4313      	orrs	r3, r2
 8004974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800497c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004980:	d106      	bne.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004982:	4b1b      	ldr	r3, [pc, #108]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	4a1a      	ldr	r2, [pc, #104]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004988:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800498c:	60d3      	str	r3, [r2, #12]
 800498e:	e011      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004994:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004998:	d10c      	bne.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	3304      	adds	r3, #4
 800499e:	2101      	movs	r1, #1
 80049a0:	4618      	mov	r0, r3
 80049a2:	f000 f899 	bl	8004ad8 <RCCEx_PLLSAI1_Config>
 80049a6:	4603      	mov	r3, r0
 80049a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049aa:	7cfb      	ldrb	r3, [r7, #19]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d001      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80049b0:	7cfb      	ldrb	r3, [r7, #19]
 80049b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d02b      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049c0:	4b0b      	ldr	r3, [pc, #44]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049ce:	4908      	ldr	r1, [pc, #32]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049de:	d109      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049e0:	4b03      	ldr	r3, [pc, #12]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	4a02      	ldr	r2, [pc, #8]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049ea:	60d3      	str	r3, [r2, #12]
 80049ec:	e014      	b.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80049ee:	bf00      	nop
 80049f0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049fc:	d10c      	bne.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	3304      	adds	r3, #4
 8004a02:	2101      	movs	r1, #1
 8004a04:	4618      	mov	r0, r3
 8004a06:	f000 f867 	bl	8004ad8 <RCCEx_PLLSAI1_Config>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a0e:	7cfb      	ldrb	r3, [r7, #19]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004a14:	7cfb      	ldrb	r3, [r7, #19]
 8004a16:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d02f      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a24:	4b2b      	ldr	r3, [pc, #172]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a32:	4928      	ldr	r1, [pc, #160]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a42:	d10d      	bne.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	3304      	adds	r3, #4
 8004a48:	2102      	movs	r1, #2
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 f844 	bl	8004ad8 <RCCEx_PLLSAI1_Config>
 8004a50:	4603      	mov	r3, r0
 8004a52:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a54:	7cfb      	ldrb	r3, [r7, #19]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d014      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004a5a:	7cfb      	ldrb	r3, [r7, #19]
 8004a5c:	74bb      	strb	r3, [r7, #18]
 8004a5e:	e011      	b.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a68:	d10c      	bne.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	3320      	adds	r3, #32
 8004a6e:	2102      	movs	r1, #2
 8004a70:	4618      	mov	r0, r3
 8004a72:	f000 f925 	bl	8004cc0 <RCCEx_PLLSAI2_Config>
 8004a76:	4603      	mov	r3, r0
 8004a78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a7a:	7cfb      	ldrb	r3, [r7, #19]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004a80:	7cfb      	ldrb	r3, [r7, #19]
 8004a82:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00a      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004a90:	4b10      	ldr	r3, [pc, #64]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a96:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a9e:	490d      	ldr	r1, [pc, #52]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00b      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ab2:	4b08      	ldr	r3, [pc, #32]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ac2:	4904      	ldr	r1, [pc, #16]	; (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004aca:	7cbb      	ldrb	r3, [r7, #18]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3718      	adds	r7, #24
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	40021000 	.word	0x40021000

08004ad8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ae6:	4b75      	ldr	r3, [pc, #468]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	f003 0303 	and.w	r3, r3, #3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d018      	beq.n	8004b24 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004af2:	4b72      	ldr	r3, [pc, #456]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	f003 0203 	and.w	r2, r3, #3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d10d      	bne.n	8004b1e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
       ||
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d009      	beq.n	8004b1e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004b0a:	4b6c      	ldr	r3, [pc, #432]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	091b      	lsrs	r3, r3, #4
 8004b10:	f003 0307 	and.w	r3, r3, #7
 8004b14:	1c5a      	adds	r2, r3, #1
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
       ||
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d047      	beq.n	8004bae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	73fb      	strb	r3, [r7, #15]
 8004b22:	e044      	b.n	8004bae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2b03      	cmp	r3, #3
 8004b2a:	d018      	beq.n	8004b5e <RCCEx_PLLSAI1_Config+0x86>
 8004b2c:	2b03      	cmp	r3, #3
 8004b2e:	d825      	bhi.n	8004b7c <RCCEx_PLLSAI1_Config+0xa4>
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d002      	beq.n	8004b3a <RCCEx_PLLSAI1_Config+0x62>
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d009      	beq.n	8004b4c <RCCEx_PLLSAI1_Config+0x74>
 8004b38:	e020      	b.n	8004b7c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b3a:	4b60      	ldr	r3, [pc, #384]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d11d      	bne.n	8004b82 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b4a:	e01a      	b.n	8004b82 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b4c:	4b5b      	ldr	r3, [pc, #364]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d116      	bne.n	8004b86 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b5c:	e013      	b.n	8004b86 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b5e:	4b57      	ldr	r3, [pc, #348]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10f      	bne.n	8004b8a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b6a:	4b54      	ldr	r3, [pc, #336]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d109      	bne.n	8004b8a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b7a:	e006      	b.n	8004b8a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b80:	e004      	b.n	8004b8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b82:	bf00      	nop
 8004b84:	e002      	b.n	8004b8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b86:	bf00      	nop
 8004b88:	e000      	b.n	8004b8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b8c:	7bfb      	ldrb	r3, [r7, #15]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10d      	bne.n	8004bae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b92:	4b4a      	ldr	r3, [pc, #296]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6819      	ldr	r1, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	011b      	lsls	r3, r3, #4
 8004ba6:	430b      	orrs	r3, r1
 8004ba8:	4944      	ldr	r1, [pc, #272]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004bae:	7bfb      	ldrb	r3, [r7, #15]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d17d      	bne.n	8004cb0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004bb4:	4b41      	ldr	r3, [pc, #260]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a40      	ldr	r2, [pc, #256]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004bbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bc0:	f7fc fef0 	bl	80019a4 <HAL_GetTick>
 8004bc4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004bc6:	e009      	b.n	8004bdc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bc8:	f7fc feec 	bl	80019a4 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d902      	bls.n	8004bdc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	73fb      	strb	r3, [r7, #15]
        break;
 8004bda:	e005      	b.n	8004be8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004bdc:	4b37      	ldr	r3, [pc, #220]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1ef      	bne.n	8004bc8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004be8:	7bfb      	ldrb	r3, [r7, #15]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d160      	bne.n	8004cb0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d111      	bne.n	8004c18 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bf4:	4b31      	ldr	r3, [pc, #196]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004bfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	6892      	ldr	r2, [r2, #8]
 8004c04:	0211      	lsls	r1, r2, #8
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	68d2      	ldr	r2, [r2, #12]
 8004c0a:	0912      	lsrs	r2, r2, #4
 8004c0c:	0452      	lsls	r2, r2, #17
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	492a      	ldr	r1, [pc, #168]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	610b      	str	r3, [r1, #16]
 8004c16:	e027      	b.n	8004c68 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d112      	bne.n	8004c44 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c1e:	4b27      	ldr	r3, [pc, #156]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004c26:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6892      	ldr	r2, [r2, #8]
 8004c2e:	0211      	lsls	r1, r2, #8
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	6912      	ldr	r2, [r2, #16]
 8004c34:	0852      	lsrs	r2, r2, #1
 8004c36:	3a01      	subs	r2, #1
 8004c38:	0552      	lsls	r2, r2, #21
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	491f      	ldr	r1, [pc, #124]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	610b      	str	r3, [r1, #16]
 8004c42:	e011      	b.n	8004c68 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c44:	4b1d      	ldr	r3, [pc, #116]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004c4c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	6892      	ldr	r2, [r2, #8]
 8004c54:	0211      	lsls	r1, r2, #8
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	6952      	ldr	r2, [r2, #20]
 8004c5a:	0852      	lsrs	r2, r2, #1
 8004c5c:	3a01      	subs	r2, #1
 8004c5e:	0652      	lsls	r2, r2, #25
 8004c60:	430a      	orrs	r2, r1
 8004c62:	4916      	ldr	r1, [pc, #88]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004c68:	4b14      	ldr	r3, [pc, #80]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a13      	ldr	r2, [pc, #76]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c6e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c74:	f7fc fe96 	bl	80019a4 <HAL_GetTick>
 8004c78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c7a:	e009      	b.n	8004c90 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c7c:	f7fc fe92 	bl	80019a4 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d902      	bls.n	8004c90 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	73fb      	strb	r3, [r7, #15]
          break;
 8004c8e:	e005      	b.n	8004c9c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c90:	4b0a      	ldr	r3, [pc, #40]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d0ef      	beq.n	8004c7c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004c9c:	7bfb      	ldrb	r3, [r7, #15]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d106      	bne.n	8004cb0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ca2:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ca4:	691a      	ldr	r2, [r3, #16]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	699b      	ldr	r3, [r3, #24]
 8004caa:	4904      	ldr	r1, [pc, #16]	; (8004cbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cac:	4313      	orrs	r3, r2
 8004cae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	40021000 	.word	0x40021000

08004cc0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cce:	4b6a      	ldr	r3, [pc, #424]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	f003 0303 	and.w	r3, r3, #3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d018      	beq.n	8004d0c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004cda:	4b67      	ldr	r3, [pc, #412]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	f003 0203 	and.w	r2, r3, #3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d10d      	bne.n	8004d06 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
       ||
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d009      	beq.n	8004d06 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004cf2:	4b61      	ldr	r3, [pc, #388]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	091b      	lsrs	r3, r3, #4
 8004cf8:	f003 0307 	and.w	r3, r3, #7
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
       ||
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d047      	beq.n	8004d96 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	73fb      	strb	r3, [r7, #15]
 8004d0a:	e044      	b.n	8004d96 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2b03      	cmp	r3, #3
 8004d12:	d018      	beq.n	8004d46 <RCCEx_PLLSAI2_Config+0x86>
 8004d14:	2b03      	cmp	r3, #3
 8004d16:	d825      	bhi.n	8004d64 <RCCEx_PLLSAI2_Config+0xa4>
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d002      	beq.n	8004d22 <RCCEx_PLLSAI2_Config+0x62>
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d009      	beq.n	8004d34 <RCCEx_PLLSAI2_Config+0x74>
 8004d20:	e020      	b.n	8004d64 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d22:	4b55      	ldr	r3, [pc, #340]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d11d      	bne.n	8004d6a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d32:	e01a      	b.n	8004d6a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d34:	4b50      	ldr	r3, [pc, #320]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d116      	bne.n	8004d6e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d44:	e013      	b.n	8004d6e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d46:	4b4c      	ldr	r3, [pc, #304]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10f      	bne.n	8004d72 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d52:	4b49      	ldr	r3, [pc, #292]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d109      	bne.n	8004d72 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d62:	e006      	b.n	8004d72 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	73fb      	strb	r3, [r7, #15]
      break;
 8004d68:	e004      	b.n	8004d74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d6a:	bf00      	nop
 8004d6c:	e002      	b.n	8004d74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d6e:	bf00      	nop
 8004d70:	e000      	b.n	8004d74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d72:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d74:	7bfb      	ldrb	r3, [r7, #15]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d10d      	bne.n	8004d96 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d7a:	4b3f      	ldr	r3, [pc, #252]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6819      	ldr	r1, [r3, #0]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	011b      	lsls	r3, r3, #4
 8004d8e:	430b      	orrs	r3, r1
 8004d90:	4939      	ldr	r1, [pc, #228]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d96:	7bfb      	ldrb	r3, [r7, #15]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d167      	bne.n	8004e6c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d9c:	4b36      	ldr	r3, [pc, #216]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a35      	ldr	r2, [pc, #212]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004da2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004da6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da8:	f7fc fdfc 	bl	80019a4 <HAL_GetTick>
 8004dac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004dae:	e009      	b.n	8004dc4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004db0:	f7fc fdf8 	bl	80019a4 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d902      	bls.n	8004dc4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	73fb      	strb	r3, [r7, #15]
        break;
 8004dc2:	e005      	b.n	8004dd0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004dc4:	4b2c      	ldr	r3, [pc, #176]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d1ef      	bne.n	8004db0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d14a      	bne.n	8004e6c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d111      	bne.n	8004e00 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ddc:	4b26      	ldr	r3, [pc, #152]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dde:	695b      	ldr	r3, [r3, #20]
 8004de0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004de4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	6892      	ldr	r2, [r2, #8]
 8004dec:	0211      	lsls	r1, r2, #8
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	68d2      	ldr	r2, [r2, #12]
 8004df2:	0912      	lsrs	r2, r2, #4
 8004df4:	0452      	lsls	r2, r2, #17
 8004df6:	430a      	orrs	r2, r1
 8004df8:	491f      	ldr	r1, [pc, #124]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	614b      	str	r3, [r1, #20]
 8004dfe:	e011      	b.n	8004e24 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e00:	4b1d      	ldr	r3, [pc, #116]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e02:	695b      	ldr	r3, [r3, #20]
 8004e04:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004e08:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6892      	ldr	r2, [r2, #8]
 8004e10:	0211      	lsls	r1, r2, #8
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	6912      	ldr	r2, [r2, #16]
 8004e16:	0852      	lsrs	r2, r2, #1
 8004e18:	3a01      	subs	r2, #1
 8004e1a:	0652      	lsls	r2, r2, #25
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	4916      	ldr	r1, [pc, #88]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004e24:	4b14      	ldr	r3, [pc, #80]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a13      	ldr	r2, [pc, #76]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e30:	f7fc fdb8 	bl	80019a4 <HAL_GetTick>
 8004e34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e36:	e009      	b.n	8004e4c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e38:	f7fc fdb4 	bl	80019a4 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d902      	bls.n	8004e4c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	73fb      	strb	r3, [r7, #15]
          break;
 8004e4a:	e005      	b.n	8004e58 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e4c:	4b0a      	ldr	r3, [pc, #40]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d0ef      	beq.n	8004e38 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004e58:	7bfb      	ldrb	r3, [r7, #15]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d106      	bne.n	8004e6c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e5e:	4b06      	ldr	r3, [pc, #24]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e60:	695a      	ldr	r2, [r3, #20]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	4904      	ldr	r1, [pc, #16]	; (8004e78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3710      	adds	r7, #16
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	40021000 	.word	0x40021000

08004e7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d001      	beq.n	8004e94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e04f      	b.n	8004f34 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2202      	movs	r2, #2
 8004e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68da      	ldr	r2, [r3, #12]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f042 0201 	orr.w	r2, r2, #1
 8004eaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a23      	ldr	r2, [pc, #140]	; (8004f40 <HAL_TIM_Base_Start_IT+0xc4>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d01d      	beq.n	8004ef2 <HAL_TIM_Base_Start_IT+0x76>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ebe:	d018      	beq.n	8004ef2 <HAL_TIM_Base_Start_IT+0x76>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a1f      	ldr	r2, [pc, #124]	; (8004f44 <HAL_TIM_Base_Start_IT+0xc8>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d013      	beq.n	8004ef2 <HAL_TIM_Base_Start_IT+0x76>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a1e      	ldr	r2, [pc, #120]	; (8004f48 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d00e      	beq.n	8004ef2 <HAL_TIM_Base_Start_IT+0x76>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a1c      	ldr	r2, [pc, #112]	; (8004f4c <HAL_TIM_Base_Start_IT+0xd0>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d009      	beq.n	8004ef2 <HAL_TIM_Base_Start_IT+0x76>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a1b      	ldr	r2, [pc, #108]	; (8004f50 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d004      	beq.n	8004ef2 <HAL_TIM_Base_Start_IT+0x76>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a19      	ldr	r2, [pc, #100]	; (8004f54 <HAL_TIM_Base_Start_IT+0xd8>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d115      	bne.n	8004f1e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689a      	ldr	r2, [r3, #8]
 8004ef8:	4b17      	ldr	r3, [pc, #92]	; (8004f58 <HAL_TIM_Base_Start_IT+0xdc>)
 8004efa:	4013      	ands	r3, r2
 8004efc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2b06      	cmp	r3, #6
 8004f02:	d015      	beq.n	8004f30 <HAL_TIM_Base_Start_IT+0xb4>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f0a:	d011      	beq.n	8004f30 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f042 0201 	orr.w	r2, r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f1c:	e008      	b.n	8004f30 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f042 0201 	orr.w	r2, r2, #1
 8004f2c:	601a      	str	r2, [r3, #0]
 8004f2e:	e000      	b.n	8004f32 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3714      	adds	r7, #20
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	40012c00 	.word	0x40012c00
 8004f44:	40000400 	.word	0x40000400
 8004f48:	40000800 	.word	0x40000800
 8004f4c:	40000c00 	.word	0x40000c00
 8004f50:	40013400 	.word	0x40013400
 8004f54:	40014000 	.word	0x40014000
 8004f58:	00010007 	.word	0x00010007

08004f5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e049      	b.n	8005002 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d106      	bne.n	8004f88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7fc fabe 	bl	8001504 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	3304      	adds	r3, #4
 8004f98:	4619      	mov	r1, r3
 8004f9a:	4610      	mov	r0, r2
 8004f9c:	f000 fa50 	bl	8005440 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
	...

0800500c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d109      	bne.n	8005030 <HAL_TIM_PWM_Start+0x24>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b01      	cmp	r3, #1
 8005026:	bf14      	ite	ne
 8005028:	2301      	movne	r3, #1
 800502a:	2300      	moveq	r3, #0
 800502c:	b2db      	uxtb	r3, r3
 800502e:	e03c      	b.n	80050aa <HAL_TIM_PWM_Start+0x9e>
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	2b04      	cmp	r3, #4
 8005034:	d109      	bne.n	800504a <HAL_TIM_PWM_Start+0x3e>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800503c:	b2db      	uxtb	r3, r3
 800503e:	2b01      	cmp	r3, #1
 8005040:	bf14      	ite	ne
 8005042:	2301      	movne	r3, #1
 8005044:	2300      	moveq	r3, #0
 8005046:	b2db      	uxtb	r3, r3
 8005048:	e02f      	b.n	80050aa <HAL_TIM_PWM_Start+0x9e>
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2b08      	cmp	r3, #8
 800504e:	d109      	bne.n	8005064 <HAL_TIM_PWM_Start+0x58>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b01      	cmp	r3, #1
 800505a:	bf14      	ite	ne
 800505c:	2301      	movne	r3, #1
 800505e:	2300      	moveq	r3, #0
 8005060:	b2db      	uxtb	r3, r3
 8005062:	e022      	b.n	80050aa <HAL_TIM_PWM_Start+0x9e>
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	2b0c      	cmp	r3, #12
 8005068:	d109      	bne.n	800507e <HAL_TIM_PWM_Start+0x72>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b01      	cmp	r3, #1
 8005074:	bf14      	ite	ne
 8005076:	2301      	movne	r3, #1
 8005078:	2300      	moveq	r3, #0
 800507a:	b2db      	uxtb	r3, r3
 800507c:	e015      	b.n	80050aa <HAL_TIM_PWM_Start+0x9e>
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	2b10      	cmp	r3, #16
 8005082:	d109      	bne.n	8005098 <HAL_TIM_PWM_Start+0x8c>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b01      	cmp	r3, #1
 800508e:	bf14      	ite	ne
 8005090:	2301      	movne	r3, #1
 8005092:	2300      	moveq	r3, #0
 8005094:	b2db      	uxtb	r3, r3
 8005096:	e008      	b.n	80050aa <HAL_TIM_PWM_Start+0x9e>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	bf14      	ite	ne
 80050a4:	2301      	movne	r3, #1
 80050a6:	2300      	moveq	r3, #0
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e09c      	b.n	80051ec <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d104      	bne.n	80050c2 <HAL_TIM_PWM_Start+0xb6>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050c0:	e023      	b.n	800510a <HAL_TIM_PWM_Start+0xfe>
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2b04      	cmp	r3, #4
 80050c6:	d104      	bne.n	80050d2 <HAL_TIM_PWM_Start+0xc6>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2202      	movs	r2, #2
 80050cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050d0:	e01b      	b.n	800510a <HAL_TIM_PWM_Start+0xfe>
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d104      	bne.n	80050e2 <HAL_TIM_PWM_Start+0xd6>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050e0:	e013      	b.n	800510a <HAL_TIM_PWM_Start+0xfe>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b0c      	cmp	r3, #12
 80050e6:	d104      	bne.n	80050f2 <HAL_TIM_PWM_Start+0xe6>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80050f0:	e00b      	b.n	800510a <HAL_TIM_PWM_Start+0xfe>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b10      	cmp	r3, #16
 80050f6:	d104      	bne.n	8005102 <HAL_TIM_PWM_Start+0xf6>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005100:	e003      	b.n	800510a <HAL_TIM_PWM_Start+0xfe>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2202      	movs	r2, #2
 8005106:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2201      	movs	r2, #1
 8005110:	6839      	ldr	r1, [r7, #0]
 8005112:	4618      	mov	r0, r3
 8005114:	f000 fd04 	bl	8005b20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a35      	ldr	r2, [pc, #212]	; (80051f4 <HAL_TIM_PWM_Start+0x1e8>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d013      	beq.n	800514a <HAL_TIM_PWM_Start+0x13e>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a34      	ldr	r2, [pc, #208]	; (80051f8 <HAL_TIM_PWM_Start+0x1ec>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d00e      	beq.n	800514a <HAL_TIM_PWM_Start+0x13e>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a32      	ldr	r2, [pc, #200]	; (80051fc <HAL_TIM_PWM_Start+0x1f0>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d009      	beq.n	800514a <HAL_TIM_PWM_Start+0x13e>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a31      	ldr	r2, [pc, #196]	; (8005200 <HAL_TIM_PWM_Start+0x1f4>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d004      	beq.n	800514a <HAL_TIM_PWM_Start+0x13e>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a2f      	ldr	r2, [pc, #188]	; (8005204 <HAL_TIM_PWM_Start+0x1f8>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d101      	bne.n	800514e <HAL_TIM_PWM_Start+0x142>
 800514a:	2301      	movs	r3, #1
 800514c:	e000      	b.n	8005150 <HAL_TIM_PWM_Start+0x144>
 800514e:	2300      	movs	r3, #0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d007      	beq.n	8005164 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005162:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a22      	ldr	r2, [pc, #136]	; (80051f4 <HAL_TIM_PWM_Start+0x1e8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d01d      	beq.n	80051aa <HAL_TIM_PWM_Start+0x19e>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005176:	d018      	beq.n	80051aa <HAL_TIM_PWM_Start+0x19e>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a22      	ldr	r2, [pc, #136]	; (8005208 <HAL_TIM_PWM_Start+0x1fc>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d013      	beq.n	80051aa <HAL_TIM_PWM_Start+0x19e>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a21      	ldr	r2, [pc, #132]	; (800520c <HAL_TIM_PWM_Start+0x200>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d00e      	beq.n	80051aa <HAL_TIM_PWM_Start+0x19e>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a1f      	ldr	r2, [pc, #124]	; (8005210 <HAL_TIM_PWM_Start+0x204>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d009      	beq.n	80051aa <HAL_TIM_PWM_Start+0x19e>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a17      	ldr	r2, [pc, #92]	; (80051f8 <HAL_TIM_PWM_Start+0x1ec>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d004      	beq.n	80051aa <HAL_TIM_PWM_Start+0x19e>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a15      	ldr	r2, [pc, #84]	; (80051fc <HAL_TIM_PWM_Start+0x1f0>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d115      	bne.n	80051d6 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689a      	ldr	r2, [r3, #8]
 80051b0:	4b18      	ldr	r3, [pc, #96]	; (8005214 <HAL_TIM_PWM_Start+0x208>)
 80051b2:	4013      	ands	r3, r2
 80051b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2b06      	cmp	r3, #6
 80051ba:	d015      	beq.n	80051e8 <HAL_TIM_PWM_Start+0x1dc>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051c2:	d011      	beq.n	80051e8 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f042 0201 	orr.w	r2, r2, #1
 80051d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d4:	e008      	b.n	80051e8 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f042 0201 	orr.w	r2, r2, #1
 80051e4:	601a      	str	r2, [r3, #0]
 80051e6:	e000      	b.n	80051ea <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051e8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3710      	adds	r7, #16
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	40012c00 	.word	0x40012c00
 80051f8:	40013400 	.word	0x40013400
 80051fc:	40014000 	.word	0x40014000
 8005200:	40014400 	.word	0x40014400
 8005204:	40014800 	.word	0x40014800
 8005208:	40000400 	.word	0x40000400
 800520c:	40000800 	.word	0x40000800
 8005210:	40000c00 	.word	0x40000c00
 8005214:	00010007 	.word	0x00010007

08005218 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b086      	sub	sp, #24
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005224:	2300      	movs	r3, #0
 8005226:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800522e:	2b01      	cmp	r3, #1
 8005230:	d101      	bne.n	8005236 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005232:	2302      	movs	r3, #2
 8005234:	e0ff      	b.n	8005436 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2201      	movs	r2, #1
 800523a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2b14      	cmp	r3, #20
 8005242:	f200 80f0 	bhi.w	8005426 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005246:	a201      	add	r2, pc, #4	; (adr r2, 800524c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800524c:	080052a1 	.word	0x080052a1
 8005250:	08005427 	.word	0x08005427
 8005254:	08005427 	.word	0x08005427
 8005258:	08005427 	.word	0x08005427
 800525c:	080052e1 	.word	0x080052e1
 8005260:	08005427 	.word	0x08005427
 8005264:	08005427 	.word	0x08005427
 8005268:	08005427 	.word	0x08005427
 800526c:	08005323 	.word	0x08005323
 8005270:	08005427 	.word	0x08005427
 8005274:	08005427 	.word	0x08005427
 8005278:	08005427 	.word	0x08005427
 800527c:	08005363 	.word	0x08005363
 8005280:	08005427 	.word	0x08005427
 8005284:	08005427 	.word	0x08005427
 8005288:	08005427 	.word	0x08005427
 800528c:	080053a5 	.word	0x080053a5
 8005290:	08005427 	.word	0x08005427
 8005294:	08005427 	.word	0x08005427
 8005298:	08005427 	.word	0x08005427
 800529c:	080053e5 	.word	0x080053e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68b9      	ldr	r1, [r7, #8]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f000 f964 	bl	8005574 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	699a      	ldr	r2, [r3, #24]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f042 0208 	orr.w	r2, r2, #8
 80052ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	699a      	ldr	r2, [r3, #24]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f022 0204 	bic.w	r2, r2, #4
 80052ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6999      	ldr	r1, [r3, #24]
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	691a      	ldr	r2, [r3, #16]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	619a      	str	r2, [r3, #24]
      break;
 80052de:	e0a5      	b.n	800542c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68b9      	ldr	r1, [r7, #8]
 80052e6:	4618      	mov	r0, r3
 80052e8:	f000 f9d4 	bl	8005694 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	699a      	ldr	r2, [r3, #24]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	699a      	ldr	r2, [r3, #24]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800530a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6999      	ldr	r1, [r3, #24]
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	021a      	lsls	r2, r3, #8
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	619a      	str	r2, [r3, #24]
      break;
 8005320:	e084      	b.n	800542c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68b9      	ldr	r1, [r7, #8]
 8005328:	4618      	mov	r0, r3
 800532a:	f000 fa3d 	bl	80057a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	69da      	ldr	r2, [r3, #28]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f042 0208 	orr.w	r2, r2, #8
 800533c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	69da      	ldr	r2, [r3, #28]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f022 0204 	bic.w	r2, r2, #4
 800534c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	69d9      	ldr	r1, [r3, #28]
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	691a      	ldr	r2, [r3, #16]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	430a      	orrs	r2, r1
 800535e:	61da      	str	r2, [r3, #28]
      break;
 8005360:	e064      	b.n	800542c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68b9      	ldr	r1, [r7, #8]
 8005368:	4618      	mov	r0, r3
 800536a:	f000 faa5 	bl	80058b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	69da      	ldr	r2, [r3, #28]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800537c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	69da      	ldr	r2, [r3, #28]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800538c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	69d9      	ldr	r1, [r3, #28]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	021a      	lsls	r2, r3, #8
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	430a      	orrs	r2, r1
 80053a0:	61da      	str	r2, [r3, #28]
      break;
 80053a2:	e043      	b.n	800542c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68b9      	ldr	r1, [r7, #8]
 80053aa:	4618      	mov	r0, r3
 80053ac:	f000 faee 	bl	800598c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0208 	orr.w	r2, r2, #8
 80053be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f022 0204 	bic.w	r2, r2, #4
 80053ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	691a      	ldr	r2, [r3, #16]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	430a      	orrs	r2, r1
 80053e0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80053e2:	e023      	b.n	800542c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	68b9      	ldr	r1, [r7, #8]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f000 fb32 	bl	8005a54 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800540e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	021a      	lsls	r2, r3, #8
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005424:	e002      	b.n	800542c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	75fb      	strb	r3, [r7, #23]
      break;
 800542a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005434:	7dfb      	ldrb	r3, [r7, #23]
}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop

08005440 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a40      	ldr	r2, [pc, #256]	; (8005554 <TIM_Base_SetConfig+0x114>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d013      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800545e:	d00f      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a3d      	ldr	r2, [pc, #244]	; (8005558 <TIM_Base_SetConfig+0x118>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d00b      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a3c      	ldr	r2, [pc, #240]	; (800555c <TIM_Base_SetConfig+0x11c>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d007      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a3b      	ldr	r2, [pc, #236]	; (8005560 <TIM_Base_SetConfig+0x120>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d003      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a3a      	ldr	r2, [pc, #232]	; (8005564 <TIM_Base_SetConfig+0x124>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d108      	bne.n	8005492 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005486:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	4313      	orrs	r3, r2
 8005490:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a2f      	ldr	r2, [pc, #188]	; (8005554 <TIM_Base_SetConfig+0x114>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d01f      	beq.n	80054da <TIM_Base_SetConfig+0x9a>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054a0:	d01b      	beq.n	80054da <TIM_Base_SetConfig+0x9a>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a2c      	ldr	r2, [pc, #176]	; (8005558 <TIM_Base_SetConfig+0x118>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d017      	beq.n	80054da <TIM_Base_SetConfig+0x9a>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a2b      	ldr	r2, [pc, #172]	; (800555c <TIM_Base_SetConfig+0x11c>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d013      	beq.n	80054da <TIM_Base_SetConfig+0x9a>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a2a      	ldr	r2, [pc, #168]	; (8005560 <TIM_Base_SetConfig+0x120>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00f      	beq.n	80054da <TIM_Base_SetConfig+0x9a>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a29      	ldr	r2, [pc, #164]	; (8005564 <TIM_Base_SetConfig+0x124>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00b      	beq.n	80054da <TIM_Base_SetConfig+0x9a>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a28      	ldr	r2, [pc, #160]	; (8005568 <TIM_Base_SetConfig+0x128>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d007      	beq.n	80054da <TIM_Base_SetConfig+0x9a>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a27      	ldr	r2, [pc, #156]	; (800556c <TIM_Base_SetConfig+0x12c>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d003      	beq.n	80054da <TIM_Base_SetConfig+0x9a>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a26      	ldr	r2, [pc, #152]	; (8005570 <TIM_Base_SetConfig+0x130>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d108      	bne.n	80054ec <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	689a      	ldr	r2, [r3, #8]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a10      	ldr	r2, [pc, #64]	; (8005554 <TIM_Base_SetConfig+0x114>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d00f      	beq.n	8005538 <TIM_Base_SetConfig+0xf8>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a12      	ldr	r2, [pc, #72]	; (8005564 <TIM_Base_SetConfig+0x124>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d00b      	beq.n	8005538 <TIM_Base_SetConfig+0xf8>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a11      	ldr	r2, [pc, #68]	; (8005568 <TIM_Base_SetConfig+0x128>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d007      	beq.n	8005538 <TIM_Base_SetConfig+0xf8>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a10      	ldr	r2, [pc, #64]	; (800556c <TIM_Base_SetConfig+0x12c>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d003      	beq.n	8005538 <TIM_Base_SetConfig+0xf8>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a0f      	ldr	r2, [pc, #60]	; (8005570 <TIM_Base_SetConfig+0x130>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d103      	bne.n	8005540 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	691a      	ldr	r2, [r3, #16]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	615a      	str	r2, [r3, #20]
}
 8005546:	bf00      	nop
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	40012c00 	.word	0x40012c00
 8005558:	40000400 	.word	0x40000400
 800555c:	40000800 	.word	0x40000800
 8005560:	40000c00 	.word	0x40000c00
 8005564:	40013400 	.word	0x40013400
 8005568:	40014000 	.word	0x40014000
 800556c:	40014400 	.word	0x40014400
 8005570:	40014800 	.word	0x40014800

08005574 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005574:	b480      	push	{r7}
 8005576:	b087      	sub	sp, #28
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	f023 0201 	bic.w	r2, r3, #1
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f023 0303 	bic.w	r3, r3, #3
 80055ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f023 0302 	bic.w	r3, r3, #2
 80055c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a2c      	ldr	r2, [pc, #176]	; (8005680 <TIM_OC1_SetConfig+0x10c>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00f      	beq.n	80055f4 <TIM_OC1_SetConfig+0x80>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a2b      	ldr	r2, [pc, #172]	; (8005684 <TIM_OC1_SetConfig+0x110>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00b      	beq.n	80055f4 <TIM_OC1_SetConfig+0x80>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a2a      	ldr	r2, [pc, #168]	; (8005688 <TIM_OC1_SetConfig+0x114>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d007      	beq.n	80055f4 <TIM_OC1_SetConfig+0x80>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a29      	ldr	r2, [pc, #164]	; (800568c <TIM_OC1_SetConfig+0x118>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d003      	beq.n	80055f4 <TIM_OC1_SetConfig+0x80>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a28      	ldr	r2, [pc, #160]	; (8005690 <TIM_OC1_SetConfig+0x11c>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d10c      	bne.n	800560e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f023 0308 	bic.w	r3, r3, #8
 80055fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	4313      	orrs	r3, r2
 8005604:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f023 0304 	bic.w	r3, r3, #4
 800560c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a1b      	ldr	r2, [pc, #108]	; (8005680 <TIM_OC1_SetConfig+0x10c>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d00f      	beq.n	8005636 <TIM_OC1_SetConfig+0xc2>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a1a      	ldr	r2, [pc, #104]	; (8005684 <TIM_OC1_SetConfig+0x110>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d00b      	beq.n	8005636 <TIM_OC1_SetConfig+0xc2>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a19      	ldr	r2, [pc, #100]	; (8005688 <TIM_OC1_SetConfig+0x114>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d007      	beq.n	8005636 <TIM_OC1_SetConfig+0xc2>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a18      	ldr	r2, [pc, #96]	; (800568c <TIM_OC1_SetConfig+0x118>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d003      	beq.n	8005636 <TIM_OC1_SetConfig+0xc2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a17      	ldr	r2, [pc, #92]	; (8005690 <TIM_OC1_SetConfig+0x11c>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d111      	bne.n	800565a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800563c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005644:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	4313      	orrs	r3, r2
 800564e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	4313      	orrs	r3, r2
 8005658:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	621a      	str	r2, [r3, #32]
}
 8005674:	bf00      	nop
 8005676:	371c      	adds	r7, #28
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	40012c00 	.word	0x40012c00
 8005684:	40013400 	.word	0x40013400
 8005688:	40014000 	.word	0x40014000
 800568c:	40014400 	.word	0x40014400
 8005690:	40014800 	.word	0x40014800

08005694 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005694:	b480      	push	{r7}
 8005696:	b087      	sub	sp, #28
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a1b      	ldr	r3, [r3, #32]
 80056a2:	f023 0210 	bic.w	r2, r3, #16
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	021b      	lsls	r3, r3, #8
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	4313      	orrs	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	f023 0320 	bic.w	r3, r3, #32
 80056e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	011b      	lsls	r3, r3, #4
 80056ea:	697a      	ldr	r2, [r7, #20]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a28      	ldr	r2, [pc, #160]	; (8005794 <TIM_OC2_SetConfig+0x100>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d003      	beq.n	8005700 <TIM_OC2_SetConfig+0x6c>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a27      	ldr	r2, [pc, #156]	; (8005798 <TIM_OC2_SetConfig+0x104>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d10d      	bne.n	800571c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005706:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	011b      	lsls	r3, r3, #4
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	4313      	orrs	r3, r2
 8005712:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800571a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a1d      	ldr	r2, [pc, #116]	; (8005794 <TIM_OC2_SetConfig+0x100>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d00f      	beq.n	8005744 <TIM_OC2_SetConfig+0xb0>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a1c      	ldr	r2, [pc, #112]	; (8005798 <TIM_OC2_SetConfig+0x104>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d00b      	beq.n	8005744 <TIM_OC2_SetConfig+0xb0>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a1b      	ldr	r2, [pc, #108]	; (800579c <TIM_OC2_SetConfig+0x108>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d007      	beq.n	8005744 <TIM_OC2_SetConfig+0xb0>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a1a      	ldr	r2, [pc, #104]	; (80057a0 <TIM_OC2_SetConfig+0x10c>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d003      	beq.n	8005744 <TIM_OC2_SetConfig+0xb0>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a19      	ldr	r2, [pc, #100]	; (80057a4 <TIM_OC2_SetConfig+0x110>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d113      	bne.n	800576c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800574a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005752:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	695b      	ldr	r3, [r3, #20]
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	4313      	orrs	r3, r2
 800575e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	693a      	ldr	r2, [r7, #16]
 8005768:	4313      	orrs	r3, r2
 800576a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	621a      	str	r2, [r3, #32]
}
 8005786:	bf00      	nop
 8005788:	371c      	adds	r7, #28
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	40012c00 	.word	0x40012c00
 8005798:	40013400 	.word	0x40013400
 800579c:	40014000 	.word	0x40014000
 80057a0:	40014400 	.word	0x40014400
 80057a4:	40014800 	.word	0x40014800

080057a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f023 0303 	bic.w	r3, r3, #3
 80057e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	021b      	lsls	r3, r3, #8
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	4313      	orrs	r3, r2
 8005800:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a27      	ldr	r2, [pc, #156]	; (80058a4 <TIM_OC3_SetConfig+0xfc>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d003      	beq.n	8005812 <TIM_OC3_SetConfig+0x6a>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a26      	ldr	r2, [pc, #152]	; (80058a8 <TIM_OC3_SetConfig+0x100>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d10d      	bne.n	800582e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005818:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	021b      	lsls	r3, r3, #8
 8005820:	697a      	ldr	r2, [r7, #20]
 8005822:	4313      	orrs	r3, r2
 8005824:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800582c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a1c      	ldr	r2, [pc, #112]	; (80058a4 <TIM_OC3_SetConfig+0xfc>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d00f      	beq.n	8005856 <TIM_OC3_SetConfig+0xae>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a1b      	ldr	r2, [pc, #108]	; (80058a8 <TIM_OC3_SetConfig+0x100>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00b      	beq.n	8005856 <TIM_OC3_SetConfig+0xae>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a1a      	ldr	r2, [pc, #104]	; (80058ac <TIM_OC3_SetConfig+0x104>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d007      	beq.n	8005856 <TIM_OC3_SetConfig+0xae>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a19      	ldr	r2, [pc, #100]	; (80058b0 <TIM_OC3_SetConfig+0x108>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d003      	beq.n	8005856 <TIM_OC3_SetConfig+0xae>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a18      	ldr	r2, [pc, #96]	; (80058b4 <TIM_OC3_SetConfig+0x10c>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d113      	bne.n	800587e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800585c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005864:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	011b      	lsls	r3, r3, #4
 800586c:	693a      	ldr	r2, [r7, #16]
 800586e:	4313      	orrs	r3, r2
 8005870:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	011b      	lsls	r3, r3, #4
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4313      	orrs	r3, r2
 800587c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	621a      	str	r2, [r3, #32]
}
 8005898:	bf00      	nop
 800589a:	371c      	adds	r7, #28
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	40012c00 	.word	0x40012c00
 80058a8:	40013400 	.word	0x40013400
 80058ac:	40014000 	.word	0x40014000
 80058b0:	40014400 	.word	0x40014400
 80058b4:	40014800 	.word	0x40014800

080058b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b087      	sub	sp, #28
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	69db      	ldr	r3, [r3, #28]
 80058de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	021b      	lsls	r3, r3, #8
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005906:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	031b      	lsls	r3, r3, #12
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	4313      	orrs	r3, r2
 8005912:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a18      	ldr	r2, [pc, #96]	; (8005978 <TIM_OC4_SetConfig+0xc0>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d00f      	beq.n	800593c <TIM_OC4_SetConfig+0x84>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a17      	ldr	r2, [pc, #92]	; (800597c <TIM_OC4_SetConfig+0xc4>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d00b      	beq.n	800593c <TIM_OC4_SetConfig+0x84>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a16      	ldr	r2, [pc, #88]	; (8005980 <TIM_OC4_SetConfig+0xc8>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d007      	beq.n	800593c <TIM_OC4_SetConfig+0x84>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a15      	ldr	r2, [pc, #84]	; (8005984 <TIM_OC4_SetConfig+0xcc>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d003      	beq.n	800593c <TIM_OC4_SetConfig+0x84>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a14      	ldr	r2, [pc, #80]	; (8005988 <TIM_OC4_SetConfig+0xd0>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d109      	bne.n	8005950 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005942:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	695b      	ldr	r3, [r3, #20]
 8005948:	019b      	lsls	r3, r3, #6
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	4313      	orrs	r3, r2
 800594e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	685a      	ldr	r2, [r3, #4]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	621a      	str	r2, [r3, #32]
}
 800596a:	bf00      	nop
 800596c:	371c      	adds	r7, #28
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	40012c00 	.word	0x40012c00
 800597c:	40013400 	.word	0x40013400
 8005980:	40014000 	.word	0x40014000
 8005984:	40014400 	.word	0x40014400
 8005988:	40014800 	.word	0x40014800

0800598c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800598c:	b480      	push	{r7}
 800598e:	b087      	sub	sp, #28
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80059d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	041b      	lsls	r3, r3, #16
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a17      	ldr	r2, [pc, #92]	; (8005a40 <TIM_OC5_SetConfig+0xb4>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d00f      	beq.n	8005a06 <TIM_OC5_SetConfig+0x7a>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a16      	ldr	r2, [pc, #88]	; (8005a44 <TIM_OC5_SetConfig+0xb8>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d00b      	beq.n	8005a06 <TIM_OC5_SetConfig+0x7a>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a15      	ldr	r2, [pc, #84]	; (8005a48 <TIM_OC5_SetConfig+0xbc>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d007      	beq.n	8005a06 <TIM_OC5_SetConfig+0x7a>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a14      	ldr	r2, [pc, #80]	; (8005a4c <TIM_OC5_SetConfig+0xc0>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d003      	beq.n	8005a06 <TIM_OC5_SetConfig+0x7a>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a13      	ldr	r2, [pc, #76]	; (8005a50 <TIM_OC5_SetConfig+0xc4>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d109      	bne.n	8005a1a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	021b      	lsls	r3, r3, #8
 8005a14:	697a      	ldr	r2, [r7, #20]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	685a      	ldr	r2, [r3, #4]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	621a      	str	r2, [r3, #32]
}
 8005a34:	bf00      	nop
 8005a36:	371c      	adds	r7, #28
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr
 8005a40:	40012c00 	.word	0x40012c00
 8005a44:	40013400 	.word	0x40013400
 8005a48:	40014000 	.word	0x40014000
 8005a4c:	40014400 	.word	0x40014400
 8005a50:	40014800 	.word	0x40014800

08005a54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b087      	sub	sp, #28
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a1b      	ldr	r3, [r3, #32]
 8005a62:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	021b      	lsls	r3, r3, #8
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	051b      	lsls	r3, r3, #20
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a18      	ldr	r2, [pc, #96]	; (8005b0c <TIM_OC6_SetConfig+0xb8>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d00f      	beq.n	8005ad0 <TIM_OC6_SetConfig+0x7c>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a17      	ldr	r2, [pc, #92]	; (8005b10 <TIM_OC6_SetConfig+0xbc>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d00b      	beq.n	8005ad0 <TIM_OC6_SetConfig+0x7c>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a16      	ldr	r2, [pc, #88]	; (8005b14 <TIM_OC6_SetConfig+0xc0>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d007      	beq.n	8005ad0 <TIM_OC6_SetConfig+0x7c>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a15      	ldr	r2, [pc, #84]	; (8005b18 <TIM_OC6_SetConfig+0xc4>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d003      	beq.n	8005ad0 <TIM_OC6_SetConfig+0x7c>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a14      	ldr	r2, [pc, #80]	; (8005b1c <TIM_OC6_SetConfig+0xc8>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d109      	bne.n	8005ae4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ad6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	029b      	lsls	r3, r3, #10
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	693a      	ldr	r2, [r7, #16]
 8005afc:	621a      	str	r2, [r3, #32]
}
 8005afe:	bf00      	nop
 8005b00:	371c      	adds	r7, #28
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	40012c00 	.word	0x40012c00
 8005b10:	40013400 	.word	0x40013400
 8005b14:	40014000 	.word	0x40014000
 8005b18:	40014400 	.word	0x40014400
 8005b1c:	40014800 	.word	0x40014800

08005b20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b087      	sub	sp, #28
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	f003 031f 	and.w	r3, r3, #31
 8005b32:	2201      	movs	r2, #1
 8005b34:	fa02 f303 	lsl.w	r3, r2, r3
 8005b38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6a1a      	ldr	r2, [r3, #32]
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	43db      	mvns	r3, r3
 8005b42:	401a      	ands	r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6a1a      	ldr	r2, [r3, #32]
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	f003 031f 	and.w	r3, r3, #31
 8005b52:	6879      	ldr	r1, [r7, #4]
 8005b54:	fa01 f303 	lsl.w	r3, r1, r3
 8005b58:	431a      	orrs	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	621a      	str	r2, [r3, #32]
}
 8005b5e:	bf00      	nop
 8005b60:	371c      	adds	r7, #28
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr
	...

08005b6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d101      	bne.n	8005b84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b80:	2302      	movs	r3, #2
 8005b82:	e068      	b.n	8005c56 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a2e      	ldr	r2, [pc, #184]	; (8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d004      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a2d      	ldr	r2, [pc, #180]	; (8005c68 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d108      	bne.n	8005bca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005bbe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bd0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a1e      	ldr	r2, [pc, #120]	; (8005c64 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d01d      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bf6:	d018      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a1b      	ldr	r2, [pc, #108]	; (8005c6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d013      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a1a      	ldr	r2, [pc, #104]	; (8005c70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d00e      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a18      	ldr	r2, [pc, #96]	; (8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d009      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a13      	ldr	r2, [pc, #76]	; (8005c68 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d004      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a14      	ldr	r2, [pc, #80]	; (8005c78 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d10c      	bne.n	8005c44 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68ba      	ldr	r2, [r7, #8]
 8005c42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3714      	adds	r7, #20
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	40012c00 	.word	0x40012c00
 8005c68:	40013400 	.word	0x40013400
 8005c6c:	40000400 	.word	0x40000400
 8005c70:	40000800 	.word	0x40000800
 8005c74:	40000c00 	.word	0x40000c00
 8005c78:	40014000 	.word	0x40014000

08005c7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005c86:	2300      	movs	r3, #0
 8005c88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d101      	bne.n	8005c98 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005c94:	2302      	movs	r3, #2
 8005c96:	e065      	b.n	8005d64 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	695b      	ldr	r3, [r3, #20]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	041b      	lsls	r3, r3, #16
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a16      	ldr	r2, [pc, #88]	; (8005d70 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d004      	beq.n	8005d26 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a14      	ldr	r2, [pc, #80]	; (8005d74 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d115      	bne.n	8005d52 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d30:	051b      	lsls	r3, r3, #20
 8005d32:	4313      	orrs	r3, r2
 8005d34:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	69db      	ldr	r3, [r3, #28]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d62:	2300      	movs	r3, #0
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3714      	adds	r7, #20
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	40012c00 	.word	0x40012c00
 8005d74:	40013400 	.word	0x40013400

08005d78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e040      	b.n	8005e0c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d106      	bne.n	8005da0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f7fb fc0a 	bl	80015b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2224      	movs	r2, #36	; 0x24
 8005da4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f022 0201 	bic.w	r2, r2, #1
 8005db4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f8c0 	bl	8005f3c <UART_SetConfig>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d101      	bne.n	8005dc6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e022      	b.n	8005e0c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d002      	beq.n	8005dd4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fb6c 	bl	80064ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005de2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	689a      	ldr	r2, [r3, #8]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005df2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f042 0201 	orr.w	r2, r2, #1
 8005e02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 fbf3 	bl	80065f0 <UART_CheckIdleState>
 8005e0a:	4603      	mov	r3, r0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3708      	adds	r7, #8
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b08a      	sub	sp, #40	; 0x28
 8005e18:	af02      	add	r7, sp, #8
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	603b      	str	r3, [r7, #0]
 8005e20:	4613      	mov	r3, r2
 8005e22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e28:	2b20      	cmp	r3, #32
 8005e2a:	f040 8082 	bne.w	8005f32 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d002      	beq.n	8005e3a <HAL_UART_Transmit+0x26>
 8005e34:	88fb      	ldrh	r3, [r7, #6]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e07a      	b.n	8005f34 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d101      	bne.n	8005e4c <HAL_UART_Transmit+0x38>
 8005e48:	2302      	movs	r3, #2
 8005e4a:	e073      	b.n	8005f34 <HAL_UART_Transmit+0x120>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2221      	movs	r2, #33	; 0x21
 8005e60:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e62:	f7fb fd9f 	bl	80019a4 <HAL_GetTick>
 8005e66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	88fa      	ldrh	r2, [r7, #6]
 8005e6c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	88fa      	ldrh	r2, [r7, #6]
 8005e74:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e80:	d108      	bne.n	8005e94 <HAL_UART_Transmit+0x80>
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d104      	bne.n	8005e94 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	61bb      	str	r3, [r7, #24]
 8005e92:	e003      	b.n	8005e9c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005ea4:	e02d      	b.n	8005f02 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	9300      	str	r3, [sp, #0]
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	2200      	movs	r2, #0
 8005eae:	2180      	movs	r1, #128	; 0x80
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f000 fbe6 	bl	8006682 <UART_WaitOnFlagUntilTimeout>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d001      	beq.n	8005ec0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e039      	b.n	8005f34 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10b      	bne.n	8005ede <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	881a      	ldrh	r2, [r3, #0]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ed2:	b292      	uxth	r2, r2
 8005ed4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	3302      	adds	r3, #2
 8005eda:	61bb      	str	r3, [r7, #24]
 8005edc:	e008      	b.n	8005ef0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	781a      	ldrb	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	b292      	uxth	r2, r2
 8005ee8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	3301      	adds	r3, #1
 8005eee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1cb      	bne.n	8005ea6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	2200      	movs	r2, #0
 8005f16:	2140      	movs	r1, #64	; 0x40
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 fbb2 	bl	8006682 <UART_WaitOnFlagUntilTimeout>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e005      	b.n	8005f34 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	e000      	b.n	8005f34 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005f32:	2302      	movs	r3, #2
  }
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3720      	adds	r7, #32
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f40:	b08a      	sub	sp, #40	; 0x28
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f46:	2300      	movs	r3, #0
 8005f48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	431a      	orrs	r2, r3
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	69db      	ldr	r3, [r3, #28]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	4ba4      	ldr	r3, [pc, #656]	; (80061fc <UART_SetConfig+0x2c0>)
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	6812      	ldr	r2, [r2, #0]
 8005f72:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005f74:	430b      	orrs	r3, r1
 8005f76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	68da      	ldr	r2, [r3, #12]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	430a      	orrs	r2, r1
 8005f8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	699b      	ldr	r3, [r3, #24]
 8005f92:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a99      	ldr	r2, [pc, #612]	; (8006200 <UART_SetConfig+0x2c4>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d004      	beq.n	8005fa8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6a1b      	ldr	r3, [r3, #32]
 8005fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a90      	ldr	r2, [pc, #576]	; (8006204 <UART_SetConfig+0x2c8>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d126      	bne.n	8006014 <UART_SetConfig+0xd8>
 8005fc6:	4b90      	ldr	r3, [pc, #576]	; (8006208 <UART_SetConfig+0x2cc>)
 8005fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fcc:	f003 0303 	and.w	r3, r3, #3
 8005fd0:	2b03      	cmp	r3, #3
 8005fd2:	d81b      	bhi.n	800600c <UART_SetConfig+0xd0>
 8005fd4:	a201      	add	r2, pc, #4	; (adr r2, 8005fdc <UART_SetConfig+0xa0>)
 8005fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fda:	bf00      	nop
 8005fdc:	08005fed 	.word	0x08005fed
 8005fe0:	08005ffd 	.word	0x08005ffd
 8005fe4:	08005ff5 	.word	0x08005ff5
 8005fe8:	08006005 	.word	0x08006005
 8005fec:	2301      	movs	r3, #1
 8005fee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ff2:	e116      	b.n	8006222 <UART_SetConfig+0x2e6>
 8005ff4:	2302      	movs	r3, #2
 8005ff6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ffa:	e112      	b.n	8006222 <UART_SetConfig+0x2e6>
 8005ffc:	2304      	movs	r3, #4
 8005ffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006002:	e10e      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006004:	2308      	movs	r3, #8
 8006006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800600a:	e10a      	b.n	8006222 <UART_SetConfig+0x2e6>
 800600c:	2310      	movs	r3, #16
 800600e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006012:	e106      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a7c      	ldr	r2, [pc, #496]	; (800620c <UART_SetConfig+0x2d0>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d138      	bne.n	8006090 <UART_SetConfig+0x154>
 800601e:	4b7a      	ldr	r3, [pc, #488]	; (8006208 <UART_SetConfig+0x2cc>)
 8006020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006024:	f003 030c 	and.w	r3, r3, #12
 8006028:	2b0c      	cmp	r3, #12
 800602a:	d82d      	bhi.n	8006088 <UART_SetConfig+0x14c>
 800602c:	a201      	add	r2, pc, #4	; (adr r2, 8006034 <UART_SetConfig+0xf8>)
 800602e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006032:	bf00      	nop
 8006034:	08006069 	.word	0x08006069
 8006038:	08006089 	.word	0x08006089
 800603c:	08006089 	.word	0x08006089
 8006040:	08006089 	.word	0x08006089
 8006044:	08006079 	.word	0x08006079
 8006048:	08006089 	.word	0x08006089
 800604c:	08006089 	.word	0x08006089
 8006050:	08006089 	.word	0x08006089
 8006054:	08006071 	.word	0x08006071
 8006058:	08006089 	.word	0x08006089
 800605c:	08006089 	.word	0x08006089
 8006060:	08006089 	.word	0x08006089
 8006064:	08006081 	.word	0x08006081
 8006068:	2300      	movs	r3, #0
 800606a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800606e:	e0d8      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006070:	2302      	movs	r3, #2
 8006072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006076:	e0d4      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006078:	2304      	movs	r3, #4
 800607a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800607e:	e0d0      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006080:	2308      	movs	r3, #8
 8006082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006086:	e0cc      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006088:	2310      	movs	r3, #16
 800608a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800608e:	e0c8      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a5e      	ldr	r2, [pc, #376]	; (8006210 <UART_SetConfig+0x2d4>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d125      	bne.n	80060e6 <UART_SetConfig+0x1aa>
 800609a:	4b5b      	ldr	r3, [pc, #364]	; (8006208 <UART_SetConfig+0x2cc>)
 800609c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060a0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80060a4:	2b30      	cmp	r3, #48	; 0x30
 80060a6:	d016      	beq.n	80060d6 <UART_SetConfig+0x19a>
 80060a8:	2b30      	cmp	r3, #48	; 0x30
 80060aa:	d818      	bhi.n	80060de <UART_SetConfig+0x1a2>
 80060ac:	2b20      	cmp	r3, #32
 80060ae:	d00a      	beq.n	80060c6 <UART_SetConfig+0x18a>
 80060b0:	2b20      	cmp	r3, #32
 80060b2:	d814      	bhi.n	80060de <UART_SetConfig+0x1a2>
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d002      	beq.n	80060be <UART_SetConfig+0x182>
 80060b8:	2b10      	cmp	r3, #16
 80060ba:	d008      	beq.n	80060ce <UART_SetConfig+0x192>
 80060bc:	e00f      	b.n	80060de <UART_SetConfig+0x1a2>
 80060be:	2300      	movs	r3, #0
 80060c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060c4:	e0ad      	b.n	8006222 <UART_SetConfig+0x2e6>
 80060c6:	2302      	movs	r3, #2
 80060c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060cc:	e0a9      	b.n	8006222 <UART_SetConfig+0x2e6>
 80060ce:	2304      	movs	r3, #4
 80060d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060d4:	e0a5      	b.n	8006222 <UART_SetConfig+0x2e6>
 80060d6:	2308      	movs	r3, #8
 80060d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060dc:	e0a1      	b.n	8006222 <UART_SetConfig+0x2e6>
 80060de:	2310      	movs	r3, #16
 80060e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060e4:	e09d      	b.n	8006222 <UART_SetConfig+0x2e6>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a4a      	ldr	r2, [pc, #296]	; (8006214 <UART_SetConfig+0x2d8>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d125      	bne.n	800613c <UART_SetConfig+0x200>
 80060f0:	4b45      	ldr	r3, [pc, #276]	; (8006208 <UART_SetConfig+0x2cc>)
 80060f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80060fa:	2bc0      	cmp	r3, #192	; 0xc0
 80060fc:	d016      	beq.n	800612c <UART_SetConfig+0x1f0>
 80060fe:	2bc0      	cmp	r3, #192	; 0xc0
 8006100:	d818      	bhi.n	8006134 <UART_SetConfig+0x1f8>
 8006102:	2b80      	cmp	r3, #128	; 0x80
 8006104:	d00a      	beq.n	800611c <UART_SetConfig+0x1e0>
 8006106:	2b80      	cmp	r3, #128	; 0x80
 8006108:	d814      	bhi.n	8006134 <UART_SetConfig+0x1f8>
 800610a:	2b00      	cmp	r3, #0
 800610c:	d002      	beq.n	8006114 <UART_SetConfig+0x1d8>
 800610e:	2b40      	cmp	r3, #64	; 0x40
 8006110:	d008      	beq.n	8006124 <UART_SetConfig+0x1e8>
 8006112:	e00f      	b.n	8006134 <UART_SetConfig+0x1f8>
 8006114:	2300      	movs	r3, #0
 8006116:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800611a:	e082      	b.n	8006222 <UART_SetConfig+0x2e6>
 800611c:	2302      	movs	r3, #2
 800611e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006122:	e07e      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006124:	2304      	movs	r3, #4
 8006126:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800612a:	e07a      	b.n	8006222 <UART_SetConfig+0x2e6>
 800612c:	2308      	movs	r3, #8
 800612e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006132:	e076      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006134:	2310      	movs	r3, #16
 8006136:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800613a:	e072      	b.n	8006222 <UART_SetConfig+0x2e6>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a35      	ldr	r2, [pc, #212]	; (8006218 <UART_SetConfig+0x2dc>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d12a      	bne.n	800619c <UART_SetConfig+0x260>
 8006146:	4b30      	ldr	r3, [pc, #192]	; (8006208 <UART_SetConfig+0x2cc>)
 8006148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800614c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006150:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006154:	d01a      	beq.n	800618c <UART_SetConfig+0x250>
 8006156:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800615a:	d81b      	bhi.n	8006194 <UART_SetConfig+0x258>
 800615c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006160:	d00c      	beq.n	800617c <UART_SetConfig+0x240>
 8006162:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006166:	d815      	bhi.n	8006194 <UART_SetConfig+0x258>
 8006168:	2b00      	cmp	r3, #0
 800616a:	d003      	beq.n	8006174 <UART_SetConfig+0x238>
 800616c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006170:	d008      	beq.n	8006184 <UART_SetConfig+0x248>
 8006172:	e00f      	b.n	8006194 <UART_SetConfig+0x258>
 8006174:	2300      	movs	r3, #0
 8006176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800617a:	e052      	b.n	8006222 <UART_SetConfig+0x2e6>
 800617c:	2302      	movs	r3, #2
 800617e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006182:	e04e      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006184:	2304      	movs	r3, #4
 8006186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800618a:	e04a      	b.n	8006222 <UART_SetConfig+0x2e6>
 800618c:	2308      	movs	r3, #8
 800618e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006192:	e046      	b.n	8006222 <UART_SetConfig+0x2e6>
 8006194:	2310      	movs	r3, #16
 8006196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800619a:	e042      	b.n	8006222 <UART_SetConfig+0x2e6>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a17      	ldr	r2, [pc, #92]	; (8006200 <UART_SetConfig+0x2c4>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d13a      	bne.n	800621c <UART_SetConfig+0x2e0>
 80061a6:	4b18      	ldr	r3, [pc, #96]	; (8006208 <UART_SetConfig+0x2cc>)
 80061a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80061b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061b4:	d01a      	beq.n	80061ec <UART_SetConfig+0x2b0>
 80061b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061ba:	d81b      	bhi.n	80061f4 <UART_SetConfig+0x2b8>
 80061bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061c0:	d00c      	beq.n	80061dc <UART_SetConfig+0x2a0>
 80061c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061c6:	d815      	bhi.n	80061f4 <UART_SetConfig+0x2b8>
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d003      	beq.n	80061d4 <UART_SetConfig+0x298>
 80061cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061d0:	d008      	beq.n	80061e4 <UART_SetConfig+0x2a8>
 80061d2:	e00f      	b.n	80061f4 <UART_SetConfig+0x2b8>
 80061d4:	2300      	movs	r3, #0
 80061d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061da:	e022      	b.n	8006222 <UART_SetConfig+0x2e6>
 80061dc:	2302      	movs	r3, #2
 80061de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061e2:	e01e      	b.n	8006222 <UART_SetConfig+0x2e6>
 80061e4:	2304      	movs	r3, #4
 80061e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061ea:	e01a      	b.n	8006222 <UART_SetConfig+0x2e6>
 80061ec:	2308      	movs	r3, #8
 80061ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061f2:	e016      	b.n	8006222 <UART_SetConfig+0x2e6>
 80061f4:	2310      	movs	r3, #16
 80061f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061fa:	e012      	b.n	8006222 <UART_SetConfig+0x2e6>
 80061fc:	efff69f3 	.word	0xefff69f3
 8006200:	40008000 	.word	0x40008000
 8006204:	40013800 	.word	0x40013800
 8006208:	40021000 	.word	0x40021000
 800620c:	40004400 	.word	0x40004400
 8006210:	40004800 	.word	0x40004800
 8006214:	40004c00 	.word	0x40004c00
 8006218:	40005000 	.word	0x40005000
 800621c:	2310      	movs	r3, #16
 800621e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a9f      	ldr	r2, [pc, #636]	; (80064a4 <UART_SetConfig+0x568>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d17a      	bne.n	8006322 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800622c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006230:	2b08      	cmp	r3, #8
 8006232:	d824      	bhi.n	800627e <UART_SetConfig+0x342>
 8006234:	a201      	add	r2, pc, #4	; (adr r2, 800623c <UART_SetConfig+0x300>)
 8006236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800623a:	bf00      	nop
 800623c:	08006261 	.word	0x08006261
 8006240:	0800627f 	.word	0x0800627f
 8006244:	08006269 	.word	0x08006269
 8006248:	0800627f 	.word	0x0800627f
 800624c:	0800626f 	.word	0x0800626f
 8006250:	0800627f 	.word	0x0800627f
 8006254:	0800627f 	.word	0x0800627f
 8006258:	0800627f 	.word	0x0800627f
 800625c:	08006277 	.word	0x08006277
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006260:	f7fe f8c4 	bl	80043ec <HAL_RCC_GetPCLK1Freq>
 8006264:	61f8      	str	r0, [r7, #28]
        break;
 8006266:	e010      	b.n	800628a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006268:	4b8f      	ldr	r3, [pc, #572]	; (80064a8 <UART_SetConfig+0x56c>)
 800626a:	61fb      	str	r3, [r7, #28]
        break;
 800626c:	e00d      	b.n	800628a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800626e:	f7fe f825 	bl	80042bc <HAL_RCC_GetSysClockFreq>
 8006272:	61f8      	str	r0, [r7, #28]
        break;
 8006274:	e009      	b.n	800628a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006276:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800627a:	61fb      	str	r3, [r7, #28]
        break;
 800627c:	e005      	b.n	800628a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800627e:	2300      	movs	r3, #0
 8006280:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006288:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 80fb 	beq.w	8006488 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	4613      	mov	r3, r2
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	4413      	add	r3, r2
 800629c:	69fa      	ldr	r2, [r7, #28]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d305      	bcc.n	80062ae <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062a8:	69fa      	ldr	r2, [r7, #28]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d903      	bls.n	80062b6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80062b4:	e0e8      	b.n	8006488 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	2200      	movs	r2, #0
 80062ba:	461c      	mov	r4, r3
 80062bc:	4615      	mov	r5, r2
 80062be:	f04f 0200 	mov.w	r2, #0
 80062c2:	f04f 0300 	mov.w	r3, #0
 80062c6:	022b      	lsls	r3, r5, #8
 80062c8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80062cc:	0222      	lsls	r2, r4, #8
 80062ce:	68f9      	ldr	r1, [r7, #12]
 80062d0:	6849      	ldr	r1, [r1, #4]
 80062d2:	0849      	lsrs	r1, r1, #1
 80062d4:	2000      	movs	r0, #0
 80062d6:	4688      	mov	r8, r1
 80062d8:	4681      	mov	r9, r0
 80062da:	eb12 0a08 	adds.w	sl, r2, r8
 80062de:	eb43 0b09 	adc.w	fp, r3, r9
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	603b      	str	r3, [r7, #0]
 80062ea:	607a      	str	r2, [r7, #4]
 80062ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062f0:	4650      	mov	r0, sl
 80062f2:	4659      	mov	r1, fp
 80062f4:	f7fa fc58 	bl	8000ba8 <__aeabi_uldivmod>
 80062f8:	4602      	mov	r2, r0
 80062fa:	460b      	mov	r3, r1
 80062fc:	4613      	mov	r3, r2
 80062fe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006306:	d308      	bcc.n	800631a <UART_SetConfig+0x3de>
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800630e:	d204      	bcs.n	800631a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	69ba      	ldr	r2, [r7, #24]
 8006316:	60da      	str	r2, [r3, #12]
 8006318:	e0b6      	b.n	8006488 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006320:	e0b2      	b.n	8006488 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	69db      	ldr	r3, [r3, #28]
 8006326:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800632a:	d15e      	bne.n	80063ea <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800632c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006330:	2b08      	cmp	r3, #8
 8006332:	d828      	bhi.n	8006386 <UART_SetConfig+0x44a>
 8006334:	a201      	add	r2, pc, #4	; (adr r2, 800633c <UART_SetConfig+0x400>)
 8006336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633a:	bf00      	nop
 800633c:	08006361 	.word	0x08006361
 8006340:	08006369 	.word	0x08006369
 8006344:	08006371 	.word	0x08006371
 8006348:	08006387 	.word	0x08006387
 800634c:	08006377 	.word	0x08006377
 8006350:	08006387 	.word	0x08006387
 8006354:	08006387 	.word	0x08006387
 8006358:	08006387 	.word	0x08006387
 800635c:	0800637f 	.word	0x0800637f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006360:	f7fe f844 	bl	80043ec <HAL_RCC_GetPCLK1Freq>
 8006364:	61f8      	str	r0, [r7, #28]
        break;
 8006366:	e014      	b.n	8006392 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006368:	f7fe f856 	bl	8004418 <HAL_RCC_GetPCLK2Freq>
 800636c:	61f8      	str	r0, [r7, #28]
        break;
 800636e:	e010      	b.n	8006392 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006370:	4b4d      	ldr	r3, [pc, #308]	; (80064a8 <UART_SetConfig+0x56c>)
 8006372:	61fb      	str	r3, [r7, #28]
        break;
 8006374:	e00d      	b.n	8006392 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006376:	f7fd ffa1 	bl	80042bc <HAL_RCC_GetSysClockFreq>
 800637a:	61f8      	str	r0, [r7, #28]
        break;
 800637c:	e009      	b.n	8006392 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800637e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006382:	61fb      	str	r3, [r7, #28]
        break;
 8006384:	e005      	b.n	8006392 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006386:	2300      	movs	r3, #0
 8006388:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006390:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d077      	beq.n	8006488 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006398:	69fb      	ldr	r3, [r7, #28]
 800639a:	005a      	lsls	r2, r3, #1
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	085b      	lsrs	r3, r3, #1
 80063a2:	441a      	add	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063ae:	69bb      	ldr	r3, [r7, #24]
 80063b0:	2b0f      	cmp	r3, #15
 80063b2:	d916      	bls.n	80063e2 <UART_SetConfig+0x4a6>
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063ba:	d212      	bcs.n	80063e2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	b29b      	uxth	r3, r3
 80063c0:	f023 030f 	bic.w	r3, r3, #15
 80063c4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	085b      	lsrs	r3, r3, #1
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	f003 0307 	and.w	r3, r3, #7
 80063d0:	b29a      	uxth	r2, r3
 80063d2:	8afb      	ldrh	r3, [r7, #22]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	8afa      	ldrh	r2, [r7, #22]
 80063de:	60da      	str	r2, [r3, #12]
 80063e0:	e052      	b.n	8006488 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80063e8:	e04e      	b.n	8006488 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80063ee:	2b08      	cmp	r3, #8
 80063f0:	d827      	bhi.n	8006442 <UART_SetConfig+0x506>
 80063f2:	a201      	add	r2, pc, #4	; (adr r2, 80063f8 <UART_SetConfig+0x4bc>)
 80063f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f8:	0800641d 	.word	0x0800641d
 80063fc:	08006425 	.word	0x08006425
 8006400:	0800642d 	.word	0x0800642d
 8006404:	08006443 	.word	0x08006443
 8006408:	08006433 	.word	0x08006433
 800640c:	08006443 	.word	0x08006443
 8006410:	08006443 	.word	0x08006443
 8006414:	08006443 	.word	0x08006443
 8006418:	0800643b 	.word	0x0800643b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800641c:	f7fd ffe6 	bl	80043ec <HAL_RCC_GetPCLK1Freq>
 8006420:	61f8      	str	r0, [r7, #28]
        break;
 8006422:	e014      	b.n	800644e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006424:	f7fd fff8 	bl	8004418 <HAL_RCC_GetPCLK2Freq>
 8006428:	61f8      	str	r0, [r7, #28]
        break;
 800642a:	e010      	b.n	800644e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800642c:	4b1e      	ldr	r3, [pc, #120]	; (80064a8 <UART_SetConfig+0x56c>)
 800642e:	61fb      	str	r3, [r7, #28]
        break;
 8006430:	e00d      	b.n	800644e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006432:	f7fd ff43 	bl	80042bc <HAL_RCC_GetSysClockFreq>
 8006436:	61f8      	str	r0, [r7, #28]
        break;
 8006438:	e009      	b.n	800644e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800643a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800643e:	61fb      	str	r3, [r7, #28]
        break;
 8006440:	e005      	b.n	800644e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006442:	2300      	movs	r3, #0
 8006444:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800644c:	bf00      	nop
    }

    if (pclk != 0U)
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d019      	beq.n	8006488 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	085a      	lsrs	r2, r3, #1
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	441a      	add	r2, r3
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	fbb2 f3f3 	udiv	r3, r2, r3
 8006466:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	2b0f      	cmp	r3, #15
 800646c:	d909      	bls.n	8006482 <UART_SetConfig+0x546>
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006474:	d205      	bcs.n	8006482 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	b29a      	uxth	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	60da      	str	r2, [r3, #12]
 8006480:	e002      	b.n	8006488 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006494:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006498:	4618      	mov	r0, r3
 800649a:	3728      	adds	r7, #40	; 0x28
 800649c:	46bd      	mov	sp, r7
 800649e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064a2:	bf00      	nop
 80064a4:	40008000 	.word	0x40008000
 80064a8:	00f42400 	.word	0x00f42400

080064ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00a      	beq.n	80064d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	430a      	orrs	r2, r1
 80064d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064da:	f003 0302 	and.w	r3, r3, #2
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d00a      	beq.n	80064f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	430a      	orrs	r2, r1
 80064f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fc:	f003 0304 	and.w	r3, r3, #4
 8006500:	2b00      	cmp	r3, #0
 8006502:	d00a      	beq.n	800651a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	430a      	orrs	r2, r1
 8006518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651e:	f003 0308 	and.w	r3, r3, #8
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00a      	beq.n	800653c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	430a      	orrs	r2, r1
 800653a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006540:	f003 0310 	and.w	r3, r3, #16
 8006544:	2b00      	cmp	r3, #0
 8006546:	d00a      	beq.n	800655e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	430a      	orrs	r2, r1
 800655c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006562:	f003 0320 	and.w	r3, r3, #32
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00a      	beq.n	8006580 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	430a      	orrs	r2, r1
 800657e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006588:	2b00      	cmp	r3, #0
 800658a:	d01a      	beq.n	80065c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065aa:	d10a      	bne.n	80065c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00a      	beq.n	80065e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	430a      	orrs	r2, r1
 80065e2:	605a      	str	r2, [r3, #4]
  }
}
 80065e4:	bf00      	nop
 80065e6:	370c      	adds	r7, #12
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr

080065f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b086      	sub	sp, #24
 80065f4:	af02      	add	r7, sp, #8
 80065f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006600:	f7fb f9d0 	bl	80019a4 <HAL_GetTick>
 8006604:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f003 0308 	and.w	r3, r3, #8
 8006610:	2b08      	cmp	r3, #8
 8006612:	d10e      	bne.n	8006632 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006614:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006618:	9300      	str	r3, [sp, #0]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 f82d 	bl	8006682 <UART_WaitOnFlagUntilTimeout>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d001      	beq.n	8006632 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e023      	b.n	800667a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0304 	and.w	r3, r3, #4
 800663c:	2b04      	cmp	r3, #4
 800663e:	d10e      	bne.n	800665e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006640:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006644:	9300      	str	r3, [sp, #0]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f817 	bl	8006682 <UART_WaitOnFlagUntilTimeout>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d001      	beq.n	800665e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e00d      	b.n	800667a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2220      	movs	r2, #32
 8006662:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2220      	movs	r2, #32
 8006668:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}

08006682 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006682:	b580      	push	{r7, lr}
 8006684:	b09c      	sub	sp, #112	; 0x70
 8006686:	af00      	add	r7, sp, #0
 8006688:	60f8      	str	r0, [r7, #12]
 800668a:	60b9      	str	r1, [r7, #8]
 800668c:	603b      	str	r3, [r7, #0]
 800668e:	4613      	mov	r3, r2
 8006690:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006692:	e0a5      	b.n	80067e0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006694:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800669a:	f000 80a1 	beq.w	80067e0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800669e:	f7fb f981 	bl	80019a4 <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d302      	bcc.n	80066b4 <UART_WaitOnFlagUntilTimeout+0x32>
 80066ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d13e      	bne.n	8006732 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066bc:	e853 3f00 	ldrex	r3, [r3]
 80066c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80066c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066c8:	667b      	str	r3, [r7, #100]	; 0x64
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	461a      	mov	r2, r3
 80066d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80066d4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80066d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80066da:	e841 2300 	strex	r3, r2, [r1]
 80066de:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80066e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1e6      	bne.n	80066b4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	3308      	adds	r3, #8
 80066ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066f0:	e853 3f00 	ldrex	r3, [r3]
 80066f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80066f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066f8:	f023 0301 	bic.w	r3, r3, #1
 80066fc:	663b      	str	r3, [r7, #96]	; 0x60
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	3308      	adds	r3, #8
 8006704:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006706:	64ba      	str	r2, [r7, #72]	; 0x48
 8006708:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800670c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800670e:	e841 2300 	strex	r3, r2, [r1]
 8006712:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006714:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1e5      	bne.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2220      	movs	r2, #32
 800671e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2220      	movs	r2, #32
 8006724:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e067      	b.n	8006802 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0304 	and.w	r3, r3, #4
 800673c:	2b00      	cmp	r3, #0
 800673e:	d04f      	beq.n	80067e0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800674a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800674e:	d147      	bne.n	80067e0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006758:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006762:	e853 3f00 	ldrex	r3, [r3]
 8006766:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800676a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800676e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	461a      	mov	r2, r3
 8006776:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006778:	637b      	str	r3, [r7, #52]	; 0x34
 800677a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800677e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006780:	e841 2300 	strex	r3, r2, [r1]
 8006784:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1e6      	bne.n	800675a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3308      	adds	r3, #8
 8006792:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	e853 3f00 	ldrex	r3, [r3]
 800679a:	613b      	str	r3, [r7, #16]
   return(result);
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	f023 0301 	bic.w	r3, r3, #1
 80067a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3308      	adds	r3, #8
 80067aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80067ac:	623a      	str	r2, [r7, #32]
 80067ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b0:	69f9      	ldr	r1, [r7, #28]
 80067b2:	6a3a      	ldr	r2, [r7, #32]
 80067b4:	e841 2300 	strex	r3, r2, [r1]
 80067b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1e5      	bne.n	800678c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2220      	movs	r2, #32
 80067c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2220      	movs	r2, #32
 80067ca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2220      	movs	r2, #32
 80067d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	e010      	b.n	8006802 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	69da      	ldr	r2, [r3, #28]
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	4013      	ands	r3, r2
 80067ea:	68ba      	ldr	r2, [r7, #8]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	bf0c      	ite	eq
 80067f0:	2301      	moveq	r3, #1
 80067f2:	2300      	movne	r3, #0
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	461a      	mov	r2, r3
 80067f8:	79fb      	ldrb	r3, [r7, #7]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	f43f af4a 	beq.w	8006694 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3770      	adds	r7, #112	; 0x70
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
	...

0800680c <__errno>:
 800680c:	4b01      	ldr	r3, [pc, #4]	; (8006814 <__errno+0x8>)
 800680e:	6818      	ldr	r0, [r3, #0]
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop
 8006814:	2000000c 	.word	0x2000000c

08006818 <__libc_init_array>:
 8006818:	b570      	push	{r4, r5, r6, lr}
 800681a:	4d0d      	ldr	r5, [pc, #52]	; (8006850 <__libc_init_array+0x38>)
 800681c:	4c0d      	ldr	r4, [pc, #52]	; (8006854 <__libc_init_array+0x3c>)
 800681e:	1b64      	subs	r4, r4, r5
 8006820:	10a4      	asrs	r4, r4, #2
 8006822:	2600      	movs	r6, #0
 8006824:	42a6      	cmp	r6, r4
 8006826:	d109      	bne.n	800683c <__libc_init_array+0x24>
 8006828:	4d0b      	ldr	r5, [pc, #44]	; (8006858 <__libc_init_array+0x40>)
 800682a:	4c0c      	ldr	r4, [pc, #48]	; (800685c <__libc_init_array+0x44>)
 800682c:	f002 fd50 	bl	80092d0 <_init>
 8006830:	1b64      	subs	r4, r4, r5
 8006832:	10a4      	asrs	r4, r4, #2
 8006834:	2600      	movs	r6, #0
 8006836:	42a6      	cmp	r6, r4
 8006838:	d105      	bne.n	8006846 <__libc_init_array+0x2e>
 800683a:	bd70      	pop	{r4, r5, r6, pc}
 800683c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006840:	4798      	blx	r3
 8006842:	3601      	adds	r6, #1
 8006844:	e7ee      	b.n	8006824 <__libc_init_array+0xc>
 8006846:	f855 3b04 	ldr.w	r3, [r5], #4
 800684a:	4798      	blx	r3
 800684c:	3601      	adds	r6, #1
 800684e:	e7f2      	b.n	8006836 <__libc_init_array+0x1e>
 8006850:	08009724 	.word	0x08009724
 8006854:	08009724 	.word	0x08009724
 8006858:	08009724 	.word	0x08009724
 800685c:	08009728 	.word	0x08009728

08006860 <memset>:
 8006860:	4402      	add	r2, r0
 8006862:	4603      	mov	r3, r0
 8006864:	4293      	cmp	r3, r2
 8006866:	d100      	bne.n	800686a <memset+0xa>
 8006868:	4770      	bx	lr
 800686a:	f803 1b01 	strb.w	r1, [r3], #1
 800686e:	e7f9      	b.n	8006864 <memset+0x4>

08006870 <__cvt>:
 8006870:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006874:	ec55 4b10 	vmov	r4, r5, d0
 8006878:	2d00      	cmp	r5, #0
 800687a:	460e      	mov	r6, r1
 800687c:	4619      	mov	r1, r3
 800687e:	462b      	mov	r3, r5
 8006880:	bfbb      	ittet	lt
 8006882:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006886:	461d      	movlt	r5, r3
 8006888:	2300      	movge	r3, #0
 800688a:	232d      	movlt	r3, #45	; 0x2d
 800688c:	700b      	strb	r3, [r1, #0]
 800688e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006890:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006894:	4691      	mov	r9, r2
 8006896:	f023 0820 	bic.w	r8, r3, #32
 800689a:	bfbc      	itt	lt
 800689c:	4622      	movlt	r2, r4
 800689e:	4614      	movlt	r4, r2
 80068a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068a4:	d005      	beq.n	80068b2 <__cvt+0x42>
 80068a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80068aa:	d100      	bne.n	80068ae <__cvt+0x3e>
 80068ac:	3601      	adds	r6, #1
 80068ae:	2102      	movs	r1, #2
 80068b0:	e000      	b.n	80068b4 <__cvt+0x44>
 80068b2:	2103      	movs	r1, #3
 80068b4:	ab03      	add	r3, sp, #12
 80068b6:	9301      	str	r3, [sp, #4]
 80068b8:	ab02      	add	r3, sp, #8
 80068ba:	9300      	str	r3, [sp, #0]
 80068bc:	ec45 4b10 	vmov	d0, r4, r5
 80068c0:	4653      	mov	r3, sl
 80068c2:	4632      	mov	r2, r6
 80068c4:	f000 fce4 	bl	8007290 <_dtoa_r>
 80068c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80068cc:	4607      	mov	r7, r0
 80068ce:	d102      	bne.n	80068d6 <__cvt+0x66>
 80068d0:	f019 0f01 	tst.w	r9, #1
 80068d4:	d022      	beq.n	800691c <__cvt+0xac>
 80068d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068da:	eb07 0906 	add.w	r9, r7, r6
 80068de:	d110      	bne.n	8006902 <__cvt+0x92>
 80068e0:	783b      	ldrb	r3, [r7, #0]
 80068e2:	2b30      	cmp	r3, #48	; 0x30
 80068e4:	d10a      	bne.n	80068fc <__cvt+0x8c>
 80068e6:	2200      	movs	r2, #0
 80068e8:	2300      	movs	r3, #0
 80068ea:	4620      	mov	r0, r4
 80068ec:	4629      	mov	r1, r5
 80068ee:	f7fa f8eb 	bl	8000ac8 <__aeabi_dcmpeq>
 80068f2:	b918      	cbnz	r0, 80068fc <__cvt+0x8c>
 80068f4:	f1c6 0601 	rsb	r6, r6, #1
 80068f8:	f8ca 6000 	str.w	r6, [sl]
 80068fc:	f8da 3000 	ldr.w	r3, [sl]
 8006900:	4499      	add	r9, r3
 8006902:	2200      	movs	r2, #0
 8006904:	2300      	movs	r3, #0
 8006906:	4620      	mov	r0, r4
 8006908:	4629      	mov	r1, r5
 800690a:	f7fa f8dd 	bl	8000ac8 <__aeabi_dcmpeq>
 800690e:	b108      	cbz	r0, 8006914 <__cvt+0xa4>
 8006910:	f8cd 900c 	str.w	r9, [sp, #12]
 8006914:	2230      	movs	r2, #48	; 0x30
 8006916:	9b03      	ldr	r3, [sp, #12]
 8006918:	454b      	cmp	r3, r9
 800691a:	d307      	bcc.n	800692c <__cvt+0xbc>
 800691c:	9b03      	ldr	r3, [sp, #12]
 800691e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006920:	1bdb      	subs	r3, r3, r7
 8006922:	4638      	mov	r0, r7
 8006924:	6013      	str	r3, [r2, #0]
 8006926:	b004      	add	sp, #16
 8006928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800692c:	1c59      	adds	r1, r3, #1
 800692e:	9103      	str	r1, [sp, #12]
 8006930:	701a      	strb	r2, [r3, #0]
 8006932:	e7f0      	b.n	8006916 <__cvt+0xa6>

08006934 <__exponent>:
 8006934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006936:	4603      	mov	r3, r0
 8006938:	2900      	cmp	r1, #0
 800693a:	bfb8      	it	lt
 800693c:	4249      	neglt	r1, r1
 800693e:	f803 2b02 	strb.w	r2, [r3], #2
 8006942:	bfb4      	ite	lt
 8006944:	222d      	movlt	r2, #45	; 0x2d
 8006946:	222b      	movge	r2, #43	; 0x2b
 8006948:	2909      	cmp	r1, #9
 800694a:	7042      	strb	r2, [r0, #1]
 800694c:	dd2a      	ble.n	80069a4 <__exponent+0x70>
 800694e:	f10d 0407 	add.w	r4, sp, #7
 8006952:	46a4      	mov	ip, r4
 8006954:	270a      	movs	r7, #10
 8006956:	46a6      	mov	lr, r4
 8006958:	460a      	mov	r2, r1
 800695a:	fb91 f6f7 	sdiv	r6, r1, r7
 800695e:	fb07 1516 	mls	r5, r7, r6, r1
 8006962:	3530      	adds	r5, #48	; 0x30
 8006964:	2a63      	cmp	r2, #99	; 0x63
 8006966:	f104 34ff 	add.w	r4, r4, #4294967295
 800696a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800696e:	4631      	mov	r1, r6
 8006970:	dcf1      	bgt.n	8006956 <__exponent+0x22>
 8006972:	3130      	adds	r1, #48	; 0x30
 8006974:	f1ae 0502 	sub.w	r5, lr, #2
 8006978:	f804 1c01 	strb.w	r1, [r4, #-1]
 800697c:	1c44      	adds	r4, r0, #1
 800697e:	4629      	mov	r1, r5
 8006980:	4561      	cmp	r1, ip
 8006982:	d30a      	bcc.n	800699a <__exponent+0x66>
 8006984:	f10d 0209 	add.w	r2, sp, #9
 8006988:	eba2 020e 	sub.w	r2, r2, lr
 800698c:	4565      	cmp	r5, ip
 800698e:	bf88      	it	hi
 8006990:	2200      	movhi	r2, #0
 8006992:	4413      	add	r3, r2
 8006994:	1a18      	subs	r0, r3, r0
 8006996:	b003      	add	sp, #12
 8006998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800699a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800699e:	f804 2f01 	strb.w	r2, [r4, #1]!
 80069a2:	e7ed      	b.n	8006980 <__exponent+0x4c>
 80069a4:	2330      	movs	r3, #48	; 0x30
 80069a6:	3130      	adds	r1, #48	; 0x30
 80069a8:	7083      	strb	r3, [r0, #2]
 80069aa:	70c1      	strb	r1, [r0, #3]
 80069ac:	1d03      	adds	r3, r0, #4
 80069ae:	e7f1      	b.n	8006994 <__exponent+0x60>

080069b0 <_printf_float>:
 80069b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b4:	ed2d 8b02 	vpush	{d8}
 80069b8:	b08d      	sub	sp, #52	; 0x34
 80069ba:	460c      	mov	r4, r1
 80069bc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80069c0:	4616      	mov	r6, r2
 80069c2:	461f      	mov	r7, r3
 80069c4:	4605      	mov	r5, r0
 80069c6:	f001 fb47 	bl	8008058 <_localeconv_r>
 80069ca:	f8d0 a000 	ldr.w	sl, [r0]
 80069ce:	4650      	mov	r0, sl
 80069d0:	f7f9 fbfe 	bl	80001d0 <strlen>
 80069d4:	2300      	movs	r3, #0
 80069d6:	930a      	str	r3, [sp, #40]	; 0x28
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	9305      	str	r3, [sp, #20]
 80069dc:	f8d8 3000 	ldr.w	r3, [r8]
 80069e0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80069e4:	3307      	adds	r3, #7
 80069e6:	f023 0307 	bic.w	r3, r3, #7
 80069ea:	f103 0208 	add.w	r2, r3, #8
 80069ee:	f8c8 2000 	str.w	r2, [r8]
 80069f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80069fa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80069fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a02:	9307      	str	r3, [sp, #28]
 8006a04:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a08:	ee08 0a10 	vmov	s16, r0
 8006a0c:	4b9f      	ldr	r3, [pc, #636]	; (8006c8c <_printf_float+0x2dc>)
 8006a0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a12:	f04f 32ff 	mov.w	r2, #4294967295
 8006a16:	f7fa f889 	bl	8000b2c <__aeabi_dcmpun>
 8006a1a:	bb88      	cbnz	r0, 8006a80 <_printf_float+0xd0>
 8006a1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a20:	4b9a      	ldr	r3, [pc, #616]	; (8006c8c <_printf_float+0x2dc>)
 8006a22:	f04f 32ff 	mov.w	r2, #4294967295
 8006a26:	f7fa f863 	bl	8000af0 <__aeabi_dcmple>
 8006a2a:	bb48      	cbnz	r0, 8006a80 <_printf_float+0xd0>
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	2300      	movs	r3, #0
 8006a30:	4640      	mov	r0, r8
 8006a32:	4649      	mov	r1, r9
 8006a34:	f7fa f852 	bl	8000adc <__aeabi_dcmplt>
 8006a38:	b110      	cbz	r0, 8006a40 <_printf_float+0x90>
 8006a3a:	232d      	movs	r3, #45	; 0x2d
 8006a3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a40:	4b93      	ldr	r3, [pc, #588]	; (8006c90 <_printf_float+0x2e0>)
 8006a42:	4894      	ldr	r0, [pc, #592]	; (8006c94 <_printf_float+0x2e4>)
 8006a44:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006a48:	bf94      	ite	ls
 8006a4a:	4698      	movls	r8, r3
 8006a4c:	4680      	movhi	r8, r0
 8006a4e:	2303      	movs	r3, #3
 8006a50:	6123      	str	r3, [r4, #16]
 8006a52:	9b05      	ldr	r3, [sp, #20]
 8006a54:	f023 0204 	bic.w	r2, r3, #4
 8006a58:	6022      	str	r2, [r4, #0]
 8006a5a:	f04f 0900 	mov.w	r9, #0
 8006a5e:	9700      	str	r7, [sp, #0]
 8006a60:	4633      	mov	r3, r6
 8006a62:	aa0b      	add	r2, sp, #44	; 0x2c
 8006a64:	4621      	mov	r1, r4
 8006a66:	4628      	mov	r0, r5
 8006a68:	f000 f9d8 	bl	8006e1c <_printf_common>
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	f040 8090 	bne.w	8006b92 <_printf_float+0x1e2>
 8006a72:	f04f 30ff 	mov.w	r0, #4294967295
 8006a76:	b00d      	add	sp, #52	; 0x34
 8006a78:	ecbd 8b02 	vpop	{d8}
 8006a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a80:	4642      	mov	r2, r8
 8006a82:	464b      	mov	r3, r9
 8006a84:	4640      	mov	r0, r8
 8006a86:	4649      	mov	r1, r9
 8006a88:	f7fa f850 	bl	8000b2c <__aeabi_dcmpun>
 8006a8c:	b140      	cbz	r0, 8006aa0 <_printf_float+0xf0>
 8006a8e:	464b      	mov	r3, r9
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	bfbc      	itt	lt
 8006a94:	232d      	movlt	r3, #45	; 0x2d
 8006a96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006a9a:	487f      	ldr	r0, [pc, #508]	; (8006c98 <_printf_float+0x2e8>)
 8006a9c:	4b7f      	ldr	r3, [pc, #508]	; (8006c9c <_printf_float+0x2ec>)
 8006a9e:	e7d1      	b.n	8006a44 <_printf_float+0x94>
 8006aa0:	6863      	ldr	r3, [r4, #4]
 8006aa2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006aa6:	9206      	str	r2, [sp, #24]
 8006aa8:	1c5a      	adds	r2, r3, #1
 8006aaa:	d13f      	bne.n	8006b2c <_printf_float+0x17c>
 8006aac:	2306      	movs	r3, #6
 8006aae:	6063      	str	r3, [r4, #4]
 8006ab0:	9b05      	ldr	r3, [sp, #20]
 8006ab2:	6861      	ldr	r1, [r4, #4]
 8006ab4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006ab8:	2300      	movs	r3, #0
 8006aba:	9303      	str	r3, [sp, #12]
 8006abc:	ab0a      	add	r3, sp, #40	; 0x28
 8006abe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006ac2:	ab09      	add	r3, sp, #36	; 0x24
 8006ac4:	ec49 8b10 	vmov	d0, r8, r9
 8006ac8:	9300      	str	r3, [sp, #0]
 8006aca:	6022      	str	r2, [r4, #0]
 8006acc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f7ff fecd 	bl	8006870 <__cvt>
 8006ad6:	9b06      	ldr	r3, [sp, #24]
 8006ad8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ada:	2b47      	cmp	r3, #71	; 0x47
 8006adc:	4680      	mov	r8, r0
 8006ade:	d108      	bne.n	8006af2 <_printf_float+0x142>
 8006ae0:	1cc8      	adds	r0, r1, #3
 8006ae2:	db02      	blt.n	8006aea <_printf_float+0x13a>
 8006ae4:	6863      	ldr	r3, [r4, #4]
 8006ae6:	4299      	cmp	r1, r3
 8006ae8:	dd41      	ble.n	8006b6e <_printf_float+0x1be>
 8006aea:	f1ab 0b02 	sub.w	fp, fp, #2
 8006aee:	fa5f fb8b 	uxtb.w	fp, fp
 8006af2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006af6:	d820      	bhi.n	8006b3a <_printf_float+0x18a>
 8006af8:	3901      	subs	r1, #1
 8006afa:	465a      	mov	r2, fp
 8006afc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b00:	9109      	str	r1, [sp, #36]	; 0x24
 8006b02:	f7ff ff17 	bl	8006934 <__exponent>
 8006b06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b08:	1813      	adds	r3, r2, r0
 8006b0a:	2a01      	cmp	r2, #1
 8006b0c:	4681      	mov	r9, r0
 8006b0e:	6123      	str	r3, [r4, #16]
 8006b10:	dc02      	bgt.n	8006b18 <_printf_float+0x168>
 8006b12:	6822      	ldr	r2, [r4, #0]
 8006b14:	07d2      	lsls	r2, r2, #31
 8006b16:	d501      	bpl.n	8006b1c <_printf_float+0x16c>
 8006b18:	3301      	adds	r3, #1
 8006b1a:	6123      	str	r3, [r4, #16]
 8006b1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d09c      	beq.n	8006a5e <_printf_float+0xae>
 8006b24:	232d      	movs	r3, #45	; 0x2d
 8006b26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b2a:	e798      	b.n	8006a5e <_printf_float+0xae>
 8006b2c:	9a06      	ldr	r2, [sp, #24]
 8006b2e:	2a47      	cmp	r2, #71	; 0x47
 8006b30:	d1be      	bne.n	8006ab0 <_printf_float+0x100>
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1bc      	bne.n	8006ab0 <_printf_float+0x100>
 8006b36:	2301      	movs	r3, #1
 8006b38:	e7b9      	b.n	8006aae <_printf_float+0xfe>
 8006b3a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006b3e:	d118      	bne.n	8006b72 <_printf_float+0x1c2>
 8006b40:	2900      	cmp	r1, #0
 8006b42:	6863      	ldr	r3, [r4, #4]
 8006b44:	dd0b      	ble.n	8006b5e <_printf_float+0x1ae>
 8006b46:	6121      	str	r1, [r4, #16]
 8006b48:	b913      	cbnz	r3, 8006b50 <_printf_float+0x1a0>
 8006b4a:	6822      	ldr	r2, [r4, #0]
 8006b4c:	07d0      	lsls	r0, r2, #31
 8006b4e:	d502      	bpl.n	8006b56 <_printf_float+0x1a6>
 8006b50:	3301      	adds	r3, #1
 8006b52:	440b      	add	r3, r1
 8006b54:	6123      	str	r3, [r4, #16]
 8006b56:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b58:	f04f 0900 	mov.w	r9, #0
 8006b5c:	e7de      	b.n	8006b1c <_printf_float+0x16c>
 8006b5e:	b913      	cbnz	r3, 8006b66 <_printf_float+0x1b6>
 8006b60:	6822      	ldr	r2, [r4, #0]
 8006b62:	07d2      	lsls	r2, r2, #31
 8006b64:	d501      	bpl.n	8006b6a <_printf_float+0x1ba>
 8006b66:	3302      	adds	r3, #2
 8006b68:	e7f4      	b.n	8006b54 <_printf_float+0x1a4>
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e7f2      	b.n	8006b54 <_printf_float+0x1a4>
 8006b6e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006b72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b74:	4299      	cmp	r1, r3
 8006b76:	db05      	blt.n	8006b84 <_printf_float+0x1d4>
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	6121      	str	r1, [r4, #16]
 8006b7c:	07d8      	lsls	r0, r3, #31
 8006b7e:	d5ea      	bpl.n	8006b56 <_printf_float+0x1a6>
 8006b80:	1c4b      	adds	r3, r1, #1
 8006b82:	e7e7      	b.n	8006b54 <_printf_float+0x1a4>
 8006b84:	2900      	cmp	r1, #0
 8006b86:	bfd4      	ite	le
 8006b88:	f1c1 0202 	rsble	r2, r1, #2
 8006b8c:	2201      	movgt	r2, #1
 8006b8e:	4413      	add	r3, r2
 8006b90:	e7e0      	b.n	8006b54 <_printf_float+0x1a4>
 8006b92:	6823      	ldr	r3, [r4, #0]
 8006b94:	055a      	lsls	r2, r3, #21
 8006b96:	d407      	bmi.n	8006ba8 <_printf_float+0x1f8>
 8006b98:	6923      	ldr	r3, [r4, #16]
 8006b9a:	4642      	mov	r2, r8
 8006b9c:	4631      	mov	r1, r6
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	47b8      	blx	r7
 8006ba2:	3001      	adds	r0, #1
 8006ba4:	d12c      	bne.n	8006c00 <_printf_float+0x250>
 8006ba6:	e764      	b.n	8006a72 <_printf_float+0xc2>
 8006ba8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006bac:	f240 80e0 	bls.w	8006d70 <_printf_float+0x3c0>
 8006bb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	f7f9 ff86 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	d034      	beq.n	8006c2a <_printf_float+0x27a>
 8006bc0:	4a37      	ldr	r2, [pc, #220]	; (8006ca0 <_printf_float+0x2f0>)
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	4631      	mov	r1, r6
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	47b8      	blx	r7
 8006bca:	3001      	adds	r0, #1
 8006bcc:	f43f af51 	beq.w	8006a72 <_printf_float+0xc2>
 8006bd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	db02      	blt.n	8006bde <_printf_float+0x22e>
 8006bd8:	6823      	ldr	r3, [r4, #0]
 8006bda:	07d8      	lsls	r0, r3, #31
 8006bdc:	d510      	bpl.n	8006c00 <_printf_float+0x250>
 8006bde:	ee18 3a10 	vmov	r3, s16
 8006be2:	4652      	mov	r2, sl
 8006be4:	4631      	mov	r1, r6
 8006be6:	4628      	mov	r0, r5
 8006be8:	47b8      	blx	r7
 8006bea:	3001      	adds	r0, #1
 8006bec:	f43f af41 	beq.w	8006a72 <_printf_float+0xc2>
 8006bf0:	f04f 0800 	mov.w	r8, #0
 8006bf4:	f104 091a 	add.w	r9, r4, #26
 8006bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bfa:	3b01      	subs	r3, #1
 8006bfc:	4543      	cmp	r3, r8
 8006bfe:	dc09      	bgt.n	8006c14 <_printf_float+0x264>
 8006c00:	6823      	ldr	r3, [r4, #0]
 8006c02:	079b      	lsls	r3, r3, #30
 8006c04:	f100 8105 	bmi.w	8006e12 <_printf_float+0x462>
 8006c08:	68e0      	ldr	r0, [r4, #12]
 8006c0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c0c:	4298      	cmp	r0, r3
 8006c0e:	bfb8      	it	lt
 8006c10:	4618      	movlt	r0, r3
 8006c12:	e730      	b.n	8006a76 <_printf_float+0xc6>
 8006c14:	2301      	movs	r3, #1
 8006c16:	464a      	mov	r2, r9
 8006c18:	4631      	mov	r1, r6
 8006c1a:	4628      	mov	r0, r5
 8006c1c:	47b8      	blx	r7
 8006c1e:	3001      	adds	r0, #1
 8006c20:	f43f af27 	beq.w	8006a72 <_printf_float+0xc2>
 8006c24:	f108 0801 	add.w	r8, r8, #1
 8006c28:	e7e6      	b.n	8006bf8 <_printf_float+0x248>
 8006c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	dc39      	bgt.n	8006ca4 <_printf_float+0x2f4>
 8006c30:	4a1b      	ldr	r2, [pc, #108]	; (8006ca0 <_printf_float+0x2f0>)
 8006c32:	2301      	movs	r3, #1
 8006c34:	4631      	mov	r1, r6
 8006c36:	4628      	mov	r0, r5
 8006c38:	47b8      	blx	r7
 8006c3a:	3001      	adds	r0, #1
 8006c3c:	f43f af19 	beq.w	8006a72 <_printf_float+0xc2>
 8006c40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c44:	4313      	orrs	r3, r2
 8006c46:	d102      	bne.n	8006c4e <_printf_float+0x29e>
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	07d9      	lsls	r1, r3, #31
 8006c4c:	d5d8      	bpl.n	8006c00 <_printf_float+0x250>
 8006c4e:	ee18 3a10 	vmov	r3, s16
 8006c52:	4652      	mov	r2, sl
 8006c54:	4631      	mov	r1, r6
 8006c56:	4628      	mov	r0, r5
 8006c58:	47b8      	blx	r7
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	f43f af09 	beq.w	8006a72 <_printf_float+0xc2>
 8006c60:	f04f 0900 	mov.w	r9, #0
 8006c64:	f104 0a1a 	add.w	sl, r4, #26
 8006c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c6a:	425b      	negs	r3, r3
 8006c6c:	454b      	cmp	r3, r9
 8006c6e:	dc01      	bgt.n	8006c74 <_printf_float+0x2c4>
 8006c70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c72:	e792      	b.n	8006b9a <_printf_float+0x1ea>
 8006c74:	2301      	movs	r3, #1
 8006c76:	4652      	mov	r2, sl
 8006c78:	4631      	mov	r1, r6
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	47b8      	blx	r7
 8006c7e:	3001      	adds	r0, #1
 8006c80:	f43f aef7 	beq.w	8006a72 <_printf_float+0xc2>
 8006c84:	f109 0901 	add.w	r9, r9, #1
 8006c88:	e7ee      	b.n	8006c68 <_printf_float+0x2b8>
 8006c8a:	bf00      	nop
 8006c8c:	7fefffff 	.word	0x7fefffff
 8006c90:	08009348 	.word	0x08009348
 8006c94:	0800934c 	.word	0x0800934c
 8006c98:	08009354 	.word	0x08009354
 8006c9c:	08009350 	.word	0x08009350
 8006ca0:	08009358 	.word	0x08009358
 8006ca4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ca6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	bfa8      	it	ge
 8006cac:	461a      	movge	r2, r3
 8006cae:	2a00      	cmp	r2, #0
 8006cb0:	4691      	mov	r9, r2
 8006cb2:	dc37      	bgt.n	8006d24 <_printf_float+0x374>
 8006cb4:	f04f 0b00 	mov.w	fp, #0
 8006cb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cbc:	f104 021a 	add.w	r2, r4, #26
 8006cc0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006cc2:	9305      	str	r3, [sp, #20]
 8006cc4:	eba3 0309 	sub.w	r3, r3, r9
 8006cc8:	455b      	cmp	r3, fp
 8006cca:	dc33      	bgt.n	8006d34 <_printf_float+0x384>
 8006ccc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	db3b      	blt.n	8006d4c <_printf_float+0x39c>
 8006cd4:	6823      	ldr	r3, [r4, #0]
 8006cd6:	07da      	lsls	r2, r3, #31
 8006cd8:	d438      	bmi.n	8006d4c <_printf_float+0x39c>
 8006cda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cdc:	9a05      	ldr	r2, [sp, #20]
 8006cde:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ce0:	1a9a      	subs	r2, r3, r2
 8006ce2:	eba3 0901 	sub.w	r9, r3, r1
 8006ce6:	4591      	cmp	r9, r2
 8006ce8:	bfa8      	it	ge
 8006cea:	4691      	movge	r9, r2
 8006cec:	f1b9 0f00 	cmp.w	r9, #0
 8006cf0:	dc35      	bgt.n	8006d5e <_printf_float+0x3ae>
 8006cf2:	f04f 0800 	mov.w	r8, #0
 8006cf6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cfa:	f104 0a1a 	add.w	sl, r4, #26
 8006cfe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d02:	1a9b      	subs	r3, r3, r2
 8006d04:	eba3 0309 	sub.w	r3, r3, r9
 8006d08:	4543      	cmp	r3, r8
 8006d0a:	f77f af79 	ble.w	8006c00 <_printf_float+0x250>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	4652      	mov	r2, sl
 8006d12:	4631      	mov	r1, r6
 8006d14:	4628      	mov	r0, r5
 8006d16:	47b8      	blx	r7
 8006d18:	3001      	adds	r0, #1
 8006d1a:	f43f aeaa 	beq.w	8006a72 <_printf_float+0xc2>
 8006d1e:	f108 0801 	add.w	r8, r8, #1
 8006d22:	e7ec      	b.n	8006cfe <_printf_float+0x34e>
 8006d24:	4613      	mov	r3, r2
 8006d26:	4631      	mov	r1, r6
 8006d28:	4642      	mov	r2, r8
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	47b8      	blx	r7
 8006d2e:	3001      	adds	r0, #1
 8006d30:	d1c0      	bne.n	8006cb4 <_printf_float+0x304>
 8006d32:	e69e      	b.n	8006a72 <_printf_float+0xc2>
 8006d34:	2301      	movs	r3, #1
 8006d36:	4631      	mov	r1, r6
 8006d38:	4628      	mov	r0, r5
 8006d3a:	9205      	str	r2, [sp, #20]
 8006d3c:	47b8      	blx	r7
 8006d3e:	3001      	adds	r0, #1
 8006d40:	f43f ae97 	beq.w	8006a72 <_printf_float+0xc2>
 8006d44:	9a05      	ldr	r2, [sp, #20]
 8006d46:	f10b 0b01 	add.w	fp, fp, #1
 8006d4a:	e7b9      	b.n	8006cc0 <_printf_float+0x310>
 8006d4c:	ee18 3a10 	vmov	r3, s16
 8006d50:	4652      	mov	r2, sl
 8006d52:	4631      	mov	r1, r6
 8006d54:	4628      	mov	r0, r5
 8006d56:	47b8      	blx	r7
 8006d58:	3001      	adds	r0, #1
 8006d5a:	d1be      	bne.n	8006cda <_printf_float+0x32a>
 8006d5c:	e689      	b.n	8006a72 <_printf_float+0xc2>
 8006d5e:	9a05      	ldr	r2, [sp, #20]
 8006d60:	464b      	mov	r3, r9
 8006d62:	4442      	add	r2, r8
 8006d64:	4631      	mov	r1, r6
 8006d66:	4628      	mov	r0, r5
 8006d68:	47b8      	blx	r7
 8006d6a:	3001      	adds	r0, #1
 8006d6c:	d1c1      	bne.n	8006cf2 <_printf_float+0x342>
 8006d6e:	e680      	b.n	8006a72 <_printf_float+0xc2>
 8006d70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d72:	2a01      	cmp	r2, #1
 8006d74:	dc01      	bgt.n	8006d7a <_printf_float+0x3ca>
 8006d76:	07db      	lsls	r3, r3, #31
 8006d78:	d538      	bpl.n	8006dec <_printf_float+0x43c>
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	4642      	mov	r2, r8
 8006d7e:	4631      	mov	r1, r6
 8006d80:	4628      	mov	r0, r5
 8006d82:	47b8      	blx	r7
 8006d84:	3001      	adds	r0, #1
 8006d86:	f43f ae74 	beq.w	8006a72 <_printf_float+0xc2>
 8006d8a:	ee18 3a10 	vmov	r3, s16
 8006d8e:	4652      	mov	r2, sl
 8006d90:	4631      	mov	r1, r6
 8006d92:	4628      	mov	r0, r5
 8006d94:	47b8      	blx	r7
 8006d96:	3001      	adds	r0, #1
 8006d98:	f43f ae6b 	beq.w	8006a72 <_printf_float+0xc2>
 8006d9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006da0:	2200      	movs	r2, #0
 8006da2:	2300      	movs	r3, #0
 8006da4:	f7f9 fe90 	bl	8000ac8 <__aeabi_dcmpeq>
 8006da8:	b9d8      	cbnz	r0, 8006de2 <_printf_float+0x432>
 8006daa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dac:	f108 0201 	add.w	r2, r8, #1
 8006db0:	3b01      	subs	r3, #1
 8006db2:	4631      	mov	r1, r6
 8006db4:	4628      	mov	r0, r5
 8006db6:	47b8      	blx	r7
 8006db8:	3001      	adds	r0, #1
 8006dba:	d10e      	bne.n	8006dda <_printf_float+0x42a>
 8006dbc:	e659      	b.n	8006a72 <_printf_float+0xc2>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	4652      	mov	r2, sl
 8006dc2:	4631      	mov	r1, r6
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	47b8      	blx	r7
 8006dc8:	3001      	adds	r0, #1
 8006dca:	f43f ae52 	beq.w	8006a72 <_printf_float+0xc2>
 8006dce:	f108 0801 	add.w	r8, r8, #1
 8006dd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	4543      	cmp	r3, r8
 8006dd8:	dcf1      	bgt.n	8006dbe <_printf_float+0x40e>
 8006dda:	464b      	mov	r3, r9
 8006ddc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006de0:	e6dc      	b.n	8006b9c <_printf_float+0x1ec>
 8006de2:	f04f 0800 	mov.w	r8, #0
 8006de6:	f104 0a1a 	add.w	sl, r4, #26
 8006dea:	e7f2      	b.n	8006dd2 <_printf_float+0x422>
 8006dec:	2301      	movs	r3, #1
 8006dee:	4642      	mov	r2, r8
 8006df0:	e7df      	b.n	8006db2 <_printf_float+0x402>
 8006df2:	2301      	movs	r3, #1
 8006df4:	464a      	mov	r2, r9
 8006df6:	4631      	mov	r1, r6
 8006df8:	4628      	mov	r0, r5
 8006dfa:	47b8      	blx	r7
 8006dfc:	3001      	adds	r0, #1
 8006dfe:	f43f ae38 	beq.w	8006a72 <_printf_float+0xc2>
 8006e02:	f108 0801 	add.w	r8, r8, #1
 8006e06:	68e3      	ldr	r3, [r4, #12]
 8006e08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e0a:	1a5b      	subs	r3, r3, r1
 8006e0c:	4543      	cmp	r3, r8
 8006e0e:	dcf0      	bgt.n	8006df2 <_printf_float+0x442>
 8006e10:	e6fa      	b.n	8006c08 <_printf_float+0x258>
 8006e12:	f04f 0800 	mov.w	r8, #0
 8006e16:	f104 0919 	add.w	r9, r4, #25
 8006e1a:	e7f4      	b.n	8006e06 <_printf_float+0x456>

08006e1c <_printf_common>:
 8006e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e20:	4616      	mov	r6, r2
 8006e22:	4699      	mov	r9, r3
 8006e24:	688a      	ldr	r2, [r1, #8]
 8006e26:	690b      	ldr	r3, [r1, #16]
 8006e28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	bfb8      	it	lt
 8006e30:	4613      	movlt	r3, r2
 8006e32:	6033      	str	r3, [r6, #0]
 8006e34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e38:	4607      	mov	r7, r0
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	b10a      	cbz	r2, 8006e42 <_printf_common+0x26>
 8006e3e:	3301      	adds	r3, #1
 8006e40:	6033      	str	r3, [r6, #0]
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	0699      	lsls	r1, r3, #26
 8006e46:	bf42      	ittt	mi
 8006e48:	6833      	ldrmi	r3, [r6, #0]
 8006e4a:	3302      	addmi	r3, #2
 8006e4c:	6033      	strmi	r3, [r6, #0]
 8006e4e:	6825      	ldr	r5, [r4, #0]
 8006e50:	f015 0506 	ands.w	r5, r5, #6
 8006e54:	d106      	bne.n	8006e64 <_printf_common+0x48>
 8006e56:	f104 0a19 	add.w	sl, r4, #25
 8006e5a:	68e3      	ldr	r3, [r4, #12]
 8006e5c:	6832      	ldr	r2, [r6, #0]
 8006e5e:	1a9b      	subs	r3, r3, r2
 8006e60:	42ab      	cmp	r3, r5
 8006e62:	dc26      	bgt.n	8006eb2 <_printf_common+0x96>
 8006e64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e68:	1e13      	subs	r3, r2, #0
 8006e6a:	6822      	ldr	r2, [r4, #0]
 8006e6c:	bf18      	it	ne
 8006e6e:	2301      	movne	r3, #1
 8006e70:	0692      	lsls	r2, r2, #26
 8006e72:	d42b      	bmi.n	8006ecc <_printf_common+0xb0>
 8006e74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e78:	4649      	mov	r1, r9
 8006e7a:	4638      	mov	r0, r7
 8006e7c:	47c0      	blx	r8
 8006e7e:	3001      	adds	r0, #1
 8006e80:	d01e      	beq.n	8006ec0 <_printf_common+0xa4>
 8006e82:	6823      	ldr	r3, [r4, #0]
 8006e84:	68e5      	ldr	r5, [r4, #12]
 8006e86:	6832      	ldr	r2, [r6, #0]
 8006e88:	f003 0306 	and.w	r3, r3, #6
 8006e8c:	2b04      	cmp	r3, #4
 8006e8e:	bf08      	it	eq
 8006e90:	1aad      	subeq	r5, r5, r2
 8006e92:	68a3      	ldr	r3, [r4, #8]
 8006e94:	6922      	ldr	r2, [r4, #16]
 8006e96:	bf0c      	ite	eq
 8006e98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e9c:	2500      	movne	r5, #0
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	bfc4      	itt	gt
 8006ea2:	1a9b      	subgt	r3, r3, r2
 8006ea4:	18ed      	addgt	r5, r5, r3
 8006ea6:	2600      	movs	r6, #0
 8006ea8:	341a      	adds	r4, #26
 8006eaa:	42b5      	cmp	r5, r6
 8006eac:	d11a      	bne.n	8006ee4 <_printf_common+0xc8>
 8006eae:	2000      	movs	r0, #0
 8006eb0:	e008      	b.n	8006ec4 <_printf_common+0xa8>
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	4652      	mov	r2, sl
 8006eb6:	4649      	mov	r1, r9
 8006eb8:	4638      	mov	r0, r7
 8006eba:	47c0      	blx	r8
 8006ebc:	3001      	adds	r0, #1
 8006ebe:	d103      	bne.n	8006ec8 <_printf_common+0xac>
 8006ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ec8:	3501      	adds	r5, #1
 8006eca:	e7c6      	b.n	8006e5a <_printf_common+0x3e>
 8006ecc:	18e1      	adds	r1, r4, r3
 8006ece:	1c5a      	adds	r2, r3, #1
 8006ed0:	2030      	movs	r0, #48	; 0x30
 8006ed2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ed6:	4422      	add	r2, r4
 8006ed8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006edc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ee0:	3302      	adds	r3, #2
 8006ee2:	e7c7      	b.n	8006e74 <_printf_common+0x58>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	4622      	mov	r2, r4
 8006ee8:	4649      	mov	r1, r9
 8006eea:	4638      	mov	r0, r7
 8006eec:	47c0      	blx	r8
 8006eee:	3001      	adds	r0, #1
 8006ef0:	d0e6      	beq.n	8006ec0 <_printf_common+0xa4>
 8006ef2:	3601      	adds	r6, #1
 8006ef4:	e7d9      	b.n	8006eaa <_printf_common+0x8e>
	...

08006ef8 <_printf_i>:
 8006ef8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006efc:	7e0f      	ldrb	r7, [r1, #24]
 8006efe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f00:	2f78      	cmp	r7, #120	; 0x78
 8006f02:	4691      	mov	r9, r2
 8006f04:	4680      	mov	r8, r0
 8006f06:	460c      	mov	r4, r1
 8006f08:	469a      	mov	sl, r3
 8006f0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f0e:	d807      	bhi.n	8006f20 <_printf_i+0x28>
 8006f10:	2f62      	cmp	r7, #98	; 0x62
 8006f12:	d80a      	bhi.n	8006f2a <_printf_i+0x32>
 8006f14:	2f00      	cmp	r7, #0
 8006f16:	f000 80d8 	beq.w	80070ca <_printf_i+0x1d2>
 8006f1a:	2f58      	cmp	r7, #88	; 0x58
 8006f1c:	f000 80a3 	beq.w	8007066 <_printf_i+0x16e>
 8006f20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f28:	e03a      	b.n	8006fa0 <_printf_i+0xa8>
 8006f2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f2e:	2b15      	cmp	r3, #21
 8006f30:	d8f6      	bhi.n	8006f20 <_printf_i+0x28>
 8006f32:	a101      	add	r1, pc, #4	; (adr r1, 8006f38 <_printf_i+0x40>)
 8006f34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f38:	08006f91 	.word	0x08006f91
 8006f3c:	08006fa5 	.word	0x08006fa5
 8006f40:	08006f21 	.word	0x08006f21
 8006f44:	08006f21 	.word	0x08006f21
 8006f48:	08006f21 	.word	0x08006f21
 8006f4c:	08006f21 	.word	0x08006f21
 8006f50:	08006fa5 	.word	0x08006fa5
 8006f54:	08006f21 	.word	0x08006f21
 8006f58:	08006f21 	.word	0x08006f21
 8006f5c:	08006f21 	.word	0x08006f21
 8006f60:	08006f21 	.word	0x08006f21
 8006f64:	080070b1 	.word	0x080070b1
 8006f68:	08006fd5 	.word	0x08006fd5
 8006f6c:	08007093 	.word	0x08007093
 8006f70:	08006f21 	.word	0x08006f21
 8006f74:	08006f21 	.word	0x08006f21
 8006f78:	080070d3 	.word	0x080070d3
 8006f7c:	08006f21 	.word	0x08006f21
 8006f80:	08006fd5 	.word	0x08006fd5
 8006f84:	08006f21 	.word	0x08006f21
 8006f88:	08006f21 	.word	0x08006f21
 8006f8c:	0800709b 	.word	0x0800709b
 8006f90:	682b      	ldr	r3, [r5, #0]
 8006f92:	1d1a      	adds	r2, r3, #4
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	602a      	str	r2, [r5, #0]
 8006f98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	e0a3      	b.n	80070ec <_printf_i+0x1f4>
 8006fa4:	6820      	ldr	r0, [r4, #0]
 8006fa6:	6829      	ldr	r1, [r5, #0]
 8006fa8:	0606      	lsls	r6, r0, #24
 8006faa:	f101 0304 	add.w	r3, r1, #4
 8006fae:	d50a      	bpl.n	8006fc6 <_printf_i+0xce>
 8006fb0:	680e      	ldr	r6, [r1, #0]
 8006fb2:	602b      	str	r3, [r5, #0]
 8006fb4:	2e00      	cmp	r6, #0
 8006fb6:	da03      	bge.n	8006fc0 <_printf_i+0xc8>
 8006fb8:	232d      	movs	r3, #45	; 0x2d
 8006fba:	4276      	negs	r6, r6
 8006fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fc0:	485e      	ldr	r0, [pc, #376]	; (800713c <_printf_i+0x244>)
 8006fc2:	230a      	movs	r3, #10
 8006fc4:	e019      	b.n	8006ffa <_printf_i+0x102>
 8006fc6:	680e      	ldr	r6, [r1, #0]
 8006fc8:	602b      	str	r3, [r5, #0]
 8006fca:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006fce:	bf18      	it	ne
 8006fd0:	b236      	sxthne	r6, r6
 8006fd2:	e7ef      	b.n	8006fb4 <_printf_i+0xbc>
 8006fd4:	682b      	ldr	r3, [r5, #0]
 8006fd6:	6820      	ldr	r0, [r4, #0]
 8006fd8:	1d19      	adds	r1, r3, #4
 8006fda:	6029      	str	r1, [r5, #0]
 8006fdc:	0601      	lsls	r1, r0, #24
 8006fde:	d501      	bpl.n	8006fe4 <_printf_i+0xec>
 8006fe0:	681e      	ldr	r6, [r3, #0]
 8006fe2:	e002      	b.n	8006fea <_printf_i+0xf2>
 8006fe4:	0646      	lsls	r6, r0, #25
 8006fe6:	d5fb      	bpl.n	8006fe0 <_printf_i+0xe8>
 8006fe8:	881e      	ldrh	r6, [r3, #0]
 8006fea:	4854      	ldr	r0, [pc, #336]	; (800713c <_printf_i+0x244>)
 8006fec:	2f6f      	cmp	r7, #111	; 0x6f
 8006fee:	bf0c      	ite	eq
 8006ff0:	2308      	moveq	r3, #8
 8006ff2:	230a      	movne	r3, #10
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ffa:	6865      	ldr	r5, [r4, #4]
 8006ffc:	60a5      	str	r5, [r4, #8]
 8006ffe:	2d00      	cmp	r5, #0
 8007000:	bfa2      	ittt	ge
 8007002:	6821      	ldrge	r1, [r4, #0]
 8007004:	f021 0104 	bicge.w	r1, r1, #4
 8007008:	6021      	strge	r1, [r4, #0]
 800700a:	b90e      	cbnz	r6, 8007010 <_printf_i+0x118>
 800700c:	2d00      	cmp	r5, #0
 800700e:	d04d      	beq.n	80070ac <_printf_i+0x1b4>
 8007010:	4615      	mov	r5, r2
 8007012:	fbb6 f1f3 	udiv	r1, r6, r3
 8007016:	fb03 6711 	mls	r7, r3, r1, r6
 800701a:	5dc7      	ldrb	r7, [r0, r7]
 800701c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007020:	4637      	mov	r7, r6
 8007022:	42bb      	cmp	r3, r7
 8007024:	460e      	mov	r6, r1
 8007026:	d9f4      	bls.n	8007012 <_printf_i+0x11a>
 8007028:	2b08      	cmp	r3, #8
 800702a:	d10b      	bne.n	8007044 <_printf_i+0x14c>
 800702c:	6823      	ldr	r3, [r4, #0]
 800702e:	07de      	lsls	r6, r3, #31
 8007030:	d508      	bpl.n	8007044 <_printf_i+0x14c>
 8007032:	6923      	ldr	r3, [r4, #16]
 8007034:	6861      	ldr	r1, [r4, #4]
 8007036:	4299      	cmp	r1, r3
 8007038:	bfde      	ittt	le
 800703a:	2330      	movle	r3, #48	; 0x30
 800703c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007040:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007044:	1b52      	subs	r2, r2, r5
 8007046:	6122      	str	r2, [r4, #16]
 8007048:	f8cd a000 	str.w	sl, [sp]
 800704c:	464b      	mov	r3, r9
 800704e:	aa03      	add	r2, sp, #12
 8007050:	4621      	mov	r1, r4
 8007052:	4640      	mov	r0, r8
 8007054:	f7ff fee2 	bl	8006e1c <_printf_common>
 8007058:	3001      	adds	r0, #1
 800705a:	d14c      	bne.n	80070f6 <_printf_i+0x1fe>
 800705c:	f04f 30ff 	mov.w	r0, #4294967295
 8007060:	b004      	add	sp, #16
 8007062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007066:	4835      	ldr	r0, [pc, #212]	; (800713c <_printf_i+0x244>)
 8007068:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800706c:	6829      	ldr	r1, [r5, #0]
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	f851 6b04 	ldr.w	r6, [r1], #4
 8007074:	6029      	str	r1, [r5, #0]
 8007076:	061d      	lsls	r5, r3, #24
 8007078:	d514      	bpl.n	80070a4 <_printf_i+0x1ac>
 800707a:	07df      	lsls	r7, r3, #31
 800707c:	bf44      	itt	mi
 800707e:	f043 0320 	orrmi.w	r3, r3, #32
 8007082:	6023      	strmi	r3, [r4, #0]
 8007084:	b91e      	cbnz	r6, 800708e <_printf_i+0x196>
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	f023 0320 	bic.w	r3, r3, #32
 800708c:	6023      	str	r3, [r4, #0]
 800708e:	2310      	movs	r3, #16
 8007090:	e7b0      	b.n	8006ff4 <_printf_i+0xfc>
 8007092:	6823      	ldr	r3, [r4, #0]
 8007094:	f043 0320 	orr.w	r3, r3, #32
 8007098:	6023      	str	r3, [r4, #0]
 800709a:	2378      	movs	r3, #120	; 0x78
 800709c:	4828      	ldr	r0, [pc, #160]	; (8007140 <_printf_i+0x248>)
 800709e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070a2:	e7e3      	b.n	800706c <_printf_i+0x174>
 80070a4:	0659      	lsls	r1, r3, #25
 80070a6:	bf48      	it	mi
 80070a8:	b2b6      	uxthmi	r6, r6
 80070aa:	e7e6      	b.n	800707a <_printf_i+0x182>
 80070ac:	4615      	mov	r5, r2
 80070ae:	e7bb      	b.n	8007028 <_printf_i+0x130>
 80070b0:	682b      	ldr	r3, [r5, #0]
 80070b2:	6826      	ldr	r6, [r4, #0]
 80070b4:	6961      	ldr	r1, [r4, #20]
 80070b6:	1d18      	adds	r0, r3, #4
 80070b8:	6028      	str	r0, [r5, #0]
 80070ba:	0635      	lsls	r5, r6, #24
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	d501      	bpl.n	80070c4 <_printf_i+0x1cc>
 80070c0:	6019      	str	r1, [r3, #0]
 80070c2:	e002      	b.n	80070ca <_printf_i+0x1d2>
 80070c4:	0670      	lsls	r0, r6, #25
 80070c6:	d5fb      	bpl.n	80070c0 <_printf_i+0x1c8>
 80070c8:	8019      	strh	r1, [r3, #0]
 80070ca:	2300      	movs	r3, #0
 80070cc:	6123      	str	r3, [r4, #16]
 80070ce:	4615      	mov	r5, r2
 80070d0:	e7ba      	b.n	8007048 <_printf_i+0x150>
 80070d2:	682b      	ldr	r3, [r5, #0]
 80070d4:	1d1a      	adds	r2, r3, #4
 80070d6:	602a      	str	r2, [r5, #0]
 80070d8:	681d      	ldr	r5, [r3, #0]
 80070da:	6862      	ldr	r2, [r4, #4]
 80070dc:	2100      	movs	r1, #0
 80070de:	4628      	mov	r0, r5
 80070e0:	f7f9 f87e 	bl	80001e0 <memchr>
 80070e4:	b108      	cbz	r0, 80070ea <_printf_i+0x1f2>
 80070e6:	1b40      	subs	r0, r0, r5
 80070e8:	6060      	str	r0, [r4, #4]
 80070ea:	6863      	ldr	r3, [r4, #4]
 80070ec:	6123      	str	r3, [r4, #16]
 80070ee:	2300      	movs	r3, #0
 80070f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070f4:	e7a8      	b.n	8007048 <_printf_i+0x150>
 80070f6:	6923      	ldr	r3, [r4, #16]
 80070f8:	462a      	mov	r2, r5
 80070fa:	4649      	mov	r1, r9
 80070fc:	4640      	mov	r0, r8
 80070fe:	47d0      	blx	sl
 8007100:	3001      	adds	r0, #1
 8007102:	d0ab      	beq.n	800705c <_printf_i+0x164>
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	079b      	lsls	r3, r3, #30
 8007108:	d413      	bmi.n	8007132 <_printf_i+0x23a>
 800710a:	68e0      	ldr	r0, [r4, #12]
 800710c:	9b03      	ldr	r3, [sp, #12]
 800710e:	4298      	cmp	r0, r3
 8007110:	bfb8      	it	lt
 8007112:	4618      	movlt	r0, r3
 8007114:	e7a4      	b.n	8007060 <_printf_i+0x168>
 8007116:	2301      	movs	r3, #1
 8007118:	4632      	mov	r2, r6
 800711a:	4649      	mov	r1, r9
 800711c:	4640      	mov	r0, r8
 800711e:	47d0      	blx	sl
 8007120:	3001      	adds	r0, #1
 8007122:	d09b      	beq.n	800705c <_printf_i+0x164>
 8007124:	3501      	adds	r5, #1
 8007126:	68e3      	ldr	r3, [r4, #12]
 8007128:	9903      	ldr	r1, [sp, #12]
 800712a:	1a5b      	subs	r3, r3, r1
 800712c:	42ab      	cmp	r3, r5
 800712e:	dcf2      	bgt.n	8007116 <_printf_i+0x21e>
 8007130:	e7eb      	b.n	800710a <_printf_i+0x212>
 8007132:	2500      	movs	r5, #0
 8007134:	f104 0619 	add.w	r6, r4, #25
 8007138:	e7f5      	b.n	8007126 <_printf_i+0x22e>
 800713a:	bf00      	nop
 800713c:	0800935a 	.word	0x0800935a
 8007140:	0800936b 	.word	0x0800936b

08007144 <iprintf>:
 8007144:	b40f      	push	{r0, r1, r2, r3}
 8007146:	4b0a      	ldr	r3, [pc, #40]	; (8007170 <iprintf+0x2c>)
 8007148:	b513      	push	{r0, r1, r4, lr}
 800714a:	681c      	ldr	r4, [r3, #0]
 800714c:	b124      	cbz	r4, 8007158 <iprintf+0x14>
 800714e:	69a3      	ldr	r3, [r4, #24]
 8007150:	b913      	cbnz	r3, 8007158 <iprintf+0x14>
 8007152:	4620      	mov	r0, r4
 8007154:	f000 fee2 	bl	8007f1c <__sinit>
 8007158:	ab05      	add	r3, sp, #20
 800715a:	9a04      	ldr	r2, [sp, #16]
 800715c:	68a1      	ldr	r1, [r4, #8]
 800715e:	9301      	str	r3, [sp, #4]
 8007160:	4620      	mov	r0, r4
 8007162:	f001 fc3b 	bl	80089dc <_vfiprintf_r>
 8007166:	b002      	add	sp, #8
 8007168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800716c:	b004      	add	sp, #16
 800716e:	4770      	bx	lr
 8007170:	2000000c 	.word	0x2000000c

08007174 <quorem>:
 8007174:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007178:	6903      	ldr	r3, [r0, #16]
 800717a:	690c      	ldr	r4, [r1, #16]
 800717c:	42a3      	cmp	r3, r4
 800717e:	4607      	mov	r7, r0
 8007180:	f2c0 8081 	blt.w	8007286 <quorem+0x112>
 8007184:	3c01      	subs	r4, #1
 8007186:	f101 0814 	add.w	r8, r1, #20
 800718a:	f100 0514 	add.w	r5, r0, #20
 800718e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007192:	9301      	str	r3, [sp, #4]
 8007194:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007198:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800719c:	3301      	adds	r3, #1
 800719e:	429a      	cmp	r2, r3
 80071a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80071a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80071a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80071ac:	d331      	bcc.n	8007212 <quorem+0x9e>
 80071ae:	f04f 0e00 	mov.w	lr, #0
 80071b2:	4640      	mov	r0, r8
 80071b4:	46ac      	mov	ip, r5
 80071b6:	46f2      	mov	sl, lr
 80071b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80071bc:	b293      	uxth	r3, r2
 80071be:	fb06 e303 	mla	r3, r6, r3, lr
 80071c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	ebaa 0303 	sub.w	r3, sl, r3
 80071cc:	f8dc a000 	ldr.w	sl, [ip]
 80071d0:	0c12      	lsrs	r2, r2, #16
 80071d2:	fa13 f38a 	uxtah	r3, r3, sl
 80071d6:	fb06 e202 	mla	r2, r6, r2, lr
 80071da:	9300      	str	r3, [sp, #0]
 80071dc:	9b00      	ldr	r3, [sp, #0]
 80071de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80071e2:	b292      	uxth	r2, r2
 80071e4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80071e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071ec:	f8bd 3000 	ldrh.w	r3, [sp]
 80071f0:	4581      	cmp	r9, r0
 80071f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071f6:	f84c 3b04 	str.w	r3, [ip], #4
 80071fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80071fe:	d2db      	bcs.n	80071b8 <quorem+0x44>
 8007200:	f855 300b 	ldr.w	r3, [r5, fp]
 8007204:	b92b      	cbnz	r3, 8007212 <quorem+0x9e>
 8007206:	9b01      	ldr	r3, [sp, #4]
 8007208:	3b04      	subs	r3, #4
 800720a:	429d      	cmp	r5, r3
 800720c:	461a      	mov	r2, r3
 800720e:	d32e      	bcc.n	800726e <quorem+0xfa>
 8007210:	613c      	str	r4, [r7, #16]
 8007212:	4638      	mov	r0, r7
 8007214:	f001 f9c0 	bl	8008598 <__mcmp>
 8007218:	2800      	cmp	r0, #0
 800721a:	db24      	blt.n	8007266 <quorem+0xf2>
 800721c:	3601      	adds	r6, #1
 800721e:	4628      	mov	r0, r5
 8007220:	f04f 0c00 	mov.w	ip, #0
 8007224:	f858 2b04 	ldr.w	r2, [r8], #4
 8007228:	f8d0 e000 	ldr.w	lr, [r0]
 800722c:	b293      	uxth	r3, r2
 800722e:	ebac 0303 	sub.w	r3, ip, r3
 8007232:	0c12      	lsrs	r2, r2, #16
 8007234:	fa13 f38e 	uxtah	r3, r3, lr
 8007238:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800723c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007240:	b29b      	uxth	r3, r3
 8007242:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007246:	45c1      	cmp	r9, r8
 8007248:	f840 3b04 	str.w	r3, [r0], #4
 800724c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007250:	d2e8      	bcs.n	8007224 <quorem+0xb0>
 8007252:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007256:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800725a:	b922      	cbnz	r2, 8007266 <quorem+0xf2>
 800725c:	3b04      	subs	r3, #4
 800725e:	429d      	cmp	r5, r3
 8007260:	461a      	mov	r2, r3
 8007262:	d30a      	bcc.n	800727a <quorem+0x106>
 8007264:	613c      	str	r4, [r7, #16]
 8007266:	4630      	mov	r0, r6
 8007268:	b003      	add	sp, #12
 800726a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800726e:	6812      	ldr	r2, [r2, #0]
 8007270:	3b04      	subs	r3, #4
 8007272:	2a00      	cmp	r2, #0
 8007274:	d1cc      	bne.n	8007210 <quorem+0x9c>
 8007276:	3c01      	subs	r4, #1
 8007278:	e7c7      	b.n	800720a <quorem+0x96>
 800727a:	6812      	ldr	r2, [r2, #0]
 800727c:	3b04      	subs	r3, #4
 800727e:	2a00      	cmp	r2, #0
 8007280:	d1f0      	bne.n	8007264 <quorem+0xf0>
 8007282:	3c01      	subs	r4, #1
 8007284:	e7eb      	b.n	800725e <quorem+0xea>
 8007286:	2000      	movs	r0, #0
 8007288:	e7ee      	b.n	8007268 <quorem+0xf4>
 800728a:	0000      	movs	r0, r0
 800728c:	0000      	movs	r0, r0
	...

08007290 <_dtoa_r>:
 8007290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007294:	ed2d 8b04 	vpush	{d8-d9}
 8007298:	ec57 6b10 	vmov	r6, r7, d0
 800729c:	b093      	sub	sp, #76	; 0x4c
 800729e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80072a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80072a4:	9106      	str	r1, [sp, #24]
 80072a6:	ee10 aa10 	vmov	sl, s0
 80072aa:	4604      	mov	r4, r0
 80072ac:	9209      	str	r2, [sp, #36]	; 0x24
 80072ae:	930c      	str	r3, [sp, #48]	; 0x30
 80072b0:	46bb      	mov	fp, r7
 80072b2:	b975      	cbnz	r5, 80072d2 <_dtoa_r+0x42>
 80072b4:	2010      	movs	r0, #16
 80072b6:	f000 fed7 	bl	8008068 <malloc>
 80072ba:	4602      	mov	r2, r0
 80072bc:	6260      	str	r0, [r4, #36]	; 0x24
 80072be:	b920      	cbnz	r0, 80072ca <_dtoa_r+0x3a>
 80072c0:	4ba7      	ldr	r3, [pc, #668]	; (8007560 <_dtoa_r+0x2d0>)
 80072c2:	21ea      	movs	r1, #234	; 0xea
 80072c4:	48a7      	ldr	r0, [pc, #668]	; (8007564 <_dtoa_r+0x2d4>)
 80072c6:	f001 fddf 	bl	8008e88 <__assert_func>
 80072ca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80072ce:	6005      	str	r5, [r0, #0]
 80072d0:	60c5      	str	r5, [r0, #12]
 80072d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072d4:	6819      	ldr	r1, [r3, #0]
 80072d6:	b151      	cbz	r1, 80072ee <_dtoa_r+0x5e>
 80072d8:	685a      	ldr	r2, [r3, #4]
 80072da:	604a      	str	r2, [r1, #4]
 80072dc:	2301      	movs	r3, #1
 80072de:	4093      	lsls	r3, r2
 80072e0:	608b      	str	r3, [r1, #8]
 80072e2:	4620      	mov	r0, r4
 80072e4:	f000 ff16 	bl	8008114 <_Bfree>
 80072e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072ea:	2200      	movs	r2, #0
 80072ec:	601a      	str	r2, [r3, #0]
 80072ee:	1e3b      	subs	r3, r7, #0
 80072f0:	bfaa      	itet	ge
 80072f2:	2300      	movge	r3, #0
 80072f4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80072f8:	f8c8 3000 	strge.w	r3, [r8]
 80072fc:	4b9a      	ldr	r3, [pc, #616]	; (8007568 <_dtoa_r+0x2d8>)
 80072fe:	bfbc      	itt	lt
 8007300:	2201      	movlt	r2, #1
 8007302:	f8c8 2000 	strlt.w	r2, [r8]
 8007306:	ea33 030b 	bics.w	r3, r3, fp
 800730a:	d11b      	bne.n	8007344 <_dtoa_r+0xb4>
 800730c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800730e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007312:	6013      	str	r3, [r2, #0]
 8007314:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007318:	4333      	orrs	r3, r6
 800731a:	f000 8592 	beq.w	8007e42 <_dtoa_r+0xbb2>
 800731e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007320:	b963      	cbnz	r3, 800733c <_dtoa_r+0xac>
 8007322:	4b92      	ldr	r3, [pc, #584]	; (800756c <_dtoa_r+0x2dc>)
 8007324:	e022      	b.n	800736c <_dtoa_r+0xdc>
 8007326:	4b92      	ldr	r3, [pc, #584]	; (8007570 <_dtoa_r+0x2e0>)
 8007328:	9301      	str	r3, [sp, #4]
 800732a:	3308      	adds	r3, #8
 800732c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800732e:	6013      	str	r3, [r2, #0]
 8007330:	9801      	ldr	r0, [sp, #4]
 8007332:	b013      	add	sp, #76	; 0x4c
 8007334:	ecbd 8b04 	vpop	{d8-d9}
 8007338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800733c:	4b8b      	ldr	r3, [pc, #556]	; (800756c <_dtoa_r+0x2dc>)
 800733e:	9301      	str	r3, [sp, #4]
 8007340:	3303      	adds	r3, #3
 8007342:	e7f3      	b.n	800732c <_dtoa_r+0x9c>
 8007344:	2200      	movs	r2, #0
 8007346:	2300      	movs	r3, #0
 8007348:	4650      	mov	r0, sl
 800734a:	4659      	mov	r1, fp
 800734c:	f7f9 fbbc 	bl	8000ac8 <__aeabi_dcmpeq>
 8007350:	ec4b ab19 	vmov	d9, sl, fp
 8007354:	4680      	mov	r8, r0
 8007356:	b158      	cbz	r0, 8007370 <_dtoa_r+0xe0>
 8007358:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800735a:	2301      	movs	r3, #1
 800735c:	6013      	str	r3, [r2, #0]
 800735e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 856b 	beq.w	8007e3c <_dtoa_r+0xbac>
 8007366:	4883      	ldr	r0, [pc, #524]	; (8007574 <_dtoa_r+0x2e4>)
 8007368:	6018      	str	r0, [r3, #0]
 800736a:	1e43      	subs	r3, r0, #1
 800736c:	9301      	str	r3, [sp, #4]
 800736e:	e7df      	b.n	8007330 <_dtoa_r+0xa0>
 8007370:	ec4b ab10 	vmov	d0, sl, fp
 8007374:	aa10      	add	r2, sp, #64	; 0x40
 8007376:	a911      	add	r1, sp, #68	; 0x44
 8007378:	4620      	mov	r0, r4
 800737a:	f001 f9b3 	bl	80086e4 <__d2b>
 800737e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007382:	ee08 0a10 	vmov	s16, r0
 8007386:	2d00      	cmp	r5, #0
 8007388:	f000 8084 	beq.w	8007494 <_dtoa_r+0x204>
 800738c:	ee19 3a90 	vmov	r3, s19
 8007390:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007394:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007398:	4656      	mov	r6, sl
 800739a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800739e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80073a2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80073a6:	4b74      	ldr	r3, [pc, #464]	; (8007578 <_dtoa_r+0x2e8>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	4630      	mov	r0, r6
 80073ac:	4639      	mov	r1, r7
 80073ae:	f7f8 ff6b 	bl	8000288 <__aeabi_dsub>
 80073b2:	a365      	add	r3, pc, #404	; (adr r3, 8007548 <_dtoa_r+0x2b8>)
 80073b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b8:	f7f9 f91e 	bl	80005f8 <__aeabi_dmul>
 80073bc:	a364      	add	r3, pc, #400	; (adr r3, 8007550 <_dtoa_r+0x2c0>)
 80073be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c2:	f7f8 ff63 	bl	800028c <__adddf3>
 80073c6:	4606      	mov	r6, r0
 80073c8:	4628      	mov	r0, r5
 80073ca:	460f      	mov	r7, r1
 80073cc:	f7f9 f8aa 	bl	8000524 <__aeabi_i2d>
 80073d0:	a361      	add	r3, pc, #388	; (adr r3, 8007558 <_dtoa_r+0x2c8>)
 80073d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d6:	f7f9 f90f 	bl	80005f8 <__aeabi_dmul>
 80073da:	4602      	mov	r2, r0
 80073dc:	460b      	mov	r3, r1
 80073de:	4630      	mov	r0, r6
 80073e0:	4639      	mov	r1, r7
 80073e2:	f7f8 ff53 	bl	800028c <__adddf3>
 80073e6:	4606      	mov	r6, r0
 80073e8:	460f      	mov	r7, r1
 80073ea:	f7f9 fbb5 	bl	8000b58 <__aeabi_d2iz>
 80073ee:	2200      	movs	r2, #0
 80073f0:	9000      	str	r0, [sp, #0]
 80073f2:	2300      	movs	r3, #0
 80073f4:	4630      	mov	r0, r6
 80073f6:	4639      	mov	r1, r7
 80073f8:	f7f9 fb70 	bl	8000adc <__aeabi_dcmplt>
 80073fc:	b150      	cbz	r0, 8007414 <_dtoa_r+0x184>
 80073fe:	9800      	ldr	r0, [sp, #0]
 8007400:	f7f9 f890 	bl	8000524 <__aeabi_i2d>
 8007404:	4632      	mov	r2, r6
 8007406:	463b      	mov	r3, r7
 8007408:	f7f9 fb5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800740c:	b910      	cbnz	r0, 8007414 <_dtoa_r+0x184>
 800740e:	9b00      	ldr	r3, [sp, #0]
 8007410:	3b01      	subs	r3, #1
 8007412:	9300      	str	r3, [sp, #0]
 8007414:	9b00      	ldr	r3, [sp, #0]
 8007416:	2b16      	cmp	r3, #22
 8007418:	d85a      	bhi.n	80074d0 <_dtoa_r+0x240>
 800741a:	9a00      	ldr	r2, [sp, #0]
 800741c:	4b57      	ldr	r3, [pc, #348]	; (800757c <_dtoa_r+0x2ec>)
 800741e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007426:	ec51 0b19 	vmov	r0, r1, d9
 800742a:	f7f9 fb57 	bl	8000adc <__aeabi_dcmplt>
 800742e:	2800      	cmp	r0, #0
 8007430:	d050      	beq.n	80074d4 <_dtoa_r+0x244>
 8007432:	9b00      	ldr	r3, [sp, #0]
 8007434:	3b01      	subs	r3, #1
 8007436:	9300      	str	r3, [sp, #0]
 8007438:	2300      	movs	r3, #0
 800743a:	930b      	str	r3, [sp, #44]	; 0x2c
 800743c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800743e:	1b5d      	subs	r5, r3, r5
 8007440:	1e6b      	subs	r3, r5, #1
 8007442:	9305      	str	r3, [sp, #20]
 8007444:	bf45      	ittet	mi
 8007446:	f1c5 0301 	rsbmi	r3, r5, #1
 800744a:	9304      	strmi	r3, [sp, #16]
 800744c:	2300      	movpl	r3, #0
 800744e:	2300      	movmi	r3, #0
 8007450:	bf4c      	ite	mi
 8007452:	9305      	strmi	r3, [sp, #20]
 8007454:	9304      	strpl	r3, [sp, #16]
 8007456:	9b00      	ldr	r3, [sp, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	db3d      	blt.n	80074d8 <_dtoa_r+0x248>
 800745c:	9b05      	ldr	r3, [sp, #20]
 800745e:	9a00      	ldr	r2, [sp, #0]
 8007460:	920a      	str	r2, [sp, #40]	; 0x28
 8007462:	4413      	add	r3, r2
 8007464:	9305      	str	r3, [sp, #20]
 8007466:	2300      	movs	r3, #0
 8007468:	9307      	str	r3, [sp, #28]
 800746a:	9b06      	ldr	r3, [sp, #24]
 800746c:	2b09      	cmp	r3, #9
 800746e:	f200 8089 	bhi.w	8007584 <_dtoa_r+0x2f4>
 8007472:	2b05      	cmp	r3, #5
 8007474:	bfc4      	itt	gt
 8007476:	3b04      	subgt	r3, #4
 8007478:	9306      	strgt	r3, [sp, #24]
 800747a:	9b06      	ldr	r3, [sp, #24]
 800747c:	f1a3 0302 	sub.w	r3, r3, #2
 8007480:	bfcc      	ite	gt
 8007482:	2500      	movgt	r5, #0
 8007484:	2501      	movle	r5, #1
 8007486:	2b03      	cmp	r3, #3
 8007488:	f200 8087 	bhi.w	800759a <_dtoa_r+0x30a>
 800748c:	e8df f003 	tbb	[pc, r3]
 8007490:	59383a2d 	.word	0x59383a2d
 8007494:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007498:	441d      	add	r5, r3
 800749a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800749e:	2b20      	cmp	r3, #32
 80074a0:	bfc1      	itttt	gt
 80074a2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80074a6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80074aa:	fa0b f303 	lslgt.w	r3, fp, r3
 80074ae:	fa26 f000 	lsrgt.w	r0, r6, r0
 80074b2:	bfda      	itte	le
 80074b4:	f1c3 0320 	rsble	r3, r3, #32
 80074b8:	fa06 f003 	lslle.w	r0, r6, r3
 80074bc:	4318      	orrgt	r0, r3
 80074be:	f7f9 f821 	bl	8000504 <__aeabi_ui2d>
 80074c2:	2301      	movs	r3, #1
 80074c4:	4606      	mov	r6, r0
 80074c6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80074ca:	3d01      	subs	r5, #1
 80074cc:	930e      	str	r3, [sp, #56]	; 0x38
 80074ce:	e76a      	b.n	80073a6 <_dtoa_r+0x116>
 80074d0:	2301      	movs	r3, #1
 80074d2:	e7b2      	b.n	800743a <_dtoa_r+0x1aa>
 80074d4:	900b      	str	r0, [sp, #44]	; 0x2c
 80074d6:	e7b1      	b.n	800743c <_dtoa_r+0x1ac>
 80074d8:	9b04      	ldr	r3, [sp, #16]
 80074da:	9a00      	ldr	r2, [sp, #0]
 80074dc:	1a9b      	subs	r3, r3, r2
 80074de:	9304      	str	r3, [sp, #16]
 80074e0:	4253      	negs	r3, r2
 80074e2:	9307      	str	r3, [sp, #28]
 80074e4:	2300      	movs	r3, #0
 80074e6:	930a      	str	r3, [sp, #40]	; 0x28
 80074e8:	e7bf      	b.n	800746a <_dtoa_r+0x1da>
 80074ea:	2300      	movs	r3, #0
 80074ec:	9308      	str	r3, [sp, #32]
 80074ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	dc55      	bgt.n	80075a0 <_dtoa_r+0x310>
 80074f4:	2301      	movs	r3, #1
 80074f6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80074fa:	461a      	mov	r2, r3
 80074fc:	9209      	str	r2, [sp, #36]	; 0x24
 80074fe:	e00c      	b.n	800751a <_dtoa_r+0x28a>
 8007500:	2301      	movs	r3, #1
 8007502:	e7f3      	b.n	80074ec <_dtoa_r+0x25c>
 8007504:	2300      	movs	r3, #0
 8007506:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007508:	9308      	str	r3, [sp, #32]
 800750a:	9b00      	ldr	r3, [sp, #0]
 800750c:	4413      	add	r3, r2
 800750e:	9302      	str	r3, [sp, #8]
 8007510:	3301      	adds	r3, #1
 8007512:	2b01      	cmp	r3, #1
 8007514:	9303      	str	r3, [sp, #12]
 8007516:	bfb8      	it	lt
 8007518:	2301      	movlt	r3, #1
 800751a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800751c:	2200      	movs	r2, #0
 800751e:	6042      	str	r2, [r0, #4]
 8007520:	2204      	movs	r2, #4
 8007522:	f102 0614 	add.w	r6, r2, #20
 8007526:	429e      	cmp	r6, r3
 8007528:	6841      	ldr	r1, [r0, #4]
 800752a:	d93d      	bls.n	80075a8 <_dtoa_r+0x318>
 800752c:	4620      	mov	r0, r4
 800752e:	f000 fdb1 	bl	8008094 <_Balloc>
 8007532:	9001      	str	r0, [sp, #4]
 8007534:	2800      	cmp	r0, #0
 8007536:	d13b      	bne.n	80075b0 <_dtoa_r+0x320>
 8007538:	4b11      	ldr	r3, [pc, #68]	; (8007580 <_dtoa_r+0x2f0>)
 800753a:	4602      	mov	r2, r0
 800753c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007540:	e6c0      	b.n	80072c4 <_dtoa_r+0x34>
 8007542:	2301      	movs	r3, #1
 8007544:	e7df      	b.n	8007506 <_dtoa_r+0x276>
 8007546:	bf00      	nop
 8007548:	636f4361 	.word	0x636f4361
 800754c:	3fd287a7 	.word	0x3fd287a7
 8007550:	8b60c8b3 	.word	0x8b60c8b3
 8007554:	3fc68a28 	.word	0x3fc68a28
 8007558:	509f79fb 	.word	0x509f79fb
 800755c:	3fd34413 	.word	0x3fd34413
 8007560:	08009389 	.word	0x08009389
 8007564:	080093a0 	.word	0x080093a0
 8007568:	7ff00000 	.word	0x7ff00000
 800756c:	08009385 	.word	0x08009385
 8007570:	0800937c 	.word	0x0800937c
 8007574:	08009359 	.word	0x08009359
 8007578:	3ff80000 	.word	0x3ff80000
 800757c:	080094f0 	.word	0x080094f0
 8007580:	080093fb 	.word	0x080093fb
 8007584:	2501      	movs	r5, #1
 8007586:	2300      	movs	r3, #0
 8007588:	9306      	str	r3, [sp, #24]
 800758a:	9508      	str	r5, [sp, #32]
 800758c:	f04f 33ff 	mov.w	r3, #4294967295
 8007590:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007594:	2200      	movs	r2, #0
 8007596:	2312      	movs	r3, #18
 8007598:	e7b0      	b.n	80074fc <_dtoa_r+0x26c>
 800759a:	2301      	movs	r3, #1
 800759c:	9308      	str	r3, [sp, #32]
 800759e:	e7f5      	b.n	800758c <_dtoa_r+0x2fc>
 80075a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075a2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80075a6:	e7b8      	b.n	800751a <_dtoa_r+0x28a>
 80075a8:	3101      	adds	r1, #1
 80075aa:	6041      	str	r1, [r0, #4]
 80075ac:	0052      	lsls	r2, r2, #1
 80075ae:	e7b8      	b.n	8007522 <_dtoa_r+0x292>
 80075b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075b2:	9a01      	ldr	r2, [sp, #4]
 80075b4:	601a      	str	r2, [r3, #0]
 80075b6:	9b03      	ldr	r3, [sp, #12]
 80075b8:	2b0e      	cmp	r3, #14
 80075ba:	f200 809d 	bhi.w	80076f8 <_dtoa_r+0x468>
 80075be:	2d00      	cmp	r5, #0
 80075c0:	f000 809a 	beq.w	80076f8 <_dtoa_r+0x468>
 80075c4:	9b00      	ldr	r3, [sp, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	dd32      	ble.n	8007630 <_dtoa_r+0x3a0>
 80075ca:	4ab7      	ldr	r2, [pc, #732]	; (80078a8 <_dtoa_r+0x618>)
 80075cc:	f003 030f 	and.w	r3, r3, #15
 80075d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80075d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075d8:	9b00      	ldr	r3, [sp, #0]
 80075da:	05d8      	lsls	r0, r3, #23
 80075dc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80075e0:	d516      	bpl.n	8007610 <_dtoa_r+0x380>
 80075e2:	4bb2      	ldr	r3, [pc, #712]	; (80078ac <_dtoa_r+0x61c>)
 80075e4:	ec51 0b19 	vmov	r0, r1, d9
 80075e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075ec:	f7f9 f92e 	bl	800084c <__aeabi_ddiv>
 80075f0:	f007 070f 	and.w	r7, r7, #15
 80075f4:	4682      	mov	sl, r0
 80075f6:	468b      	mov	fp, r1
 80075f8:	2503      	movs	r5, #3
 80075fa:	4eac      	ldr	r6, [pc, #688]	; (80078ac <_dtoa_r+0x61c>)
 80075fc:	b957      	cbnz	r7, 8007614 <_dtoa_r+0x384>
 80075fe:	4642      	mov	r2, r8
 8007600:	464b      	mov	r3, r9
 8007602:	4650      	mov	r0, sl
 8007604:	4659      	mov	r1, fp
 8007606:	f7f9 f921 	bl	800084c <__aeabi_ddiv>
 800760a:	4682      	mov	sl, r0
 800760c:	468b      	mov	fp, r1
 800760e:	e028      	b.n	8007662 <_dtoa_r+0x3d2>
 8007610:	2502      	movs	r5, #2
 8007612:	e7f2      	b.n	80075fa <_dtoa_r+0x36a>
 8007614:	07f9      	lsls	r1, r7, #31
 8007616:	d508      	bpl.n	800762a <_dtoa_r+0x39a>
 8007618:	4640      	mov	r0, r8
 800761a:	4649      	mov	r1, r9
 800761c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007620:	f7f8 ffea 	bl	80005f8 <__aeabi_dmul>
 8007624:	3501      	adds	r5, #1
 8007626:	4680      	mov	r8, r0
 8007628:	4689      	mov	r9, r1
 800762a:	107f      	asrs	r7, r7, #1
 800762c:	3608      	adds	r6, #8
 800762e:	e7e5      	b.n	80075fc <_dtoa_r+0x36c>
 8007630:	f000 809b 	beq.w	800776a <_dtoa_r+0x4da>
 8007634:	9b00      	ldr	r3, [sp, #0]
 8007636:	4f9d      	ldr	r7, [pc, #628]	; (80078ac <_dtoa_r+0x61c>)
 8007638:	425e      	negs	r6, r3
 800763a:	4b9b      	ldr	r3, [pc, #620]	; (80078a8 <_dtoa_r+0x618>)
 800763c:	f006 020f 	and.w	r2, r6, #15
 8007640:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007648:	ec51 0b19 	vmov	r0, r1, d9
 800764c:	f7f8 ffd4 	bl	80005f8 <__aeabi_dmul>
 8007650:	1136      	asrs	r6, r6, #4
 8007652:	4682      	mov	sl, r0
 8007654:	468b      	mov	fp, r1
 8007656:	2300      	movs	r3, #0
 8007658:	2502      	movs	r5, #2
 800765a:	2e00      	cmp	r6, #0
 800765c:	d17a      	bne.n	8007754 <_dtoa_r+0x4c4>
 800765e:	2b00      	cmp	r3, #0
 8007660:	d1d3      	bne.n	800760a <_dtoa_r+0x37a>
 8007662:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007664:	2b00      	cmp	r3, #0
 8007666:	f000 8082 	beq.w	800776e <_dtoa_r+0x4de>
 800766a:	4b91      	ldr	r3, [pc, #580]	; (80078b0 <_dtoa_r+0x620>)
 800766c:	2200      	movs	r2, #0
 800766e:	4650      	mov	r0, sl
 8007670:	4659      	mov	r1, fp
 8007672:	f7f9 fa33 	bl	8000adc <__aeabi_dcmplt>
 8007676:	2800      	cmp	r0, #0
 8007678:	d079      	beq.n	800776e <_dtoa_r+0x4de>
 800767a:	9b03      	ldr	r3, [sp, #12]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d076      	beq.n	800776e <_dtoa_r+0x4de>
 8007680:	9b02      	ldr	r3, [sp, #8]
 8007682:	2b00      	cmp	r3, #0
 8007684:	dd36      	ble.n	80076f4 <_dtoa_r+0x464>
 8007686:	9b00      	ldr	r3, [sp, #0]
 8007688:	4650      	mov	r0, sl
 800768a:	4659      	mov	r1, fp
 800768c:	1e5f      	subs	r7, r3, #1
 800768e:	2200      	movs	r2, #0
 8007690:	4b88      	ldr	r3, [pc, #544]	; (80078b4 <_dtoa_r+0x624>)
 8007692:	f7f8 ffb1 	bl	80005f8 <__aeabi_dmul>
 8007696:	9e02      	ldr	r6, [sp, #8]
 8007698:	4682      	mov	sl, r0
 800769a:	468b      	mov	fp, r1
 800769c:	3501      	adds	r5, #1
 800769e:	4628      	mov	r0, r5
 80076a0:	f7f8 ff40 	bl	8000524 <__aeabi_i2d>
 80076a4:	4652      	mov	r2, sl
 80076a6:	465b      	mov	r3, fp
 80076a8:	f7f8 ffa6 	bl	80005f8 <__aeabi_dmul>
 80076ac:	4b82      	ldr	r3, [pc, #520]	; (80078b8 <_dtoa_r+0x628>)
 80076ae:	2200      	movs	r2, #0
 80076b0:	f7f8 fdec 	bl	800028c <__adddf3>
 80076b4:	46d0      	mov	r8, sl
 80076b6:	46d9      	mov	r9, fp
 80076b8:	4682      	mov	sl, r0
 80076ba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80076be:	2e00      	cmp	r6, #0
 80076c0:	d158      	bne.n	8007774 <_dtoa_r+0x4e4>
 80076c2:	4b7e      	ldr	r3, [pc, #504]	; (80078bc <_dtoa_r+0x62c>)
 80076c4:	2200      	movs	r2, #0
 80076c6:	4640      	mov	r0, r8
 80076c8:	4649      	mov	r1, r9
 80076ca:	f7f8 fddd 	bl	8000288 <__aeabi_dsub>
 80076ce:	4652      	mov	r2, sl
 80076d0:	465b      	mov	r3, fp
 80076d2:	4680      	mov	r8, r0
 80076d4:	4689      	mov	r9, r1
 80076d6:	f7f9 fa1f 	bl	8000b18 <__aeabi_dcmpgt>
 80076da:	2800      	cmp	r0, #0
 80076dc:	f040 8295 	bne.w	8007c0a <_dtoa_r+0x97a>
 80076e0:	4652      	mov	r2, sl
 80076e2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80076e6:	4640      	mov	r0, r8
 80076e8:	4649      	mov	r1, r9
 80076ea:	f7f9 f9f7 	bl	8000adc <__aeabi_dcmplt>
 80076ee:	2800      	cmp	r0, #0
 80076f0:	f040 8289 	bne.w	8007c06 <_dtoa_r+0x976>
 80076f4:	ec5b ab19 	vmov	sl, fp, d9
 80076f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	f2c0 8148 	blt.w	8007990 <_dtoa_r+0x700>
 8007700:	9a00      	ldr	r2, [sp, #0]
 8007702:	2a0e      	cmp	r2, #14
 8007704:	f300 8144 	bgt.w	8007990 <_dtoa_r+0x700>
 8007708:	4b67      	ldr	r3, [pc, #412]	; (80078a8 <_dtoa_r+0x618>)
 800770a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800770e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007714:	2b00      	cmp	r3, #0
 8007716:	f280 80d5 	bge.w	80078c4 <_dtoa_r+0x634>
 800771a:	9b03      	ldr	r3, [sp, #12]
 800771c:	2b00      	cmp	r3, #0
 800771e:	f300 80d1 	bgt.w	80078c4 <_dtoa_r+0x634>
 8007722:	f040 826f 	bne.w	8007c04 <_dtoa_r+0x974>
 8007726:	4b65      	ldr	r3, [pc, #404]	; (80078bc <_dtoa_r+0x62c>)
 8007728:	2200      	movs	r2, #0
 800772a:	4640      	mov	r0, r8
 800772c:	4649      	mov	r1, r9
 800772e:	f7f8 ff63 	bl	80005f8 <__aeabi_dmul>
 8007732:	4652      	mov	r2, sl
 8007734:	465b      	mov	r3, fp
 8007736:	f7f9 f9e5 	bl	8000b04 <__aeabi_dcmpge>
 800773a:	9e03      	ldr	r6, [sp, #12]
 800773c:	4637      	mov	r7, r6
 800773e:	2800      	cmp	r0, #0
 8007740:	f040 8245 	bne.w	8007bce <_dtoa_r+0x93e>
 8007744:	9d01      	ldr	r5, [sp, #4]
 8007746:	2331      	movs	r3, #49	; 0x31
 8007748:	f805 3b01 	strb.w	r3, [r5], #1
 800774c:	9b00      	ldr	r3, [sp, #0]
 800774e:	3301      	adds	r3, #1
 8007750:	9300      	str	r3, [sp, #0]
 8007752:	e240      	b.n	8007bd6 <_dtoa_r+0x946>
 8007754:	07f2      	lsls	r2, r6, #31
 8007756:	d505      	bpl.n	8007764 <_dtoa_r+0x4d4>
 8007758:	e9d7 2300 	ldrd	r2, r3, [r7]
 800775c:	f7f8 ff4c 	bl	80005f8 <__aeabi_dmul>
 8007760:	3501      	adds	r5, #1
 8007762:	2301      	movs	r3, #1
 8007764:	1076      	asrs	r6, r6, #1
 8007766:	3708      	adds	r7, #8
 8007768:	e777      	b.n	800765a <_dtoa_r+0x3ca>
 800776a:	2502      	movs	r5, #2
 800776c:	e779      	b.n	8007662 <_dtoa_r+0x3d2>
 800776e:	9f00      	ldr	r7, [sp, #0]
 8007770:	9e03      	ldr	r6, [sp, #12]
 8007772:	e794      	b.n	800769e <_dtoa_r+0x40e>
 8007774:	9901      	ldr	r1, [sp, #4]
 8007776:	4b4c      	ldr	r3, [pc, #304]	; (80078a8 <_dtoa_r+0x618>)
 8007778:	4431      	add	r1, r6
 800777a:	910d      	str	r1, [sp, #52]	; 0x34
 800777c:	9908      	ldr	r1, [sp, #32]
 800777e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007782:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007786:	2900      	cmp	r1, #0
 8007788:	d043      	beq.n	8007812 <_dtoa_r+0x582>
 800778a:	494d      	ldr	r1, [pc, #308]	; (80078c0 <_dtoa_r+0x630>)
 800778c:	2000      	movs	r0, #0
 800778e:	f7f9 f85d 	bl	800084c <__aeabi_ddiv>
 8007792:	4652      	mov	r2, sl
 8007794:	465b      	mov	r3, fp
 8007796:	f7f8 fd77 	bl	8000288 <__aeabi_dsub>
 800779a:	9d01      	ldr	r5, [sp, #4]
 800779c:	4682      	mov	sl, r0
 800779e:	468b      	mov	fp, r1
 80077a0:	4649      	mov	r1, r9
 80077a2:	4640      	mov	r0, r8
 80077a4:	f7f9 f9d8 	bl	8000b58 <__aeabi_d2iz>
 80077a8:	4606      	mov	r6, r0
 80077aa:	f7f8 febb 	bl	8000524 <__aeabi_i2d>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	4640      	mov	r0, r8
 80077b4:	4649      	mov	r1, r9
 80077b6:	f7f8 fd67 	bl	8000288 <__aeabi_dsub>
 80077ba:	3630      	adds	r6, #48	; 0x30
 80077bc:	f805 6b01 	strb.w	r6, [r5], #1
 80077c0:	4652      	mov	r2, sl
 80077c2:	465b      	mov	r3, fp
 80077c4:	4680      	mov	r8, r0
 80077c6:	4689      	mov	r9, r1
 80077c8:	f7f9 f988 	bl	8000adc <__aeabi_dcmplt>
 80077cc:	2800      	cmp	r0, #0
 80077ce:	d163      	bne.n	8007898 <_dtoa_r+0x608>
 80077d0:	4642      	mov	r2, r8
 80077d2:	464b      	mov	r3, r9
 80077d4:	4936      	ldr	r1, [pc, #216]	; (80078b0 <_dtoa_r+0x620>)
 80077d6:	2000      	movs	r0, #0
 80077d8:	f7f8 fd56 	bl	8000288 <__aeabi_dsub>
 80077dc:	4652      	mov	r2, sl
 80077de:	465b      	mov	r3, fp
 80077e0:	f7f9 f97c 	bl	8000adc <__aeabi_dcmplt>
 80077e4:	2800      	cmp	r0, #0
 80077e6:	f040 80b5 	bne.w	8007954 <_dtoa_r+0x6c4>
 80077ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077ec:	429d      	cmp	r5, r3
 80077ee:	d081      	beq.n	80076f4 <_dtoa_r+0x464>
 80077f0:	4b30      	ldr	r3, [pc, #192]	; (80078b4 <_dtoa_r+0x624>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	4650      	mov	r0, sl
 80077f6:	4659      	mov	r1, fp
 80077f8:	f7f8 fefe 	bl	80005f8 <__aeabi_dmul>
 80077fc:	4b2d      	ldr	r3, [pc, #180]	; (80078b4 <_dtoa_r+0x624>)
 80077fe:	4682      	mov	sl, r0
 8007800:	468b      	mov	fp, r1
 8007802:	4640      	mov	r0, r8
 8007804:	4649      	mov	r1, r9
 8007806:	2200      	movs	r2, #0
 8007808:	f7f8 fef6 	bl	80005f8 <__aeabi_dmul>
 800780c:	4680      	mov	r8, r0
 800780e:	4689      	mov	r9, r1
 8007810:	e7c6      	b.n	80077a0 <_dtoa_r+0x510>
 8007812:	4650      	mov	r0, sl
 8007814:	4659      	mov	r1, fp
 8007816:	f7f8 feef 	bl	80005f8 <__aeabi_dmul>
 800781a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800781c:	9d01      	ldr	r5, [sp, #4]
 800781e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007820:	4682      	mov	sl, r0
 8007822:	468b      	mov	fp, r1
 8007824:	4649      	mov	r1, r9
 8007826:	4640      	mov	r0, r8
 8007828:	f7f9 f996 	bl	8000b58 <__aeabi_d2iz>
 800782c:	4606      	mov	r6, r0
 800782e:	f7f8 fe79 	bl	8000524 <__aeabi_i2d>
 8007832:	3630      	adds	r6, #48	; 0x30
 8007834:	4602      	mov	r2, r0
 8007836:	460b      	mov	r3, r1
 8007838:	4640      	mov	r0, r8
 800783a:	4649      	mov	r1, r9
 800783c:	f7f8 fd24 	bl	8000288 <__aeabi_dsub>
 8007840:	f805 6b01 	strb.w	r6, [r5], #1
 8007844:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007846:	429d      	cmp	r5, r3
 8007848:	4680      	mov	r8, r0
 800784a:	4689      	mov	r9, r1
 800784c:	f04f 0200 	mov.w	r2, #0
 8007850:	d124      	bne.n	800789c <_dtoa_r+0x60c>
 8007852:	4b1b      	ldr	r3, [pc, #108]	; (80078c0 <_dtoa_r+0x630>)
 8007854:	4650      	mov	r0, sl
 8007856:	4659      	mov	r1, fp
 8007858:	f7f8 fd18 	bl	800028c <__adddf3>
 800785c:	4602      	mov	r2, r0
 800785e:	460b      	mov	r3, r1
 8007860:	4640      	mov	r0, r8
 8007862:	4649      	mov	r1, r9
 8007864:	f7f9 f958 	bl	8000b18 <__aeabi_dcmpgt>
 8007868:	2800      	cmp	r0, #0
 800786a:	d173      	bne.n	8007954 <_dtoa_r+0x6c4>
 800786c:	4652      	mov	r2, sl
 800786e:	465b      	mov	r3, fp
 8007870:	4913      	ldr	r1, [pc, #76]	; (80078c0 <_dtoa_r+0x630>)
 8007872:	2000      	movs	r0, #0
 8007874:	f7f8 fd08 	bl	8000288 <__aeabi_dsub>
 8007878:	4602      	mov	r2, r0
 800787a:	460b      	mov	r3, r1
 800787c:	4640      	mov	r0, r8
 800787e:	4649      	mov	r1, r9
 8007880:	f7f9 f92c 	bl	8000adc <__aeabi_dcmplt>
 8007884:	2800      	cmp	r0, #0
 8007886:	f43f af35 	beq.w	80076f4 <_dtoa_r+0x464>
 800788a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800788c:	1e6b      	subs	r3, r5, #1
 800788e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007890:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007894:	2b30      	cmp	r3, #48	; 0x30
 8007896:	d0f8      	beq.n	800788a <_dtoa_r+0x5fa>
 8007898:	9700      	str	r7, [sp, #0]
 800789a:	e049      	b.n	8007930 <_dtoa_r+0x6a0>
 800789c:	4b05      	ldr	r3, [pc, #20]	; (80078b4 <_dtoa_r+0x624>)
 800789e:	f7f8 feab 	bl	80005f8 <__aeabi_dmul>
 80078a2:	4680      	mov	r8, r0
 80078a4:	4689      	mov	r9, r1
 80078a6:	e7bd      	b.n	8007824 <_dtoa_r+0x594>
 80078a8:	080094f0 	.word	0x080094f0
 80078ac:	080094c8 	.word	0x080094c8
 80078b0:	3ff00000 	.word	0x3ff00000
 80078b4:	40240000 	.word	0x40240000
 80078b8:	401c0000 	.word	0x401c0000
 80078bc:	40140000 	.word	0x40140000
 80078c0:	3fe00000 	.word	0x3fe00000
 80078c4:	9d01      	ldr	r5, [sp, #4]
 80078c6:	4656      	mov	r6, sl
 80078c8:	465f      	mov	r7, fp
 80078ca:	4642      	mov	r2, r8
 80078cc:	464b      	mov	r3, r9
 80078ce:	4630      	mov	r0, r6
 80078d0:	4639      	mov	r1, r7
 80078d2:	f7f8 ffbb 	bl	800084c <__aeabi_ddiv>
 80078d6:	f7f9 f93f 	bl	8000b58 <__aeabi_d2iz>
 80078da:	4682      	mov	sl, r0
 80078dc:	f7f8 fe22 	bl	8000524 <__aeabi_i2d>
 80078e0:	4642      	mov	r2, r8
 80078e2:	464b      	mov	r3, r9
 80078e4:	f7f8 fe88 	bl	80005f8 <__aeabi_dmul>
 80078e8:	4602      	mov	r2, r0
 80078ea:	460b      	mov	r3, r1
 80078ec:	4630      	mov	r0, r6
 80078ee:	4639      	mov	r1, r7
 80078f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80078f4:	f7f8 fcc8 	bl	8000288 <__aeabi_dsub>
 80078f8:	f805 6b01 	strb.w	r6, [r5], #1
 80078fc:	9e01      	ldr	r6, [sp, #4]
 80078fe:	9f03      	ldr	r7, [sp, #12]
 8007900:	1bae      	subs	r6, r5, r6
 8007902:	42b7      	cmp	r7, r6
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
 8007908:	d135      	bne.n	8007976 <_dtoa_r+0x6e6>
 800790a:	f7f8 fcbf 	bl	800028c <__adddf3>
 800790e:	4642      	mov	r2, r8
 8007910:	464b      	mov	r3, r9
 8007912:	4606      	mov	r6, r0
 8007914:	460f      	mov	r7, r1
 8007916:	f7f9 f8ff 	bl	8000b18 <__aeabi_dcmpgt>
 800791a:	b9d0      	cbnz	r0, 8007952 <_dtoa_r+0x6c2>
 800791c:	4642      	mov	r2, r8
 800791e:	464b      	mov	r3, r9
 8007920:	4630      	mov	r0, r6
 8007922:	4639      	mov	r1, r7
 8007924:	f7f9 f8d0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007928:	b110      	cbz	r0, 8007930 <_dtoa_r+0x6a0>
 800792a:	f01a 0f01 	tst.w	sl, #1
 800792e:	d110      	bne.n	8007952 <_dtoa_r+0x6c2>
 8007930:	4620      	mov	r0, r4
 8007932:	ee18 1a10 	vmov	r1, s16
 8007936:	f000 fbed 	bl	8008114 <_Bfree>
 800793a:	2300      	movs	r3, #0
 800793c:	9800      	ldr	r0, [sp, #0]
 800793e:	702b      	strb	r3, [r5, #0]
 8007940:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007942:	3001      	adds	r0, #1
 8007944:	6018      	str	r0, [r3, #0]
 8007946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007948:	2b00      	cmp	r3, #0
 800794a:	f43f acf1 	beq.w	8007330 <_dtoa_r+0xa0>
 800794e:	601d      	str	r5, [r3, #0]
 8007950:	e4ee      	b.n	8007330 <_dtoa_r+0xa0>
 8007952:	9f00      	ldr	r7, [sp, #0]
 8007954:	462b      	mov	r3, r5
 8007956:	461d      	mov	r5, r3
 8007958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800795c:	2a39      	cmp	r2, #57	; 0x39
 800795e:	d106      	bne.n	800796e <_dtoa_r+0x6de>
 8007960:	9a01      	ldr	r2, [sp, #4]
 8007962:	429a      	cmp	r2, r3
 8007964:	d1f7      	bne.n	8007956 <_dtoa_r+0x6c6>
 8007966:	9901      	ldr	r1, [sp, #4]
 8007968:	2230      	movs	r2, #48	; 0x30
 800796a:	3701      	adds	r7, #1
 800796c:	700a      	strb	r2, [r1, #0]
 800796e:	781a      	ldrb	r2, [r3, #0]
 8007970:	3201      	adds	r2, #1
 8007972:	701a      	strb	r2, [r3, #0]
 8007974:	e790      	b.n	8007898 <_dtoa_r+0x608>
 8007976:	4ba6      	ldr	r3, [pc, #664]	; (8007c10 <_dtoa_r+0x980>)
 8007978:	2200      	movs	r2, #0
 800797a:	f7f8 fe3d 	bl	80005f8 <__aeabi_dmul>
 800797e:	2200      	movs	r2, #0
 8007980:	2300      	movs	r3, #0
 8007982:	4606      	mov	r6, r0
 8007984:	460f      	mov	r7, r1
 8007986:	f7f9 f89f 	bl	8000ac8 <__aeabi_dcmpeq>
 800798a:	2800      	cmp	r0, #0
 800798c:	d09d      	beq.n	80078ca <_dtoa_r+0x63a>
 800798e:	e7cf      	b.n	8007930 <_dtoa_r+0x6a0>
 8007990:	9a08      	ldr	r2, [sp, #32]
 8007992:	2a00      	cmp	r2, #0
 8007994:	f000 80d7 	beq.w	8007b46 <_dtoa_r+0x8b6>
 8007998:	9a06      	ldr	r2, [sp, #24]
 800799a:	2a01      	cmp	r2, #1
 800799c:	f300 80ba 	bgt.w	8007b14 <_dtoa_r+0x884>
 80079a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079a2:	2a00      	cmp	r2, #0
 80079a4:	f000 80b2 	beq.w	8007b0c <_dtoa_r+0x87c>
 80079a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80079ac:	9e07      	ldr	r6, [sp, #28]
 80079ae:	9d04      	ldr	r5, [sp, #16]
 80079b0:	9a04      	ldr	r2, [sp, #16]
 80079b2:	441a      	add	r2, r3
 80079b4:	9204      	str	r2, [sp, #16]
 80079b6:	9a05      	ldr	r2, [sp, #20]
 80079b8:	2101      	movs	r1, #1
 80079ba:	441a      	add	r2, r3
 80079bc:	4620      	mov	r0, r4
 80079be:	9205      	str	r2, [sp, #20]
 80079c0:	f000 fc60 	bl	8008284 <__i2b>
 80079c4:	4607      	mov	r7, r0
 80079c6:	2d00      	cmp	r5, #0
 80079c8:	dd0c      	ble.n	80079e4 <_dtoa_r+0x754>
 80079ca:	9b05      	ldr	r3, [sp, #20]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	dd09      	ble.n	80079e4 <_dtoa_r+0x754>
 80079d0:	42ab      	cmp	r3, r5
 80079d2:	9a04      	ldr	r2, [sp, #16]
 80079d4:	bfa8      	it	ge
 80079d6:	462b      	movge	r3, r5
 80079d8:	1ad2      	subs	r2, r2, r3
 80079da:	9204      	str	r2, [sp, #16]
 80079dc:	9a05      	ldr	r2, [sp, #20]
 80079de:	1aed      	subs	r5, r5, r3
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	9305      	str	r3, [sp, #20]
 80079e4:	9b07      	ldr	r3, [sp, #28]
 80079e6:	b31b      	cbz	r3, 8007a30 <_dtoa_r+0x7a0>
 80079e8:	9b08      	ldr	r3, [sp, #32]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	f000 80af 	beq.w	8007b4e <_dtoa_r+0x8be>
 80079f0:	2e00      	cmp	r6, #0
 80079f2:	dd13      	ble.n	8007a1c <_dtoa_r+0x78c>
 80079f4:	4639      	mov	r1, r7
 80079f6:	4632      	mov	r2, r6
 80079f8:	4620      	mov	r0, r4
 80079fa:	f000 fd03 	bl	8008404 <__pow5mult>
 80079fe:	ee18 2a10 	vmov	r2, s16
 8007a02:	4601      	mov	r1, r0
 8007a04:	4607      	mov	r7, r0
 8007a06:	4620      	mov	r0, r4
 8007a08:	f000 fc52 	bl	80082b0 <__multiply>
 8007a0c:	ee18 1a10 	vmov	r1, s16
 8007a10:	4680      	mov	r8, r0
 8007a12:	4620      	mov	r0, r4
 8007a14:	f000 fb7e 	bl	8008114 <_Bfree>
 8007a18:	ee08 8a10 	vmov	s16, r8
 8007a1c:	9b07      	ldr	r3, [sp, #28]
 8007a1e:	1b9a      	subs	r2, r3, r6
 8007a20:	d006      	beq.n	8007a30 <_dtoa_r+0x7a0>
 8007a22:	ee18 1a10 	vmov	r1, s16
 8007a26:	4620      	mov	r0, r4
 8007a28:	f000 fcec 	bl	8008404 <__pow5mult>
 8007a2c:	ee08 0a10 	vmov	s16, r0
 8007a30:	2101      	movs	r1, #1
 8007a32:	4620      	mov	r0, r4
 8007a34:	f000 fc26 	bl	8008284 <__i2b>
 8007a38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	4606      	mov	r6, r0
 8007a3e:	f340 8088 	ble.w	8007b52 <_dtoa_r+0x8c2>
 8007a42:	461a      	mov	r2, r3
 8007a44:	4601      	mov	r1, r0
 8007a46:	4620      	mov	r0, r4
 8007a48:	f000 fcdc 	bl	8008404 <__pow5mult>
 8007a4c:	9b06      	ldr	r3, [sp, #24]
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	4606      	mov	r6, r0
 8007a52:	f340 8081 	ble.w	8007b58 <_dtoa_r+0x8c8>
 8007a56:	f04f 0800 	mov.w	r8, #0
 8007a5a:	6933      	ldr	r3, [r6, #16]
 8007a5c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007a60:	6918      	ldr	r0, [r3, #16]
 8007a62:	f000 fbbf 	bl	80081e4 <__hi0bits>
 8007a66:	f1c0 0020 	rsb	r0, r0, #32
 8007a6a:	9b05      	ldr	r3, [sp, #20]
 8007a6c:	4418      	add	r0, r3
 8007a6e:	f010 001f 	ands.w	r0, r0, #31
 8007a72:	f000 8092 	beq.w	8007b9a <_dtoa_r+0x90a>
 8007a76:	f1c0 0320 	rsb	r3, r0, #32
 8007a7a:	2b04      	cmp	r3, #4
 8007a7c:	f340 808a 	ble.w	8007b94 <_dtoa_r+0x904>
 8007a80:	f1c0 001c 	rsb	r0, r0, #28
 8007a84:	9b04      	ldr	r3, [sp, #16]
 8007a86:	4403      	add	r3, r0
 8007a88:	9304      	str	r3, [sp, #16]
 8007a8a:	9b05      	ldr	r3, [sp, #20]
 8007a8c:	4403      	add	r3, r0
 8007a8e:	4405      	add	r5, r0
 8007a90:	9305      	str	r3, [sp, #20]
 8007a92:	9b04      	ldr	r3, [sp, #16]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	dd07      	ble.n	8007aa8 <_dtoa_r+0x818>
 8007a98:	ee18 1a10 	vmov	r1, s16
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	f000 fd0a 	bl	80084b8 <__lshift>
 8007aa4:	ee08 0a10 	vmov	s16, r0
 8007aa8:	9b05      	ldr	r3, [sp, #20]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	dd05      	ble.n	8007aba <_dtoa_r+0x82a>
 8007aae:	4631      	mov	r1, r6
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	f000 fd00 	bl	80084b8 <__lshift>
 8007ab8:	4606      	mov	r6, r0
 8007aba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d06e      	beq.n	8007b9e <_dtoa_r+0x90e>
 8007ac0:	ee18 0a10 	vmov	r0, s16
 8007ac4:	4631      	mov	r1, r6
 8007ac6:	f000 fd67 	bl	8008598 <__mcmp>
 8007aca:	2800      	cmp	r0, #0
 8007acc:	da67      	bge.n	8007b9e <_dtoa_r+0x90e>
 8007ace:	9b00      	ldr	r3, [sp, #0]
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	ee18 1a10 	vmov	r1, s16
 8007ad6:	9300      	str	r3, [sp, #0]
 8007ad8:	220a      	movs	r2, #10
 8007ada:	2300      	movs	r3, #0
 8007adc:	4620      	mov	r0, r4
 8007ade:	f000 fb3b 	bl	8008158 <__multadd>
 8007ae2:	9b08      	ldr	r3, [sp, #32]
 8007ae4:	ee08 0a10 	vmov	s16, r0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	f000 81b1 	beq.w	8007e50 <_dtoa_r+0xbc0>
 8007aee:	2300      	movs	r3, #0
 8007af0:	4639      	mov	r1, r7
 8007af2:	220a      	movs	r2, #10
 8007af4:	4620      	mov	r0, r4
 8007af6:	f000 fb2f 	bl	8008158 <__multadd>
 8007afa:	9b02      	ldr	r3, [sp, #8]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	4607      	mov	r7, r0
 8007b00:	f300 808e 	bgt.w	8007c20 <_dtoa_r+0x990>
 8007b04:	9b06      	ldr	r3, [sp, #24]
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	dc51      	bgt.n	8007bae <_dtoa_r+0x91e>
 8007b0a:	e089      	b.n	8007c20 <_dtoa_r+0x990>
 8007b0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007b12:	e74b      	b.n	80079ac <_dtoa_r+0x71c>
 8007b14:	9b03      	ldr	r3, [sp, #12]
 8007b16:	1e5e      	subs	r6, r3, #1
 8007b18:	9b07      	ldr	r3, [sp, #28]
 8007b1a:	42b3      	cmp	r3, r6
 8007b1c:	bfbf      	itttt	lt
 8007b1e:	9b07      	ldrlt	r3, [sp, #28]
 8007b20:	9607      	strlt	r6, [sp, #28]
 8007b22:	1af2      	sublt	r2, r6, r3
 8007b24:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007b26:	bfb6      	itet	lt
 8007b28:	189b      	addlt	r3, r3, r2
 8007b2a:	1b9e      	subge	r6, r3, r6
 8007b2c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007b2e:	9b03      	ldr	r3, [sp, #12]
 8007b30:	bfb8      	it	lt
 8007b32:	2600      	movlt	r6, #0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	bfb7      	itett	lt
 8007b38:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007b3c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007b40:	1a9d      	sublt	r5, r3, r2
 8007b42:	2300      	movlt	r3, #0
 8007b44:	e734      	b.n	80079b0 <_dtoa_r+0x720>
 8007b46:	9e07      	ldr	r6, [sp, #28]
 8007b48:	9d04      	ldr	r5, [sp, #16]
 8007b4a:	9f08      	ldr	r7, [sp, #32]
 8007b4c:	e73b      	b.n	80079c6 <_dtoa_r+0x736>
 8007b4e:	9a07      	ldr	r2, [sp, #28]
 8007b50:	e767      	b.n	8007a22 <_dtoa_r+0x792>
 8007b52:	9b06      	ldr	r3, [sp, #24]
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	dc18      	bgt.n	8007b8a <_dtoa_r+0x8fa>
 8007b58:	f1ba 0f00 	cmp.w	sl, #0
 8007b5c:	d115      	bne.n	8007b8a <_dtoa_r+0x8fa>
 8007b5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b62:	b993      	cbnz	r3, 8007b8a <_dtoa_r+0x8fa>
 8007b64:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b68:	0d1b      	lsrs	r3, r3, #20
 8007b6a:	051b      	lsls	r3, r3, #20
 8007b6c:	b183      	cbz	r3, 8007b90 <_dtoa_r+0x900>
 8007b6e:	9b04      	ldr	r3, [sp, #16]
 8007b70:	3301      	adds	r3, #1
 8007b72:	9304      	str	r3, [sp, #16]
 8007b74:	9b05      	ldr	r3, [sp, #20]
 8007b76:	3301      	adds	r3, #1
 8007b78:	9305      	str	r3, [sp, #20]
 8007b7a:	f04f 0801 	mov.w	r8, #1
 8007b7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	f47f af6a 	bne.w	8007a5a <_dtoa_r+0x7ca>
 8007b86:	2001      	movs	r0, #1
 8007b88:	e76f      	b.n	8007a6a <_dtoa_r+0x7da>
 8007b8a:	f04f 0800 	mov.w	r8, #0
 8007b8e:	e7f6      	b.n	8007b7e <_dtoa_r+0x8ee>
 8007b90:	4698      	mov	r8, r3
 8007b92:	e7f4      	b.n	8007b7e <_dtoa_r+0x8ee>
 8007b94:	f43f af7d 	beq.w	8007a92 <_dtoa_r+0x802>
 8007b98:	4618      	mov	r0, r3
 8007b9a:	301c      	adds	r0, #28
 8007b9c:	e772      	b.n	8007a84 <_dtoa_r+0x7f4>
 8007b9e:	9b03      	ldr	r3, [sp, #12]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	dc37      	bgt.n	8007c14 <_dtoa_r+0x984>
 8007ba4:	9b06      	ldr	r3, [sp, #24]
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	dd34      	ble.n	8007c14 <_dtoa_r+0x984>
 8007baa:	9b03      	ldr	r3, [sp, #12]
 8007bac:	9302      	str	r3, [sp, #8]
 8007bae:	9b02      	ldr	r3, [sp, #8]
 8007bb0:	b96b      	cbnz	r3, 8007bce <_dtoa_r+0x93e>
 8007bb2:	4631      	mov	r1, r6
 8007bb4:	2205      	movs	r2, #5
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	f000 face 	bl	8008158 <__multadd>
 8007bbc:	4601      	mov	r1, r0
 8007bbe:	4606      	mov	r6, r0
 8007bc0:	ee18 0a10 	vmov	r0, s16
 8007bc4:	f000 fce8 	bl	8008598 <__mcmp>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	f73f adbb 	bgt.w	8007744 <_dtoa_r+0x4b4>
 8007bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd0:	9d01      	ldr	r5, [sp, #4]
 8007bd2:	43db      	mvns	r3, r3
 8007bd4:	9300      	str	r3, [sp, #0]
 8007bd6:	f04f 0800 	mov.w	r8, #0
 8007bda:	4631      	mov	r1, r6
 8007bdc:	4620      	mov	r0, r4
 8007bde:	f000 fa99 	bl	8008114 <_Bfree>
 8007be2:	2f00      	cmp	r7, #0
 8007be4:	f43f aea4 	beq.w	8007930 <_dtoa_r+0x6a0>
 8007be8:	f1b8 0f00 	cmp.w	r8, #0
 8007bec:	d005      	beq.n	8007bfa <_dtoa_r+0x96a>
 8007bee:	45b8      	cmp	r8, r7
 8007bf0:	d003      	beq.n	8007bfa <_dtoa_r+0x96a>
 8007bf2:	4641      	mov	r1, r8
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f000 fa8d 	bl	8008114 <_Bfree>
 8007bfa:	4639      	mov	r1, r7
 8007bfc:	4620      	mov	r0, r4
 8007bfe:	f000 fa89 	bl	8008114 <_Bfree>
 8007c02:	e695      	b.n	8007930 <_dtoa_r+0x6a0>
 8007c04:	2600      	movs	r6, #0
 8007c06:	4637      	mov	r7, r6
 8007c08:	e7e1      	b.n	8007bce <_dtoa_r+0x93e>
 8007c0a:	9700      	str	r7, [sp, #0]
 8007c0c:	4637      	mov	r7, r6
 8007c0e:	e599      	b.n	8007744 <_dtoa_r+0x4b4>
 8007c10:	40240000 	.word	0x40240000
 8007c14:	9b08      	ldr	r3, [sp, #32]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	f000 80ca 	beq.w	8007db0 <_dtoa_r+0xb20>
 8007c1c:	9b03      	ldr	r3, [sp, #12]
 8007c1e:	9302      	str	r3, [sp, #8]
 8007c20:	2d00      	cmp	r5, #0
 8007c22:	dd05      	ble.n	8007c30 <_dtoa_r+0x9a0>
 8007c24:	4639      	mov	r1, r7
 8007c26:	462a      	mov	r2, r5
 8007c28:	4620      	mov	r0, r4
 8007c2a:	f000 fc45 	bl	80084b8 <__lshift>
 8007c2e:	4607      	mov	r7, r0
 8007c30:	f1b8 0f00 	cmp.w	r8, #0
 8007c34:	d05b      	beq.n	8007cee <_dtoa_r+0xa5e>
 8007c36:	6879      	ldr	r1, [r7, #4]
 8007c38:	4620      	mov	r0, r4
 8007c3a:	f000 fa2b 	bl	8008094 <_Balloc>
 8007c3e:	4605      	mov	r5, r0
 8007c40:	b928      	cbnz	r0, 8007c4e <_dtoa_r+0x9be>
 8007c42:	4b87      	ldr	r3, [pc, #540]	; (8007e60 <_dtoa_r+0xbd0>)
 8007c44:	4602      	mov	r2, r0
 8007c46:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007c4a:	f7ff bb3b 	b.w	80072c4 <_dtoa_r+0x34>
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	3202      	adds	r2, #2
 8007c52:	0092      	lsls	r2, r2, #2
 8007c54:	f107 010c 	add.w	r1, r7, #12
 8007c58:	300c      	adds	r0, #12
 8007c5a:	f000 fa0d 	bl	8008078 <memcpy>
 8007c5e:	2201      	movs	r2, #1
 8007c60:	4629      	mov	r1, r5
 8007c62:	4620      	mov	r0, r4
 8007c64:	f000 fc28 	bl	80084b8 <__lshift>
 8007c68:	9b01      	ldr	r3, [sp, #4]
 8007c6a:	f103 0901 	add.w	r9, r3, #1
 8007c6e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007c72:	4413      	add	r3, r2
 8007c74:	9305      	str	r3, [sp, #20]
 8007c76:	f00a 0301 	and.w	r3, sl, #1
 8007c7a:	46b8      	mov	r8, r7
 8007c7c:	9304      	str	r3, [sp, #16]
 8007c7e:	4607      	mov	r7, r0
 8007c80:	4631      	mov	r1, r6
 8007c82:	ee18 0a10 	vmov	r0, s16
 8007c86:	f7ff fa75 	bl	8007174 <quorem>
 8007c8a:	4641      	mov	r1, r8
 8007c8c:	9002      	str	r0, [sp, #8]
 8007c8e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007c92:	ee18 0a10 	vmov	r0, s16
 8007c96:	f000 fc7f 	bl	8008598 <__mcmp>
 8007c9a:	463a      	mov	r2, r7
 8007c9c:	9003      	str	r0, [sp, #12]
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	4620      	mov	r0, r4
 8007ca2:	f000 fc95 	bl	80085d0 <__mdiff>
 8007ca6:	68c2      	ldr	r2, [r0, #12]
 8007ca8:	f109 3bff 	add.w	fp, r9, #4294967295
 8007cac:	4605      	mov	r5, r0
 8007cae:	bb02      	cbnz	r2, 8007cf2 <_dtoa_r+0xa62>
 8007cb0:	4601      	mov	r1, r0
 8007cb2:	ee18 0a10 	vmov	r0, s16
 8007cb6:	f000 fc6f 	bl	8008598 <__mcmp>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	4629      	mov	r1, r5
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	9207      	str	r2, [sp, #28]
 8007cc2:	f000 fa27 	bl	8008114 <_Bfree>
 8007cc6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007cca:	ea43 0102 	orr.w	r1, r3, r2
 8007cce:	9b04      	ldr	r3, [sp, #16]
 8007cd0:	430b      	orrs	r3, r1
 8007cd2:	464d      	mov	r5, r9
 8007cd4:	d10f      	bne.n	8007cf6 <_dtoa_r+0xa66>
 8007cd6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007cda:	d02a      	beq.n	8007d32 <_dtoa_r+0xaa2>
 8007cdc:	9b03      	ldr	r3, [sp, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	dd02      	ble.n	8007ce8 <_dtoa_r+0xa58>
 8007ce2:	9b02      	ldr	r3, [sp, #8]
 8007ce4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007ce8:	f88b a000 	strb.w	sl, [fp]
 8007cec:	e775      	b.n	8007bda <_dtoa_r+0x94a>
 8007cee:	4638      	mov	r0, r7
 8007cf0:	e7ba      	b.n	8007c68 <_dtoa_r+0x9d8>
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	e7e2      	b.n	8007cbc <_dtoa_r+0xa2c>
 8007cf6:	9b03      	ldr	r3, [sp, #12]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	db04      	blt.n	8007d06 <_dtoa_r+0xa76>
 8007cfc:	9906      	ldr	r1, [sp, #24]
 8007cfe:	430b      	orrs	r3, r1
 8007d00:	9904      	ldr	r1, [sp, #16]
 8007d02:	430b      	orrs	r3, r1
 8007d04:	d122      	bne.n	8007d4c <_dtoa_r+0xabc>
 8007d06:	2a00      	cmp	r2, #0
 8007d08:	ddee      	ble.n	8007ce8 <_dtoa_r+0xa58>
 8007d0a:	ee18 1a10 	vmov	r1, s16
 8007d0e:	2201      	movs	r2, #1
 8007d10:	4620      	mov	r0, r4
 8007d12:	f000 fbd1 	bl	80084b8 <__lshift>
 8007d16:	4631      	mov	r1, r6
 8007d18:	ee08 0a10 	vmov	s16, r0
 8007d1c:	f000 fc3c 	bl	8008598 <__mcmp>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	dc03      	bgt.n	8007d2c <_dtoa_r+0xa9c>
 8007d24:	d1e0      	bne.n	8007ce8 <_dtoa_r+0xa58>
 8007d26:	f01a 0f01 	tst.w	sl, #1
 8007d2a:	d0dd      	beq.n	8007ce8 <_dtoa_r+0xa58>
 8007d2c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d30:	d1d7      	bne.n	8007ce2 <_dtoa_r+0xa52>
 8007d32:	2339      	movs	r3, #57	; 0x39
 8007d34:	f88b 3000 	strb.w	r3, [fp]
 8007d38:	462b      	mov	r3, r5
 8007d3a:	461d      	mov	r5, r3
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007d42:	2a39      	cmp	r2, #57	; 0x39
 8007d44:	d071      	beq.n	8007e2a <_dtoa_r+0xb9a>
 8007d46:	3201      	adds	r2, #1
 8007d48:	701a      	strb	r2, [r3, #0]
 8007d4a:	e746      	b.n	8007bda <_dtoa_r+0x94a>
 8007d4c:	2a00      	cmp	r2, #0
 8007d4e:	dd07      	ble.n	8007d60 <_dtoa_r+0xad0>
 8007d50:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d54:	d0ed      	beq.n	8007d32 <_dtoa_r+0xaa2>
 8007d56:	f10a 0301 	add.w	r3, sl, #1
 8007d5a:	f88b 3000 	strb.w	r3, [fp]
 8007d5e:	e73c      	b.n	8007bda <_dtoa_r+0x94a>
 8007d60:	9b05      	ldr	r3, [sp, #20]
 8007d62:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007d66:	4599      	cmp	r9, r3
 8007d68:	d047      	beq.n	8007dfa <_dtoa_r+0xb6a>
 8007d6a:	ee18 1a10 	vmov	r1, s16
 8007d6e:	2300      	movs	r3, #0
 8007d70:	220a      	movs	r2, #10
 8007d72:	4620      	mov	r0, r4
 8007d74:	f000 f9f0 	bl	8008158 <__multadd>
 8007d78:	45b8      	cmp	r8, r7
 8007d7a:	ee08 0a10 	vmov	s16, r0
 8007d7e:	f04f 0300 	mov.w	r3, #0
 8007d82:	f04f 020a 	mov.w	r2, #10
 8007d86:	4641      	mov	r1, r8
 8007d88:	4620      	mov	r0, r4
 8007d8a:	d106      	bne.n	8007d9a <_dtoa_r+0xb0a>
 8007d8c:	f000 f9e4 	bl	8008158 <__multadd>
 8007d90:	4680      	mov	r8, r0
 8007d92:	4607      	mov	r7, r0
 8007d94:	f109 0901 	add.w	r9, r9, #1
 8007d98:	e772      	b.n	8007c80 <_dtoa_r+0x9f0>
 8007d9a:	f000 f9dd 	bl	8008158 <__multadd>
 8007d9e:	4639      	mov	r1, r7
 8007da0:	4680      	mov	r8, r0
 8007da2:	2300      	movs	r3, #0
 8007da4:	220a      	movs	r2, #10
 8007da6:	4620      	mov	r0, r4
 8007da8:	f000 f9d6 	bl	8008158 <__multadd>
 8007dac:	4607      	mov	r7, r0
 8007dae:	e7f1      	b.n	8007d94 <_dtoa_r+0xb04>
 8007db0:	9b03      	ldr	r3, [sp, #12]
 8007db2:	9302      	str	r3, [sp, #8]
 8007db4:	9d01      	ldr	r5, [sp, #4]
 8007db6:	ee18 0a10 	vmov	r0, s16
 8007dba:	4631      	mov	r1, r6
 8007dbc:	f7ff f9da 	bl	8007174 <quorem>
 8007dc0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007dc4:	9b01      	ldr	r3, [sp, #4]
 8007dc6:	f805 ab01 	strb.w	sl, [r5], #1
 8007dca:	1aea      	subs	r2, r5, r3
 8007dcc:	9b02      	ldr	r3, [sp, #8]
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	dd09      	ble.n	8007de6 <_dtoa_r+0xb56>
 8007dd2:	ee18 1a10 	vmov	r1, s16
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	220a      	movs	r2, #10
 8007dda:	4620      	mov	r0, r4
 8007ddc:	f000 f9bc 	bl	8008158 <__multadd>
 8007de0:	ee08 0a10 	vmov	s16, r0
 8007de4:	e7e7      	b.n	8007db6 <_dtoa_r+0xb26>
 8007de6:	9b02      	ldr	r3, [sp, #8]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	bfc8      	it	gt
 8007dec:	461d      	movgt	r5, r3
 8007dee:	9b01      	ldr	r3, [sp, #4]
 8007df0:	bfd8      	it	le
 8007df2:	2501      	movle	r5, #1
 8007df4:	441d      	add	r5, r3
 8007df6:	f04f 0800 	mov.w	r8, #0
 8007dfa:	ee18 1a10 	vmov	r1, s16
 8007dfe:	2201      	movs	r2, #1
 8007e00:	4620      	mov	r0, r4
 8007e02:	f000 fb59 	bl	80084b8 <__lshift>
 8007e06:	4631      	mov	r1, r6
 8007e08:	ee08 0a10 	vmov	s16, r0
 8007e0c:	f000 fbc4 	bl	8008598 <__mcmp>
 8007e10:	2800      	cmp	r0, #0
 8007e12:	dc91      	bgt.n	8007d38 <_dtoa_r+0xaa8>
 8007e14:	d102      	bne.n	8007e1c <_dtoa_r+0xb8c>
 8007e16:	f01a 0f01 	tst.w	sl, #1
 8007e1a:	d18d      	bne.n	8007d38 <_dtoa_r+0xaa8>
 8007e1c:	462b      	mov	r3, r5
 8007e1e:	461d      	mov	r5, r3
 8007e20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e24:	2a30      	cmp	r2, #48	; 0x30
 8007e26:	d0fa      	beq.n	8007e1e <_dtoa_r+0xb8e>
 8007e28:	e6d7      	b.n	8007bda <_dtoa_r+0x94a>
 8007e2a:	9a01      	ldr	r2, [sp, #4]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d184      	bne.n	8007d3a <_dtoa_r+0xaaa>
 8007e30:	9b00      	ldr	r3, [sp, #0]
 8007e32:	3301      	adds	r3, #1
 8007e34:	9300      	str	r3, [sp, #0]
 8007e36:	2331      	movs	r3, #49	; 0x31
 8007e38:	7013      	strb	r3, [r2, #0]
 8007e3a:	e6ce      	b.n	8007bda <_dtoa_r+0x94a>
 8007e3c:	4b09      	ldr	r3, [pc, #36]	; (8007e64 <_dtoa_r+0xbd4>)
 8007e3e:	f7ff ba95 	b.w	800736c <_dtoa_r+0xdc>
 8007e42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f47f aa6e 	bne.w	8007326 <_dtoa_r+0x96>
 8007e4a:	4b07      	ldr	r3, [pc, #28]	; (8007e68 <_dtoa_r+0xbd8>)
 8007e4c:	f7ff ba8e 	b.w	800736c <_dtoa_r+0xdc>
 8007e50:	9b02      	ldr	r3, [sp, #8]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	dcae      	bgt.n	8007db4 <_dtoa_r+0xb24>
 8007e56:	9b06      	ldr	r3, [sp, #24]
 8007e58:	2b02      	cmp	r3, #2
 8007e5a:	f73f aea8 	bgt.w	8007bae <_dtoa_r+0x91e>
 8007e5e:	e7a9      	b.n	8007db4 <_dtoa_r+0xb24>
 8007e60:	080093fb 	.word	0x080093fb
 8007e64:	08009358 	.word	0x08009358
 8007e68:	0800937c 	.word	0x0800937c

08007e6c <std>:
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	b510      	push	{r4, lr}
 8007e70:	4604      	mov	r4, r0
 8007e72:	e9c0 3300 	strd	r3, r3, [r0]
 8007e76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e7a:	6083      	str	r3, [r0, #8]
 8007e7c:	8181      	strh	r1, [r0, #12]
 8007e7e:	6643      	str	r3, [r0, #100]	; 0x64
 8007e80:	81c2      	strh	r2, [r0, #14]
 8007e82:	6183      	str	r3, [r0, #24]
 8007e84:	4619      	mov	r1, r3
 8007e86:	2208      	movs	r2, #8
 8007e88:	305c      	adds	r0, #92	; 0x5c
 8007e8a:	f7fe fce9 	bl	8006860 <memset>
 8007e8e:	4b05      	ldr	r3, [pc, #20]	; (8007ea4 <std+0x38>)
 8007e90:	6263      	str	r3, [r4, #36]	; 0x24
 8007e92:	4b05      	ldr	r3, [pc, #20]	; (8007ea8 <std+0x3c>)
 8007e94:	62a3      	str	r3, [r4, #40]	; 0x28
 8007e96:	4b05      	ldr	r3, [pc, #20]	; (8007eac <std+0x40>)
 8007e98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007e9a:	4b05      	ldr	r3, [pc, #20]	; (8007eb0 <std+0x44>)
 8007e9c:	6224      	str	r4, [r4, #32]
 8007e9e:	6323      	str	r3, [r4, #48]	; 0x30
 8007ea0:	bd10      	pop	{r4, pc}
 8007ea2:	bf00      	nop
 8007ea4:	08008c5d 	.word	0x08008c5d
 8007ea8:	08008c7f 	.word	0x08008c7f
 8007eac:	08008cb7 	.word	0x08008cb7
 8007eb0:	08008cdb 	.word	0x08008cdb

08007eb4 <_cleanup_r>:
 8007eb4:	4901      	ldr	r1, [pc, #4]	; (8007ebc <_cleanup_r+0x8>)
 8007eb6:	f000 b8af 	b.w	8008018 <_fwalk_reent>
 8007eba:	bf00      	nop
 8007ebc:	08008ff1 	.word	0x08008ff1

08007ec0 <__sfmoreglue>:
 8007ec0:	b570      	push	{r4, r5, r6, lr}
 8007ec2:	2268      	movs	r2, #104	; 0x68
 8007ec4:	1e4d      	subs	r5, r1, #1
 8007ec6:	4355      	muls	r5, r2
 8007ec8:	460e      	mov	r6, r1
 8007eca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007ece:	f000 fce7 	bl	80088a0 <_malloc_r>
 8007ed2:	4604      	mov	r4, r0
 8007ed4:	b140      	cbz	r0, 8007ee8 <__sfmoreglue+0x28>
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	e9c0 1600 	strd	r1, r6, [r0]
 8007edc:	300c      	adds	r0, #12
 8007ede:	60a0      	str	r0, [r4, #8]
 8007ee0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007ee4:	f7fe fcbc 	bl	8006860 <memset>
 8007ee8:	4620      	mov	r0, r4
 8007eea:	bd70      	pop	{r4, r5, r6, pc}

08007eec <__sfp_lock_acquire>:
 8007eec:	4801      	ldr	r0, [pc, #4]	; (8007ef4 <__sfp_lock_acquire+0x8>)
 8007eee:	f000 b8b8 	b.w	8008062 <__retarget_lock_acquire_recursive>
 8007ef2:	bf00      	nop
 8007ef4:	20000349 	.word	0x20000349

08007ef8 <__sfp_lock_release>:
 8007ef8:	4801      	ldr	r0, [pc, #4]	; (8007f00 <__sfp_lock_release+0x8>)
 8007efa:	f000 b8b3 	b.w	8008064 <__retarget_lock_release_recursive>
 8007efe:	bf00      	nop
 8007f00:	20000349 	.word	0x20000349

08007f04 <__sinit_lock_acquire>:
 8007f04:	4801      	ldr	r0, [pc, #4]	; (8007f0c <__sinit_lock_acquire+0x8>)
 8007f06:	f000 b8ac 	b.w	8008062 <__retarget_lock_acquire_recursive>
 8007f0a:	bf00      	nop
 8007f0c:	2000034a 	.word	0x2000034a

08007f10 <__sinit_lock_release>:
 8007f10:	4801      	ldr	r0, [pc, #4]	; (8007f18 <__sinit_lock_release+0x8>)
 8007f12:	f000 b8a7 	b.w	8008064 <__retarget_lock_release_recursive>
 8007f16:	bf00      	nop
 8007f18:	2000034a 	.word	0x2000034a

08007f1c <__sinit>:
 8007f1c:	b510      	push	{r4, lr}
 8007f1e:	4604      	mov	r4, r0
 8007f20:	f7ff fff0 	bl	8007f04 <__sinit_lock_acquire>
 8007f24:	69a3      	ldr	r3, [r4, #24]
 8007f26:	b11b      	cbz	r3, 8007f30 <__sinit+0x14>
 8007f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f2c:	f7ff bff0 	b.w	8007f10 <__sinit_lock_release>
 8007f30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f34:	6523      	str	r3, [r4, #80]	; 0x50
 8007f36:	4b13      	ldr	r3, [pc, #76]	; (8007f84 <__sinit+0x68>)
 8007f38:	4a13      	ldr	r2, [pc, #76]	; (8007f88 <__sinit+0x6c>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f3e:	42a3      	cmp	r3, r4
 8007f40:	bf04      	itt	eq
 8007f42:	2301      	moveq	r3, #1
 8007f44:	61a3      	streq	r3, [r4, #24]
 8007f46:	4620      	mov	r0, r4
 8007f48:	f000 f820 	bl	8007f8c <__sfp>
 8007f4c:	6060      	str	r0, [r4, #4]
 8007f4e:	4620      	mov	r0, r4
 8007f50:	f000 f81c 	bl	8007f8c <__sfp>
 8007f54:	60a0      	str	r0, [r4, #8]
 8007f56:	4620      	mov	r0, r4
 8007f58:	f000 f818 	bl	8007f8c <__sfp>
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	60e0      	str	r0, [r4, #12]
 8007f60:	2104      	movs	r1, #4
 8007f62:	6860      	ldr	r0, [r4, #4]
 8007f64:	f7ff ff82 	bl	8007e6c <std>
 8007f68:	68a0      	ldr	r0, [r4, #8]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	2109      	movs	r1, #9
 8007f6e:	f7ff ff7d 	bl	8007e6c <std>
 8007f72:	68e0      	ldr	r0, [r4, #12]
 8007f74:	2202      	movs	r2, #2
 8007f76:	2112      	movs	r1, #18
 8007f78:	f7ff ff78 	bl	8007e6c <std>
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	61a3      	str	r3, [r4, #24]
 8007f80:	e7d2      	b.n	8007f28 <__sinit+0xc>
 8007f82:	bf00      	nop
 8007f84:	08009344 	.word	0x08009344
 8007f88:	08007eb5 	.word	0x08007eb5

08007f8c <__sfp>:
 8007f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f8e:	4607      	mov	r7, r0
 8007f90:	f7ff ffac 	bl	8007eec <__sfp_lock_acquire>
 8007f94:	4b1e      	ldr	r3, [pc, #120]	; (8008010 <__sfp+0x84>)
 8007f96:	681e      	ldr	r6, [r3, #0]
 8007f98:	69b3      	ldr	r3, [r6, #24]
 8007f9a:	b913      	cbnz	r3, 8007fa2 <__sfp+0x16>
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	f7ff ffbd 	bl	8007f1c <__sinit>
 8007fa2:	3648      	adds	r6, #72	; 0x48
 8007fa4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	d503      	bpl.n	8007fb4 <__sfp+0x28>
 8007fac:	6833      	ldr	r3, [r6, #0]
 8007fae:	b30b      	cbz	r3, 8007ff4 <__sfp+0x68>
 8007fb0:	6836      	ldr	r6, [r6, #0]
 8007fb2:	e7f7      	b.n	8007fa4 <__sfp+0x18>
 8007fb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007fb8:	b9d5      	cbnz	r5, 8007ff0 <__sfp+0x64>
 8007fba:	4b16      	ldr	r3, [pc, #88]	; (8008014 <__sfp+0x88>)
 8007fbc:	60e3      	str	r3, [r4, #12]
 8007fbe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007fc2:	6665      	str	r5, [r4, #100]	; 0x64
 8007fc4:	f000 f84c 	bl	8008060 <__retarget_lock_init_recursive>
 8007fc8:	f7ff ff96 	bl	8007ef8 <__sfp_lock_release>
 8007fcc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007fd0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007fd4:	6025      	str	r5, [r4, #0]
 8007fd6:	61a5      	str	r5, [r4, #24]
 8007fd8:	2208      	movs	r2, #8
 8007fda:	4629      	mov	r1, r5
 8007fdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007fe0:	f7fe fc3e 	bl	8006860 <memset>
 8007fe4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007fe8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007fec:	4620      	mov	r0, r4
 8007fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ff0:	3468      	adds	r4, #104	; 0x68
 8007ff2:	e7d9      	b.n	8007fa8 <__sfp+0x1c>
 8007ff4:	2104      	movs	r1, #4
 8007ff6:	4638      	mov	r0, r7
 8007ff8:	f7ff ff62 	bl	8007ec0 <__sfmoreglue>
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	6030      	str	r0, [r6, #0]
 8008000:	2800      	cmp	r0, #0
 8008002:	d1d5      	bne.n	8007fb0 <__sfp+0x24>
 8008004:	f7ff ff78 	bl	8007ef8 <__sfp_lock_release>
 8008008:	230c      	movs	r3, #12
 800800a:	603b      	str	r3, [r7, #0]
 800800c:	e7ee      	b.n	8007fec <__sfp+0x60>
 800800e:	bf00      	nop
 8008010:	08009344 	.word	0x08009344
 8008014:	ffff0001 	.word	0xffff0001

08008018 <_fwalk_reent>:
 8008018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800801c:	4606      	mov	r6, r0
 800801e:	4688      	mov	r8, r1
 8008020:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008024:	2700      	movs	r7, #0
 8008026:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800802a:	f1b9 0901 	subs.w	r9, r9, #1
 800802e:	d505      	bpl.n	800803c <_fwalk_reent+0x24>
 8008030:	6824      	ldr	r4, [r4, #0]
 8008032:	2c00      	cmp	r4, #0
 8008034:	d1f7      	bne.n	8008026 <_fwalk_reent+0xe>
 8008036:	4638      	mov	r0, r7
 8008038:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800803c:	89ab      	ldrh	r3, [r5, #12]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d907      	bls.n	8008052 <_fwalk_reent+0x3a>
 8008042:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008046:	3301      	adds	r3, #1
 8008048:	d003      	beq.n	8008052 <_fwalk_reent+0x3a>
 800804a:	4629      	mov	r1, r5
 800804c:	4630      	mov	r0, r6
 800804e:	47c0      	blx	r8
 8008050:	4307      	orrs	r7, r0
 8008052:	3568      	adds	r5, #104	; 0x68
 8008054:	e7e9      	b.n	800802a <_fwalk_reent+0x12>
	...

08008058 <_localeconv_r>:
 8008058:	4800      	ldr	r0, [pc, #0]	; (800805c <_localeconv_r+0x4>)
 800805a:	4770      	bx	lr
 800805c:	20000160 	.word	0x20000160

08008060 <__retarget_lock_init_recursive>:
 8008060:	4770      	bx	lr

08008062 <__retarget_lock_acquire_recursive>:
 8008062:	4770      	bx	lr

08008064 <__retarget_lock_release_recursive>:
 8008064:	4770      	bx	lr
	...

08008068 <malloc>:
 8008068:	4b02      	ldr	r3, [pc, #8]	; (8008074 <malloc+0xc>)
 800806a:	4601      	mov	r1, r0
 800806c:	6818      	ldr	r0, [r3, #0]
 800806e:	f000 bc17 	b.w	80088a0 <_malloc_r>
 8008072:	bf00      	nop
 8008074:	2000000c 	.word	0x2000000c

08008078 <memcpy>:
 8008078:	440a      	add	r2, r1
 800807a:	4291      	cmp	r1, r2
 800807c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008080:	d100      	bne.n	8008084 <memcpy+0xc>
 8008082:	4770      	bx	lr
 8008084:	b510      	push	{r4, lr}
 8008086:	f811 4b01 	ldrb.w	r4, [r1], #1
 800808a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800808e:	4291      	cmp	r1, r2
 8008090:	d1f9      	bne.n	8008086 <memcpy+0xe>
 8008092:	bd10      	pop	{r4, pc}

08008094 <_Balloc>:
 8008094:	b570      	push	{r4, r5, r6, lr}
 8008096:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008098:	4604      	mov	r4, r0
 800809a:	460d      	mov	r5, r1
 800809c:	b976      	cbnz	r6, 80080bc <_Balloc+0x28>
 800809e:	2010      	movs	r0, #16
 80080a0:	f7ff ffe2 	bl	8008068 <malloc>
 80080a4:	4602      	mov	r2, r0
 80080a6:	6260      	str	r0, [r4, #36]	; 0x24
 80080a8:	b920      	cbnz	r0, 80080b4 <_Balloc+0x20>
 80080aa:	4b18      	ldr	r3, [pc, #96]	; (800810c <_Balloc+0x78>)
 80080ac:	4818      	ldr	r0, [pc, #96]	; (8008110 <_Balloc+0x7c>)
 80080ae:	2166      	movs	r1, #102	; 0x66
 80080b0:	f000 feea 	bl	8008e88 <__assert_func>
 80080b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080b8:	6006      	str	r6, [r0, #0]
 80080ba:	60c6      	str	r6, [r0, #12]
 80080bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80080be:	68f3      	ldr	r3, [r6, #12]
 80080c0:	b183      	cbz	r3, 80080e4 <_Balloc+0x50>
 80080c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080ca:	b9b8      	cbnz	r0, 80080fc <_Balloc+0x68>
 80080cc:	2101      	movs	r1, #1
 80080ce:	fa01 f605 	lsl.w	r6, r1, r5
 80080d2:	1d72      	adds	r2, r6, #5
 80080d4:	0092      	lsls	r2, r2, #2
 80080d6:	4620      	mov	r0, r4
 80080d8:	f000 fb60 	bl	800879c <_calloc_r>
 80080dc:	b160      	cbz	r0, 80080f8 <_Balloc+0x64>
 80080de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80080e2:	e00e      	b.n	8008102 <_Balloc+0x6e>
 80080e4:	2221      	movs	r2, #33	; 0x21
 80080e6:	2104      	movs	r1, #4
 80080e8:	4620      	mov	r0, r4
 80080ea:	f000 fb57 	bl	800879c <_calloc_r>
 80080ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080f0:	60f0      	str	r0, [r6, #12]
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d1e4      	bne.n	80080c2 <_Balloc+0x2e>
 80080f8:	2000      	movs	r0, #0
 80080fa:	bd70      	pop	{r4, r5, r6, pc}
 80080fc:	6802      	ldr	r2, [r0, #0]
 80080fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008102:	2300      	movs	r3, #0
 8008104:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008108:	e7f7      	b.n	80080fa <_Balloc+0x66>
 800810a:	bf00      	nop
 800810c:	08009389 	.word	0x08009389
 8008110:	0800946c 	.word	0x0800946c

08008114 <_Bfree>:
 8008114:	b570      	push	{r4, r5, r6, lr}
 8008116:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008118:	4605      	mov	r5, r0
 800811a:	460c      	mov	r4, r1
 800811c:	b976      	cbnz	r6, 800813c <_Bfree+0x28>
 800811e:	2010      	movs	r0, #16
 8008120:	f7ff ffa2 	bl	8008068 <malloc>
 8008124:	4602      	mov	r2, r0
 8008126:	6268      	str	r0, [r5, #36]	; 0x24
 8008128:	b920      	cbnz	r0, 8008134 <_Bfree+0x20>
 800812a:	4b09      	ldr	r3, [pc, #36]	; (8008150 <_Bfree+0x3c>)
 800812c:	4809      	ldr	r0, [pc, #36]	; (8008154 <_Bfree+0x40>)
 800812e:	218a      	movs	r1, #138	; 0x8a
 8008130:	f000 feaa 	bl	8008e88 <__assert_func>
 8008134:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008138:	6006      	str	r6, [r0, #0]
 800813a:	60c6      	str	r6, [r0, #12]
 800813c:	b13c      	cbz	r4, 800814e <_Bfree+0x3a>
 800813e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008140:	6862      	ldr	r2, [r4, #4]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008148:	6021      	str	r1, [r4, #0]
 800814a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800814e:	bd70      	pop	{r4, r5, r6, pc}
 8008150:	08009389 	.word	0x08009389
 8008154:	0800946c 	.word	0x0800946c

08008158 <__multadd>:
 8008158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800815c:	690d      	ldr	r5, [r1, #16]
 800815e:	4607      	mov	r7, r0
 8008160:	460c      	mov	r4, r1
 8008162:	461e      	mov	r6, r3
 8008164:	f101 0c14 	add.w	ip, r1, #20
 8008168:	2000      	movs	r0, #0
 800816a:	f8dc 3000 	ldr.w	r3, [ip]
 800816e:	b299      	uxth	r1, r3
 8008170:	fb02 6101 	mla	r1, r2, r1, r6
 8008174:	0c1e      	lsrs	r6, r3, #16
 8008176:	0c0b      	lsrs	r3, r1, #16
 8008178:	fb02 3306 	mla	r3, r2, r6, r3
 800817c:	b289      	uxth	r1, r1
 800817e:	3001      	adds	r0, #1
 8008180:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008184:	4285      	cmp	r5, r0
 8008186:	f84c 1b04 	str.w	r1, [ip], #4
 800818a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800818e:	dcec      	bgt.n	800816a <__multadd+0x12>
 8008190:	b30e      	cbz	r6, 80081d6 <__multadd+0x7e>
 8008192:	68a3      	ldr	r3, [r4, #8]
 8008194:	42ab      	cmp	r3, r5
 8008196:	dc19      	bgt.n	80081cc <__multadd+0x74>
 8008198:	6861      	ldr	r1, [r4, #4]
 800819a:	4638      	mov	r0, r7
 800819c:	3101      	adds	r1, #1
 800819e:	f7ff ff79 	bl	8008094 <_Balloc>
 80081a2:	4680      	mov	r8, r0
 80081a4:	b928      	cbnz	r0, 80081b2 <__multadd+0x5a>
 80081a6:	4602      	mov	r2, r0
 80081a8:	4b0c      	ldr	r3, [pc, #48]	; (80081dc <__multadd+0x84>)
 80081aa:	480d      	ldr	r0, [pc, #52]	; (80081e0 <__multadd+0x88>)
 80081ac:	21b5      	movs	r1, #181	; 0xb5
 80081ae:	f000 fe6b 	bl	8008e88 <__assert_func>
 80081b2:	6922      	ldr	r2, [r4, #16]
 80081b4:	3202      	adds	r2, #2
 80081b6:	f104 010c 	add.w	r1, r4, #12
 80081ba:	0092      	lsls	r2, r2, #2
 80081bc:	300c      	adds	r0, #12
 80081be:	f7ff ff5b 	bl	8008078 <memcpy>
 80081c2:	4621      	mov	r1, r4
 80081c4:	4638      	mov	r0, r7
 80081c6:	f7ff ffa5 	bl	8008114 <_Bfree>
 80081ca:	4644      	mov	r4, r8
 80081cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80081d0:	3501      	adds	r5, #1
 80081d2:	615e      	str	r6, [r3, #20]
 80081d4:	6125      	str	r5, [r4, #16]
 80081d6:	4620      	mov	r0, r4
 80081d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081dc:	080093fb 	.word	0x080093fb
 80081e0:	0800946c 	.word	0x0800946c

080081e4 <__hi0bits>:
 80081e4:	0c03      	lsrs	r3, r0, #16
 80081e6:	041b      	lsls	r3, r3, #16
 80081e8:	b9d3      	cbnz	r3, 8008220 <__hi0bits+0x3c>
 80081ea:	0400      	lsls	r0, r0, #16
 80081ec:	2310      	movs	r3, #16
 80081ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80081f2:	bf04      	itt	eq
 80081f4:	0200      	lsleq	r0, r0, #8
 80081f6:	3308      	addeq	r3, #8
 80081f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80081fc:	bf04      	itt	eq
 80081fe:	0100      	lsleq	r0, r0, #4
 8008200:	3304      	addeq	r3, #4
 8008202:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008206:	bf04      	itt	eq
 8008208:	0080      	lsleq	r0, r0, #2
 800820a:	3302      	addeq	r3, #2
 800820c:	2800      	cmp	r0, #0
 800820e:	db05      	blt.n	800821c <__hi0bits+0x38>
 8008210:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008214:	f103 0301 	add.w	r3, r3, #1
 8008218:	bf08      	it	eq
 800821a:	2320      	moveq	r3, #32
 800821c:	4618      	mov	r0, r3
 800821e:	4770      	bx	lr
 8008220:	2300      	movs	r3, #0
 8008222:	e7e4      	b.n	80081ee <__hi0bits+0xa>

08008224 <__lo0bits>:
 8008224:	6803      	ldr	r3, [r0, #0]
 8008226:	f013 0207 	ands.w	r2, r3, #7
 800822a:	4601      	mov	r1, r0
 800822c:	d00b      	beq.n	8008246 <__lo0bits+0x22>
 800822e:	07da      	lsls	r2, r3, #31
 8008230:	d423      	bmi.n	800827a <__lo0bits+0x56>
 8008232:	0798      	lsls	r0, r3, #30
 8008234:	bf49      	itett	mi
 8008236:	085b      	lsrmi	r3, r3, #1
 8008238:	089b      	lsrpl	r3, r3, #2
 800823a:	2001      	movmi	r0, #1
 800823c:	600b      	strmi	r3, [r1, #0]
 800823e:	bf5c      	itt	pl
 8008240:	600b      	strpl	r3, [r1, #0]
 8008242:	2002      	movpl	r0, #2
 8008244:	4770      	bx	lr
 8008246:	b298      	uxth	r0, r3
 8008248:	b9a8      	cbnz	r0, 8008276 <__lo0bits+0x52>
 800824a:	0c1b      	lsrs	r3, r3, #16
 800824c:	2010      	movs	r0, #16
 800824e:	b2da      	uxtb	r2, r3
 8008250:	b90a      	cbnz	r2, 8008256 <__lo0bits+0x32>
 8008252:	3008      	adds	r0, #8
 8008254:	0a1b      	lsrs	r3, r3, #8
 8008256:	071a      	lsls	r2, r3, #28
 8008258:	bf04      	itt	eq
 800825a:	091b      	lsreq	r3, r3, #4
 800825c:	3004      	addeq	r0, #4
 800825e:	079a      	lsls	r2, r3, #30
 8008260:	bf04      	itt	eq
 8008262:	089b      	lsreq	r3, r3, #2
 8008264:	3002      	addeq	r0, #2
 8008266:	07da      	lsls	r2, r3, #31
 8008268:	d403      	bmi.n	8008272 <__lo0bits+0x4e>
 800826a:	085b      	lsrs	r3, r3, #1
 800826c:	f100 0001 	add.w	r0, r0, #1
 8008270:	d005      	beq.n	800827e <__lo0bits+0x5a>
 8008272:	600b      	str	r3, [r1, #0]
 8008274:	4770      	bx	lr
 8008276:	4610      	mov	r0, r2
 8008278:	e7e9      	b.n	800824e <__lo0bits+0x2a>
 800827a:	2000      	movs	r0, #0
 800827c:	4770      	bx	lr
 800827e:	2020      	movs	r0, #32
 8008280:	4770      	bx	lr
	...

08008284 <__i2b>:
 8008284:	b510      	push	{r4, lr}
 8008286:	460c      	mov	r4, r1
 8008288:	2101      	movs	r1, #1
 800828a:	f7ff ff03 	bl	8008094 <_Balloc>
 800828e:	4602      	mov	r2, r0
 8008290:	b928      	cbnz	r0, 800829e <__i2b+0x1a>
 8008292:	4b05      	ldr	r3, [pc, #20]	; (80082a8 <__i2b+0x24>)
 8008294:	4805      	ldr	r0, [pc, #20]	; (80082ac <__i2b+0x28>)
 8008296:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800829a:	f000 fdf5 	bl	8008e88 <__assert_func>
 800829e:	2301      	movs	r3, #1
 80082a0:	6144      	str	r4, [r0, #20]
 80082a2:	6103      	str	r3, [r0, #16]
 80082a4:	bd10      	pop	{r4, pc}
 80082a6:	bf00      	nop
 80082a8:	080093fb 	.word	0x080093fb
 80082ac:	0800946c 	.word	0x0800946c

080082b0 <__multiply>:
 80082b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b4:	4691      	mov	r9, r2
 80082b6:	690a      	ldr	r2, [r1, #16]
 80082b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80082bc:	429a      	cmp	r2, r3
 80082be:	bfb8      	it	lt
 80082c0:	460b      	movlt	r3, r1
 80082c2:	460c      	mov	r4, r1
 80082c4:	bfbc      	itt	lt
 80082c6:	464c      	movlt	r4, r9
 80082c8:	4699      	movlt	r9, r3
 80082ca:	6927      	ldr	r7, [r4, #16]
 80082cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80082d0:	68a3      	ldr	r3, [r4, #8]
 80082d2:	6861      	ldr	r1, [r4, #4]
 80082d4:	eb07 060a 	add.w	r6, r7, sl
 80082d8:	42b3      	cmp	r3, r6
 80082da:	b085      	sub	sp, #20
 80082dc:	bfb8      	it	lt
 80082de:	3101      	addlt	r1, #1
 80082e0:	f7ff fed8 	bl	8008094 <_Balloc>
 80082e4:	b930      	cbnz	r0, 80082f4 <__multiply+0x44>
 80082e6:	4602      	mov	r2, r0
 80082e8:	4b44      	ldr	r3, [pc, #272]	; (80083fc <__multiply+0x14c>)
 80082ea:	4845      	ldr	r0, [pc, #276]	; (8008400 <__multiply+0x150>)
 80082ec:	f240 115d 	movw	r1, #349	; 0x15d
 80082f0:	f000 fdca 	bl	8008e88 <__assert_func>
 80082f4:	f100 0514 	add.w	r5, r0, #20
 80082f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80082fc:	462b      	mov	r3, r5
 80082fe:	2200      	movs	r2, #0
 8008300:	4543      	cmp	r3, r8
 8008302:	d321      	bcc.n	8008348 <__multiply+0x98>
 8008304:	f104 0314 	add.w	r3, r4, #20
 8008308:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800830c:	f109 0314 	add.w	r3, r9, #20
 8008310:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008314:	9202      	str	r2, [sp, #8]
 8008316:	1b3a      	subs	r2, r7, r4
 8008318:	3a15      	subs	r2, #21
 800831a:	f022 0203 	bic.w	r2, r2, #3
 800831e:	3204      	adds	r2, #4
 8008320:	f104 0115 	add.w	r1, r4, #21
 8008324:	428f      	cmp	r7, r1
 8008326:	bf38      	it	cc
 8008328:	2204      	movcc	r2, #4
 800832a:	9201      	str	r2, [sp, #4]
 800832c:	9a02      	ldr	r2, [sp, #8]
 800832e:	9303      	str	r3, [sp, #12]
 8008330:	429a      	cmp	r2, r3
 8008332:	d80c      	bhi.n	800834e <__multiply+0x9e>
 8008334:	2e00      	cmp	r6, #0
 8008336:	dd03      	ble.n	8008340 <__multiply+0x90>
 8008338:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800833c:	2b00      	cmp	r3, #0
 800833e:	d05a      	beq.n	80083f6 <__multiply+0x146>
 8008340:	6106      	str	r6, [r0, #16]
 8008342:	b005      	add	sp, #20
 8008344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008348:	f843 2b04 	str.w	r2, [r3], #4
 800834c:	e7d8      	b.n	8008300 <__multiply+0x50>
 800834e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008352:	f1ba 0f00 	cmp.w	sl, #0
 8008356:	d024      	beq.n	80083a2 <__multiply+0xf2>
 8008358:	f104 0e14 	add.w	lr, r4, #20
 800835c:	46a9      	mov	r9, r5
 800835e:	f04f 0c00 	mov.w	ip, #0
 8008362:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008366:	f8d9 1000 	ldr.w	r1, [r9]
 800836a:	fa1f fb82 	uxth.w	fp, r2
 800836e:	b289      	uxth	r1, r1
 8008370:	fb0a 110b 	mla	r1, sl, fp, r1
 8008374:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008378:	f8d9 2000 	ldr.w	r2, [r9]
 800837c:	4461      	add	r1, ip
 800837e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008382:	fb0a c20b 	mla	r2, sl, fp, ip
 8008386:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800838a:	b289      	uxth	r1, r1
 800838c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008390:	4577      	cmp	r7, lr
 8008392:	f849 1b04 	str.w	r1, [r9], #4
 8008396:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800839a:	d8e2      	bhi.n	8008362 <__multiply+0xb2>
 800839c:	9a01      	ldr	r2, [sp, #4]
 800839e:	f845 c002 	str.w	ip, [r5, r2]
 80083a2:	9a03      	ldr	r2, [sp, #12]
 80083a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083a8:	3304      	adds	r3, #4
 80083aa:	f1b9 0f00 	cmp.w	r9, #0
 80083ae:	d020      	beq.n	80083f2 <__multiply+0x142>
 80083b0:	6829      	ldr	r1, [r5, #0]
 80083b2:	f104 0c14 	add.w	ip, r4, #20
 80083b6:	46ae      	mov	lr, r5
 80083b8:	f04f 0a00 	mov.w	sl, #0
 80083bc:	f8bc b000 	ldrh.w	fp, [ip]
 80083c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80083c4:	fb09 220b 	mla	r2, r9, fp, r2
 80083c8:	4492      	add	sl, r2
 80083ca:	b289      	uxth	r1, r1
 80083cc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80083d0:	f84e 1b04 	str.w	r1, [lr], #4
 80083d4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80083d8:	f8be 1000 	ldrh.w	r1, [lr]
 80083dc:	0c12      	lsrs	r2, r2, #16
 80083de:	fb09 1102 	mla	r1, r9, r2, r1
 80083e2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80083e6:	4567      	cmp	r7, ip
 80083e8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80083ec:	d8e6      	bhi.n	80083bc <__multiply+0x10c>
 80083ee:	9a01      	ldr	r2, [sp, #4]
 80083f0:	50a9      	str	r1, [r5, r2]
 80083f2:	3504      	adds	r5, #4
 80083f4:	e79a      	b.n	800832c <__multiply+0x7c>
 80083f6:	3e01      	subs	r6, #1
 80083f8:	e79c      	b.n	8008334 <__multiply+0x84>
 80083fa:	bf00      	nop
 80083fc:	080093fb 	.word	0x080093fb
 8008400:	0800946c 	.word	0x0800946c

08008404 <__pow5mult>:
 8008404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008408:	4615      	mov	r5, r2
 800840a:	f012 0203 	ands.w	r2, r2, #3
 800840e:	4606      	mov	r6, r0
 8008410:	460f      	mov	r7, r1
 8008412:	d007      	beq.n	8008424 <__pow5mult+0x20>
 8008414:	4c25      	ldr	r4, [pc, #148]	; (80084ac <__pow5mult+0xa8>)
 8008416:	3a01      	subs	r2, #1
 8008418:	2300      	movs	r3, #0
 800841a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800841e:	f7ff fe9b 	bl	8008158 <__multadd>
 8008422:	4607      	mov	r7, r0
 8008424:	10ad      	asrs	r5, r5, #2
 8008426:	d03d      	beq.n	80084a4 <__pow5mult+0xa0>
 8008428:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800842a:	b97c      	cbnz	r4, 800844c <__pow5mult+0x48>
 800842c:	2010      	movs	r0, #16
 800842e:	f7ff fe1b 	bl	8008068 <malloc>
 8008432:	4602      	mov	r2, r0
 8008434:	6270      	str	r0, [r6, #36]	; 0x24
 8008436:	b928      	cbnz	r0, 8008444 <__pow5mult+0x40>
 8008438:	4b1d      	ldr	r3, [pc, #116]	; (80084b0 <__pow5mult+0xac>)
 800843a:	481e      	ldr	r0, [pc, #120]	; (80084b4 <__pow5mult+0xb0>)
 800843c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008440:	f000 fd22 	bl	8008e88 <__assert_func>
 8008444:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008448:	6004      	str	r4, [r0, #0]
 800844a:	60c4      	str	r4, [r0, #12]
 800844c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008450:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008454:	b94c      	cbnz	r4, 800846a <__pow5mult+0x66>
 8008456:	f240 2171 	movw	r1, #625	; 0x271
 800845a:	4630      	mov	r0, r6
 800845c:	f7ff ff12 	bl	8008284 <__i2b>
 8008460:	2300      	movs	r3, #0
 8008462:	f8c8 0008 	str.w	r0, [r8, #8]
 8008466:	4604      	mov	r4, r0
 8008468:	6003      	str	r3, [r0, #0]
 800846a:	f04f 0900 	mov.w	r9, #0
 800846e:	07eb      	lsls	r3, r5, #31
 8008470:	d50a      	bpl.n	8008488 <__pow5mult+0x84>
 8008472:	4639      	mov	r1, r7
 8008474:	4622      	mov	r2, r4
 8008476:	4630      	mov	r0, r6
 8008478:	f7ff ff1a 	bl	80082b0 <__multiply>
 800847c:	4639      	mov	r1, r7
 800847e:	4680      	mov	r8, r0
 8008480:	4630      	mov	r0, r6
 8008482:	f7ff fe47 	bl	8008114 <_Bfree>
 8008486:	4647      	mov	r7, r8
 8008488:	106d      	asrs	r5, r5, #1
 800848a:	d00b      	beq.n	80084a4 <__pow5mult+0xa0>
 800848c:	6820      	ldr	r0, [r4, #0]
 800848e:	b938      	cbnz	r0, 80084a0 <__pow5mult+0x9c>
 8008490:	4622      	mov	r2, r4
 8008492:	4621      	mov	r1, r4
 8008494:	4630      	mov	r0, r6
 8008496:	f7ff ff0b 	bl	80082b0 <__multiply>
 800849a:	6020      	str	r0, [r4, #0]
 800849c:	f8c0 9000 	str.w	r9, [r0]
 80084a0:	4604      	mov	r4, r0
 80084a2:	e7e4      	b.n	800846e <__pow5mult+0x6a>
 80084a4:	4638      	mov	r0, r7
 80084a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084aa:	bf00      	nop
 80084ac:	080095b8 	.word	0x080095b8
 80084b0:	08009389 	.word	0x08009389
 80084b4:	0800946c 	.word	0x0800946c

080084b8 <__lshift>:
 80084b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084bc:	460c      	mov	r4, r1
 80084be:	6849      	ldr	r1, [r1, #4]
 80084c0:	6923      	ldr	r3, [r4, #16]
 80084c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084c6:	68a3      	ldr	r3, [r4, #8]
 80084c8:	4607      	mov	r7, r0
 80084ca:	4691      	mov	r9, r2
 80084cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084d0:	f108 0601 	add.w	r6, r8, #1
 80084d4:	42b3      	cmp	r3, r6
 80084d6:	db0b      	blt.n	80084f0 <__lshift+0x38>
 80084d8:	4638      	mov	r0, r7
 80084da:	f7ff fddb 	bl	8008094 <_Balloc>
 80084de:	4605      	mov	r5, r0
 80084e0:	b948      	cbnz	r0, 80084f6 <__lshift+0x3e>
 80084e2:	4602      	mov	r2, r0
 80084e4:	4b2a      	ldr	r3, [pc, #168]	; (8008590 <__lshift+0xd8>)
 80084e6:	482b      	ldr	r0, [pc, #172]	; (8008594 <__lshift+0xdc>)
 80084e8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80084ec:	f000 fccc 	bl	8008e88 <__assert_func>
 80084f0:	3101      	adds	r1, #1
 80084f2:	005b      	lsls	r3, r3, #1
 80084f4:	e7ee      	b.n	80084d4 <__lshift+0x1c>
 80084f6:	2300      	movs	r3, #0
 80084f8:	f100 0114 	add.w	r1, r0, #20
 80084fc:	f100 0210 	add.w	r2, r0, #16
 8008500:	4618      	mov	r0, r3
 8008502:	4553      	cmp	r3, sl
 8008504:	db37      	blt.n	8008576 <__lshift+0xbe>
 8008506:	6920      	ldr	r0, [r4, #16]
 8008508:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800850c:	f104 0314 	add.w	r3, r4, #20
 8008510:	f019 091f 	ands.w	r9, r9, #31
 8008514:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008518:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800851c:	d02f      	beq.n	800857e <__lshift+0xc6>
 800851e:	f1c9 0e20 	rsb	lr, r9, #32
 8008522:	468a      	mov	sl, r1
 8008524:	f04f 0c00 	mov.w	ip, #0
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	fa02 f209 	lsl.w	r2, r2, r9
 800852e:	ea42 020c 	orr.w	r2, r2, ip
 8008532:	f84a 2b04 	str.w	r2, [sl], #4
 8008536:	f853 2b04 	ldr.w	r2, [r3], #4
 800853a:	4298      	cmp	r0, r3
 800853c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008540:	d8f2      	bhi.n	8008528 <__lshift+0x70>
 8008542:	1b03      	subs	r3, r0, r4
 8008544:	3b15      	subs	r3, #21
 8008546:	f023 0303 	bic.w	r3, r3, #3
 800854a:	3304      	adds	r3, #4
 800854c:	f104 0215 	add.w	r2, r4, #21
 8008550:	4290      	cmp	r0, r2
 8008552:	bf38      	it	cc
 8008554:	2304      	movcc	r3, #4
 8008556:	f841 c003 	str.w	ip, [r1, r3]
 800855a:	f1bc 0f00 	cmp.w	ip, #0
 800855e:	d001      	beq.n	8008564 <__lshift+0xac>
 8008560:	f108 0602 	add.w	r6, r8, #2
 8008564:	3e01      	subs	r6, #1
 8008566:	4638      	mov	r0, r7
 8008568:	612e      	str	r6, [r5, #16]
 800856a:	4621      	mov	r1, r4
 800856c:	f7ff fdd2 	bl	8008114 <_Bfree>
 8008570:	4628      	mov	r0, r5
 8008572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008576:	f842 0f04 	str.w	r0, [r2, #4]!
 800857a:	3301      	adds	r3, #1
 800857c:	e7c1      	b.n	8008502 <__lshift+0x4a>
 800857e:	3904      	subs	r1, #4
 8008580:	f853 2b04 	ldr.w	r2, [r3], #4
 8008584:	f841 2f04 	str.w	r2, [r1, #4]!
 8008588:	4298      	cmp	r0, r3
 800858a:	d8f9      	bhi.n	8008580 <__lshift+0xc8>
 800858c:	e7ea      	b.n	8008564 <__lshift+0xac>
 800858e:	bf00      	nop
 8008590:	080093fb 	.word	0x080093fb
 8008594:	0800946c 	.word	0x0800946c

08008598 <__mcmp>:
 8008598:	b530      	push	{r4, r5, lr}
 800859a:	6902      	ldr	r2, [r0, #16]
 800859c:	690c      	ldr	r4, [r1, #16]
 800859e:	1b12      	subs	r2, r2, r4
 80085a0:	d10e      	bne.n	80085c0 <__mcmp+0x28>
 80085a2:	f100 0314 	add.w	r3, r0, #20
 80085a6:	3114      	adds	r1, #20
 80085a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80085ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80085b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80085b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80085b8:	42a5      	cmp	r5, r4
 80085ba:	d003      	beq.n	80085c4 <__mcmp+0x2c>
 80085bc:	d305      	bcc.n	80085ca <__mcmp+0x32>
 80085be:	2201      	movs	r2, #1
 80085c0:	4610      	mov	r0, r2
 80085c2:	bd30      	pop	{r4, r5, pc}
 80085c4:	4283      	cmp	r3, r0
 80085c6:	d3f3      	bcc.n	80085b0 <__mcmp+0x18>
 80085c8:	e7fa      	b.n	80085c0 <__mcmp+0x28>
 80085ca:	f04f 32ff 	mov.w	r2, #4294967295
 80085ce:	e7f7      	b.n	80085c0 <__mcmp+0x28>

080085d0 <__mdiff>:
 80085d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d4:	460c      	mov	r4, r1
 80085d6:	4606      	mov	r6, r0
 80085d8:	4611      	mov	r1, r2
 80085da:	4620      	mov	r0, r4
 80085dc:	4690      	mov	r8, r2
 80085de:	f7ff ffdb 	bl	8008598 <__mcmp>
 80085e2:	1e05      	subs	r5, r0, #0
 80085e4:	d110      	bne.n	8008608 <__mdiff+0x38>
 80085e6:	4629      	mov	r1, r5
 80085e8:	4630      	mov	r0, r6
 80085ea:	f7ff fd53 	bl	8008094 <_Balloc>
 80085ee:	b930      	cbnz	r0, 80085fe <__mdiff+0x2e>
 80085f0:	4b3a      	ldr	r3, [pc, #232]	; (80086dc <__mdiff+0x10c>)
 80085f2:	4602      	mov	r2, r0
 80085f4:	f240 2132 	movw	r1, #562	; 0x232
 80085f8:	4839      	ldr	r0, [pc, #228]	; (80086e0 <__mdiff+0x110>)
 80085fa:	f000 fc45 	bl	8008e88 <__assert_func>
 80085fe:	2301      	movs	r3, #1
 8008600:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008604:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008608:	bfa4      	itt	ge
 800860a:	4643      	movge	r3, r8
 800860c:	46a0      	movge	r8, r4
 800860e:	4630      	mov	r0, r6
 8008610:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008614:	bfa6      	itte	ge
 8008616:	461c      	movge	r4, r3
 8008618:	2500      	movge	r5, #0
 800861a:	2501      	movlt	r5, #1
 800861c:	f7ff fd3a 	bl	8008094 <_Balloc>
 8008620:	b920      	cbnz	r0, 800862c <__mdiff+0x5c>
 8008622:	4b2e      	ldr	r3, [pc, #184]	; (80086dc <__mdiff+0x10c>)
 8008624:	4602      	mov	r2, r0
 8008626:	f44f 7110 	mov.w	r1, #576	; 0x240
 800862a:	e7e5      	b.n	80085f8 <__mdiff+0x28>
 800862c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008630:	6926      	ldr	r6, [r4, #16]
 8008632:	60c5      	str	r5, [r0, #12]
 8008634:	f104 0914 	add.w	r9, r4, #20
 8008638:	f108 0514 	add.w	r5, r8, #20
 800863c:	f100 0e14 	add.w	lr, r0, #20
 8008640:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008644:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008648:	f108 0210 	add.w	r2, r8, #16
 800864c:	46f2      	mov	sl, lr
 800864e:	2100      	movs	r1, #0
 8008650:	f859 3b04 	ldr.w	r3, [r9], #4
 8008654:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008658:	fa1f f883 	uxth.w	r8, r3
 800865c:	fa11 f18b 	uxtah	r1, r1, fp
 8008660:	0c1b      	lsrs	r3, r3, #16
 8008662:	eba1 0808 	sub.w	r8, r1, r8
 8008666:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800866a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800866e:	fa1f f888 	uxth.w	r8, r8
 8008672:	1419      	asrs	r1, r3, #16
 8008674:	454e      	cmp	r6, r9
 8008676:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800867a:	f84a 3b04 	str.w	r3, [sl], #4
 800867e:	d8e7      	bhi.n	8008650 <__mdiff+0x80>
 8008680:	1b33      	subs	r3, r6, r4
 8008682:	3b15      	subs	r3, #21
 8008684:	f023 0303 	bic.w	r3, r3, #3
 8008688:	3304      	adds	r3, #4
 800868a:	3415      	adds	r4, #21
 800868c:	42a6      	cmp	r6, r4
 800868e:	bf38      	it	cc
 8008690:	2304      	movcc	r3, #4
 8008692:	441d      	add	r5, r3
 8008694:	4473      	add	r3, lr
 8008696:	469e      	mov	lr, r3
 8008698:	462e      	mov	r6, r5
 800869a:	4566      	cmp	r6, ip
 800869c:	d30e      	bcc.n	80086bc <__mdiff+0xec>
 800869e:	f10c 0203 	add.w	r2, ip, #3
 80086a2:	1b52      	subs	r2, r2, r5
 80086a4:	f022 0203 	bic.w	r2, r2, #3
 80086a8:	3d03      	subs	r5, #3
 80086aa:	45ac      	cmp	ip, r5
 80086ac:	bf38      	it	cc
 80086ae:	2200      	movcc	r2, #0
 80086b0:	441a      	add	r2, r3
 80086b2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80086b6:	b17b      	cbz	r3, 80086d8 <__mdiff+0x108>
 80086b8:	6107      	str	r7, [r0, #16]
 80086ba:	e7a3      	b.n	8008604 <__mdiff+0x34>
 80086bc:	f856 8b04 	ldr.w	r8, [r6], #4
 80086c0:	fa11 f288 	uxtah	r2, r1, r8
 80086c4:	1414      	asrs	r4, r2, #16
 80086c6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80086ca:	b292      	uxth	r2, r2
 80086cc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80086d0:	f84e 2b04 	str.w	r2, [lr], #4
 80086d4:	1421      	asrs	r1, r4, #16
 80086d6:	e7e0      	b.n	800869a <__mdiff+0xca>
 80086d8:	3f01      	subs	r7, #1
 80086da:	e7ea      	b.n	80086b2 <__mdiff+0xe2>
 80086dc:	080093fb 	.word	0x080093fb
 80086e0:	0800946c 	.word	0x0800946c

080086e4 <__d2b>:
 80086e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086e8:	4689      	mov	r9, r1
 80086ea:	2101      	movs	r1, #1
 80086ec:	ec57 6b10 	vmov	r6, r7, d0
 80086f0:	4690      	mov	r8, r2
 80086f2:	f7ff fccf 	bl	8008094 <_Balloc>
 80086f6:	4604      	mov	r4, r0
 80086f8:	b930      	cbnz	r0, 8008708 <__d2b+0x24>
 80086fa:	4602      	mov	r2, r0
 80086fc:	4b25      	ldr	r3, [pc, #148]	; (8008794 <__d2b+0xb0>)
 80086fe:	4826      	ldr	r0, [pc, #152]	; (8008798 <__d2b+0xb4>)
 8008700:	f240 310a 	movw	r1, #778	; 0x30a
 8008704:	f000 fbc0 	bl	8008e88 <__assert_func>
 8008708:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800870c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008710:	bb35      	cbnz	r5, 8008760 <__d2b+0x7c>
 8008712:	2e00      	cmp	r6, #0
 8008714:	9301      	str	r3, [sp, #4]
 8008716:	d028      	beq.n	800876a <__d2b+0x86>
 8008718:	4668      	mov	r0, sp
 800871a:	9600      	str	r6, [sp, #0]
 800871c:	f7ff fd82 	bl	8008224 <__lo0bits>
 8008720:	9900      	ldr	r1, [sp, #0]
 8008722:	b300      	cbz	r0, 8008766 <__d2b+0x82>
 8008724:	9a01      	ldr	r2, [sp, #4]
 8008726:	f1c0 0320 	rsb	r3, r0, #32
 800872a:	fa02 f303 	lsl.w	r3, r2, r3
 800872e:	430b      	orrs	r3, r1
 8008730:	40c2      	lsrs	r2, r0
 8008732:	6163      	str	r3, [r4, #20]
 8008734:	9201      	str	r2, [sp, #4]
 8008736:	9b01      	ldr	r3, [sp, #4]
 8008738:	61a3      	str	r3, [r4, #24]
 800873a:	2b00      	cmp	r3, #0
 800873c:	bf14      	ite	ne
 800873e:	2202      	movne	r2, #2
 8008740:	2201      	moveq	r2, #1
 8008742:	6122      	str	r2, [r4, #16]
 8008744:	b1d5      	cbz	r5, 800877c <__d2b+0x98>
 8008746:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800874a:	4405      	add	r5, r0
 800874c:	f8c9 5000 	str.w	r5, [r9]
 8008750:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008754:	f8c8 0000 	str.w	r0, [r8]
 8008758:	4620      	mov	r0, r4
 800875a:	b003      	add	sp, #12
 800875c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008760:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008764:	e7d5      	b.n	8008712 <__d2b+0x2e>
 8008766:	6161      	str	r1, [r4, #20]
 8008768:	e7e5      	b.n	8008736 <__d2b+0x52>
 800876a:	a801      	add	r0, sp, #4
 800876c:	f7ff fd5a 	bl	8008224 <__lo0bits>
 8008770:	9b01      	ldr	r3, [sp, #4]
 8008772:	6163      	str	r3, [r4, #20]
 8008774:	2201      	movs	r2, #1
 8008776:	6122      	str	r2, [r4, #16]
 8008778:	3020      	adds	r0, #32
 800877a:	e7e3      	b.n	8008744 <__d2b+0x60>
 800877c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008780:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008784:	f8c9 0000 	str.w	r0, [r9]
 8008788:	6918      	ldr	r0, [r3, #16]
 800878a:	f7ff fd2b 	bl	80081e4 <__hi0bits>
 800878e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008792:	e7df      	b.n	8008754 <__d2b+0x70>
 8008794:	080093fb 	.word	0x080093fb
 8008798:	0800946c 	.word	0x0800946c

0800879c <_calloc_r>:
 800879c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800879e:	fba1 2402 	umull	r2, r4, r1, r2
 80087a2:	b94c      	cbnz	r4, 80087b8 <_calloc_r+0x1c>
 80087a4:	4611      	mov	r1, r2
 80087a6:	9201      	str	r2, [sp, #4]
 80087a8:	f000 f87a 	bl	80088a0 <_malloc_r>
 80087ac:	9a01      	ldr	r2, [sp, #4]
 80087ae:	4605      	mov	r5, r0
 80087b0:	b930      	cbnz	r0, 80087c0 <_calloc_r+0x24>
 80087b2:	4628      	mov	r0, r5
 80087b4:	b003      	add	sp, #12
 80087b6:	bd30      	pop	{r4, r5, pc}
 80087b8:	220c      	movs	r2, #12
 80087ba:	6002      	str	r2, [r0, #0]
 80087bc:	2500      	movs	r5, #0
 80087be:	e7f8      	b.n	80087b2 <_calloc_r+0x16>
 80087c0:	4621      	mov	r1, r4
 80087c2:	f7fe f84d 	bl	8006860 <memset>
 80087c6:	e7f4      	b.n	80087b2 <_calloc_r+0x16>

080087c8 <_free_r>:
 80087c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087ca:	2900      	cmp	r1, #0
 80087cc:	d044      	beq.n	8008858 <_free_r+0x90>
 80087ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087d2:	9001      	str	r0, [sp, #4]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	f1a1 0404 	sub.w	r4, r1, #4
 80087da:	bfb8      	it	lt
 80087dc:	18e4      	addlt	r4, r4, r3
 80087de:	f000 fcdf 	bl	80091a0 <__malloc_lock>
 80087e2:	4a1e      	ldr	r2, [pc, #120]	; (800885c <_free_r+0x94>)
 80087e4:	9801      	ldr	r0, [sp, #4]
 80087e6:	6813      	ldr	r3, [r2, #0]
 80087e8:	b933      	cbnz	r3, 80087f8 <_free_r+0x30>
 80087ea:	6063      	str	r3, [r4, #4]
 80087ec:	6014      	str	r4, [r2, #0]
 80087ee:	b003      	add	sp, #12
 80087f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80087f4:	f000 bcda 	b.w	80091ac <__malloc_unlock>
 80087f8:	42a3      	cmp	r3, r4
 80087fa:	d908      	bls.n	800880e <_free_r+0x46>
 80087fc:	6825      	ldr	r5, [r4, #0]
 80087fe:	1961      	adds	r1, r4, r5
 8008800:	428b      	cmp	r3, r1
 8008802:	bf01      	itttt	eq
 8008804:	6819      	ldreq	r1, [r3, #0]
 8008806:	685b      	ldreq	r3, [r3, #4]
 8008808:	1949      	addeq	r1, r1, r5
 800880a:	6021      	streq	r1, [r4, #0]
 800880c:	e7ed      	b.n	80087ea <_free_r+0x22>
 800880e:	461a      	mov	r2, r3
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	b10b      	cbz	r3, 8008818 <_free_r+0x50>
 8008814:	42a3      	cmp	r3, r4
 8008816:	d9fa      	bls.n	800880e <_free_r+0x46>
 8008818:	6811      	ldr	r1, [r2, #0]
 800881a:	1855      	adds	r5, r2, r1
 800881c:	42a5      	cmp	r5, r4
 800881e:	d10b      	bne.n	8008838 <_free_r+0x70>
 8008820:	6824      	ldr	r4, [r4, #0]
 8008822:	4421      	add	r1, r4
 8008824:	1854      	adds	r4, r2, r1
 8008826:	42a3      	cmp	r3, r4
 8008828:	6011      	str	r1, [r2, #0]
 800882a:	d1e0      	bne.n	80087ee <_free_r+0x26>
 800882c:	681c      	ldr	r4, [r3, #0]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	6053      	str	r3, [r2, #4]
 8008832:	4421      	add	r1, r4
 8008834:	6011      	str	r1, [r2, #0]
 8008836:	e7da      	b.n	80087ee <_free_r+0x26>
 8008838:	d902      	bls.n	8008840 <_free_r+0x78>
 800883a:	230c      	movs	r3, #12
 800883c:	6003      	str	r3, [r0, #0]
 800883e:	e7d6      	b.n	80087ee <_free_r+0x26>
 8008840:	6825      	ldr	r5, [r4, #0]
 8008842:	1961      	adds	r1, r4, r5
 8008844:	428b      	cmp	r3, r1
 8008846:	bf04      	itt	eq
 8008848:	6819      	ldreq	r1, [r3, #0]
 800884a:	685b      	ldreq	r3, [r3, #4]
 800884c:	6063      	str	r3, [r4, #4]
 800884e:	bf04      	itt	eq
 8008850:	1949      	addeq	r1, r1, r5
 8008852:	6021      	streq	r1, [r4, #0]
 8008854:	6054      	str	r4, [r2, #4]
 8008856:	e7ca      	b.n	80087ee <_free_r+0x26>
 8008858:	b003      	add	sp, #12
 800885a:	bd30      	pop	{r4, r5, pc}
 800885c:	2000034c 	.word	0x2000034c

08008860 <sbrk_aligned>:
 8008860:	b570      	push	{r4, r5, r6, lr}
 8008862:	4e0e      	ldr	r6, [pc, #56]	; (800889c <sbrk_aligned+0x3c>)
 8008864:	460c      	mov	r4, r1
 8008866:	6831      	ldr	r1, [r6, #0]
 8008868:	4605      	mov	r5, r0
 800886a:	b911      	cbnz	r1, 8008872 <sbrk_aligned+0x12>
 800886c:	f000 f9e6 	bl	8008c3c <_sbrk_r>
 8008870:	6030      	str	r0, [r6, #0]
 8008872:	4621      	mov	r1, r4
 8008874:	4628      	mov	r0, r5
 8008876:	f000 f9e1 	bl	8008c3c <_sbrk_r>
 800887a:	1c43      	adds	r3, r0, #1
 800887c:	d00a      	beq.n	8008894 <sbrk_aligned+0x34>
 800887e:	1cc4      	adds	r4, r0, #3
 8008880:	f024 0403 	bic.w	r4, r4, #3
 8008884:	42a0      	cmp	r0, r4
 8008886:	d007      	beq.n	8008898 <sbrk_aligned+0x38>
 8008888:	1a21      	subs	r1, r4, r0
 800888a:	4628      	mov	r0, r5
 800888c:	f000 f9d6 	bl	8008c3c <_sbrk_r>
 8008890:	3001      	adds	r0, #1
 8008892:	d101      	bne.n	8008898 <sbrk_aligned+0x38>
 8008894:	f04f 34ff 	mov.w	r4, #4294967295
 8008898:	4620      	mov	r0, r4
 800889a:	bd70      	pop	{r4, r5, r6, pc}
 800889c:	20000350 	.word	0x20000350

080088a0 <_malloc_r>:
 80088a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a4:	1ccd      	adds	r5, r1, #3
 80088a6:	f025 0503 	bic.w	r5, r5, #3
 80088aa:	3508      	adds	r5, #8
 80088ac:	2d0c      	cmp	r5, #12
 80088ae:	bf38      	it	cc
 80088b0:	250c      	movcc	r5, #12
 80088b2:	2d00      	cmp	r5, #0
 80088b4:	4607      	mov	r7, r0
 80088b6:	db01      	blt.n	80088bc <_malloc_r+0x1c>
 80088b8:	42a9      	cmp	r1, r5
 80088ba:	d905      	bls.n	80088c8 <_malloc_r+0x28>
 80088bc:	230c      	movs	r3, #12
 80088be:	603b      	str	r3, [r7, #0]
 80088c0:	2600      	movs	r6, #0
 80088c2:	4630      	mov	r0, r6
 80088c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088c8:	4e2e      	ldr	r6, [pc, #184]	; (8008984 <_malloc_r+0xe4>)
 80088ca:	f000 fc69 	bl	80091a0 <__malloc_lock>
 80088ce:	6833      	ldr	r3, [r6, #0]
 80088d0:	461c      	mov	r4, r3
 80088d2:	bb34      	cbnz	r4, 8008922 <_malloc_r+0x82>
 80088d4:	4629      	mov	r1, r5
 80088d6:	4638      	mov	r0, r7
 80088d8:	f7ff ffc2 	bl	8008860 <sbrk_aligned>
 80088dc:	1c43      	adds	r3, r0, #1
 80088de:	4604      	mov	r4, r0
 80088e0:	d14d      	bne.n	800897e <_malloc_r+0xde>
 80088e2:	6834      	ldr	r4, [r6, #0]
 80088e4:	4626      	mov	r6, r4
 80088e6:	2e00      	cmp	r6, #0
 80088e8:	d140      	bne.n	800896c <_malloc_r+0xcc>
 80088ea:	6823      	ldr	r3, [r4, #0]
 80088ec:	4631      	mov	r1, r6
 80088ee:	4638      	mov	r0, r7
 80088f0:	eb04 0803 	add.w	r8, r4, r3
 80088f4:	f000 f9a2 	bl	8008c3c <_sbrk_r>
 80088f8:	4580      	cmp	r8, r0
 80088fa:	d13a      	bne.n	8008972 <_malloc_r+0xd2>
 80088fc:	6821      	ldr	r1, [r4, #0]
 80088fe:	3503      	adds	r5, #3
 8008900:	1a6d      	subs	r5, r5, r1
 8008902:	f025 0503 	bic.w	r5, r5, #3
 8008906:	3508      	adds	r5, #8
 8008908:	2d0c      	cmp	r5, #12
 800890a:	bf38      	it	cc
 800890c:	250c      	movcc	r5, #12
 800890e:	4629      	mov	r1, r5
 8008910:	4638      	mov	r0, r7
 8008912:	f7ff ffa5 	bl	8008860 <sbrk_aligned>
 8008916:	3001      	adds	r0, #1
 8008918:	d02b      	beq.n	8008972 <_malloc_r+0xd2>
 800891a:	6823      	ldr	r3, [r4, #0]
 800891c:	442b      	add	r3, r5
 800891e:	6023      	str	r3, [r4, #0]
 8008920:	e00e      	b.n	8008940 <_malloc_r+0xa0>
 8008922:	6822      	ldr	r2, [r4, #0]
 8008924:	1b52      	subs	r2, r2, r5
 8008926:	d41e      	bmi.n	8008966 <_malloc_r+0xc6>
 8008928:	2a0b      	cmp	r2, #11
 800892a:	d916      	bls.n	800895a <_malloc_r+0xba>
 800892c:	1961      	adds	r1, r4, r5
 800892e:	42a3      	cmp	r3, r4
 8008930:	6025      	str	r5, [r4, #0]
 8008932:	bf18      	it	ne
 8008934:	6059      	strne	r1, [r3, #4]
 8008936:	6863      	ldr	r3, [r4, #4]
 8008938:	bf08      	it	eq
 800893a:	6031      	streq	r1, [r6, #0]
 800893c:	5162      	str	r2, [r4, r5]
 800893e:	604b      	str	r3, [r1, #4]
 8008940:	4638      	mov	r0, r7
 8008942:	f104 060b 	add.w	r6, r4, #11
 8008946:	f000 fc31 	bl	80091ac <__malloc_unlock>
 800894a:	f026 0607 	bic.w	r6, r6, #7
 800894e:	1d23      	adds	r3, r4, #4
 8008950:	1af2      	subs	r2, r6, r3
 8008952:	d0b6      	beq.n	80088c2 <_malloc_r+0x22>
 8008954:	1b9b      	subs	r3, r3, r6
 8008956:	50a3      	str	r3, [r4, r2]
 8008958:	e7b3      	b.n	80088c2 <_malloc_r+0x22>
 800895a:	6862      	ldr	r2, [r4, #4]
 800895c:	42a3      	cmp	r3, r4
 800895e:	bf0c      	ite	eq
 8008960:	6032      	streq	r2, [r6, #0]
 8008962:	605a      	strne	r2, [r3, #4]
 8008964:	e7ec      	b.n	8008940 <_malloc_r+0xa0>
 8008966:	4623      	mov	r3, r4
 8008968:	6864      	ldr	r4, [r4, #4]
 800896a:	e7b2      	b.n	80088d2 <_malloc_r+0x32>
 800896c:	4634      	mov	r4, r6
 800896e:	6876      	ldr	r6, [r6, #4]
 8008970:	e7b9      	b.n	80088e6 <_malloc_r+0x46>
 8008972:	230c      	movs	r3, #12
 8008974:	603b      	str	r3, [r7, #0]
 8008976:	4638      	mov	r0, r7
 8008978:	f000 fc18 	bl	80091ac <__malloc_unlock>
 800897c:	e7a1      	b.n	80088c2 <_malloc_r+0x22>
 800897e:	6025      	str	r5, [r4, #0]
 8008980:	e7de      	b.n	8008940 <_malloc_r+0xa0>
 8008982:	bf00      	nop
 8008984:	2000034c 	.word	0x2000034c

08008988 <__sfputc_r>:
 8008988:	6893      	ldr	r3, [r2, #8]
 800898a:	3b01      	subs	r3, #1
 800898c:	2b00      	cmp	r3, #0
 800898e:	b410      	push	{r4}
 8008990:	6093      	str	r3, [r2, #8]
 8008992:	da08      	bge.n	80089a6 <__sfputc_r+0x1e>
 8008994:	6994      	ldr	r4, [r2, #24]
 8008996:	42a3      	cmp	r3, r4
 8008998:	db01      	blt.n	800899e <__sfputc_r+0x16>
 800899a:	290a      	cmp	r1, #10
 800899c:	d103      	bne.n	80089a6 <__sfputc_r+0x1e>
 800899e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089a2:	f000 b99f 	b.w	8008ce4 <__swbuf_r>
 80089a6:	6813      	ldr	r3, [r2, #0]
 80089a8:	1c58      	adds	r0, r3, #1
 80089aa:	6010      	str	r0, [r2, #0]
 80089ac:	7019      	strb	r1, [r3, #0]
 80089ae:	4608      	mov	r0, r1
 80089b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089b4:	4770      	bx	lr

080089b6 <__sfputs_r>:
 80089b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089b8:	4606      	mov	r6, r0
 80089ba:	460f      	mov	r7, r1
 80089bc:	4614      	mov	r4, r2
 80089be:	18d5      	adds	r5, r2, r3
 80089c0:	42ac      	cmp	r4, r5
 80089c2:	d101      	bne.n	80089c8 <__sfputs_r+0x12>
 80089c4:	2000      	movs	r0, #0
 80089c6:	e007      	b.n	80089d8 <__sfputs_r+0x22>
 80089c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089cc:	463a      	mov	r2, r7
 80089ce:	4630      	mov	r0, r6
 80089d0:	f7ff ffda 	bl	8008988 <__sfputc_r>
 80089d4:	1c43      	adds	r3, r0, #1
 80089d6:	d1f3      	bne.n	80089c0 <__sfputs_r+0xa>
 80089d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080089dc <_vfiprintf_r>:
 80089dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e0:	460d      	mov	r5, r1
 80089e2:	b09d      	sub	sp, #116	; 0x74
 80089e4:	4614      	mov	r4, r2
 80089e6:	4698      	mov	r8, r3
 80089e8:	4606      	mov	r6, r0
 80089ea:	b118      	cbz	r0, 80089f4 <_vfiprintf_r+0x18>
 80089ec:	6983      	ldr	r3, [r0, #24]
 80089ee:	b90b      	cbnz	r3, 80089f4 <_vfiprintf_r+0x18>
 80089f0:	f7ff fa94 	bl	8007f1c <__sinit>
 80089f4:	4b89      	ldr	r3, [pc, #548]	; (8008c1c <_vfiprintf_r+0x240>)
 80089f6:	429d      	cmp	r5, r3
 80089f8:	d11b      	bne.n	8008a32 <_vfiprintf_r+0x56>
 80089fa:	6875      	ldr	r5, [r6, #4]
 80089fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089fe:	07d9      	lsls	r1, r3, #31
 8008a00:	d405      	bmi.n	8008a0e <_vfiprintf_r+0x32>
 8008a02:	89ab      	ldrh	r3, [r5, #12]
 8008a04:	059a      	lsls	r2, r3, #22
 8008a06:	d402      	bmi.n	8008a0e <_vfiprintf_r+0x32>
 8008a08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a0a:	f7ff fb2a 	bl	8008062 <__retarget_lock_acquire_recursive>
 8008a0e:	89ab      	ldrh	r3, [r5, #12]
 8008a10:	071b      	lsls	r3, r3, #28
 8008a12:	d501      	bpl.n	8008a18 <_vfiprintf_r+0x3c>
 8008a14:	692b      	ldr	r3, [r5, #16]
 8008a16:	b9eb      	cbnz	r3, 8008a54 <_vfiprintf_r+0x78>
 8008a18:	4629      	mov	r1, r5
 8008a1a:	4630      	mov	r0, r6
 8008a1c:	f000 f9c6 	bl	8008dac <__swsetup_r>
 8008a20:	b1c0      	cbz	r0, 8008a54 <_vfiprintf_r+0x78>
 8008a22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a24:	07dc      	lsls	r4, r3, #31
 8008a26:	d50e      	bpl.n	8008a46 <_vfiprintf_r+0x6a>
 8008a28:	f04f 30ff 	mov.w	r0, #4294967295
 8008a2c:	b01d      	add	sp, #116	; 0x74
 8008a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a32:	4b7b      	ldr	r3, [pc, #492]	; (8008c20 <_vfiprintf_r+0x244>)
 8008a34:	429d      	cmp	r5, r3
 8008a36:	d101      	bne.n	8008a3c <_vfiprintf_r+0x60>
 8008a38:	68b5      	ldr	r5, [r6, #8]
 8008a3a:	e7df      	b.n	80089fc <_vfiprintf_r+0x20>
 8008a3c:	4b79      	ldr	r3, [pc, #484]	; (8008c24 <_vfiprintf_r+0x248>)
 8008a3e:	429d      	cmp	r5, r3
 8008a40:	bf08      	it	eq
 8008a42:	68f5      	ldreq	r5, [r6, #12]
 8008a44:	e7da      	b.n	80089fc <_vfiprintf_r+0x20>
 8008a46:	89ab      	ldrh	r3, [r5, #12]
 8008a48:	0598      	lsls	r0, r3, #22
 8008a4a:	d4ed      	bmi.n	8008a28 <_vfiprintf_r+0x4c>
 8008a4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a4e:	f7ff fb09 	bl	8008064 <__retarget_lock_release_recursive>
 8008a52:	e7e9      	b.n	8008a28 <_vfiprintf_r+0x4c>
 8008a54:	2300      	movs	r3, #0
 8008a56:	9309      	str	r3, [sp, #36]	; 0x24
 8008a58:	2320      	movs	r3, #32
 8008a5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a62:	2330      	movs	r3, #48	; 0x30
 8008a64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008c28 <_vfiprintf_r+0x24c>
 8008a68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a6c:	f04f 0901 	mov.w	r9, #1
 8008a70:	4623      	mov	r3, r4
 8008a72:	469a      	mov	sl, r3
 8008a74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a78:	b10a      	cbz	r2, 8008a7e <_vfiprintf_r+0xa2>
 8008a7a:	2a25      	cmp	r2, #37	; 0x25
 8008a7c:	d1f9      	bne.n	8008a72 <_vfiprintf_r+0x96>
 8008a7e:	ebba 0b04 	subs.w	fp, sl, r4
 8008a82:	d00b      	beq.n	8008a9c <_vfiprintf_r+0xc0>
 8008a84:	465b      	mov	r3, fp
 8008a86:	4622      	mov	r2, r4
 8008a88:	4629      	mov	r1, r5
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	f7ff ff93 	bl	80089b6 <__sfputs_r>
 8008a90:	3001      	adds	r0, #1
 8008a92:	f000 80aa 	beq.w	8008bea <_vfiprintf_r+0x20e>
 8008a96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a98:	445a      	add	r2, fp
 8008a9a:	9209      	str	r2, [sp, #36]	; 0x24
 8008a9c:	f89a 3000 	ldrb.w	r3, [sl]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f000 80a2 	beq.w	8008bea <_vfiprintf_r+0x20e>
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8008aac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ab0:	f10a 0a01 	add.w	sl, sl, #1
 8008ab4:	9304      	str	r3, [sp, #16]
 8008ab6:	9307      	str	r3, [sp, #28]
 8008ab8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008abc:	931a      	str	r3, [sp, #104]	; 0x68
 8008abe:	4654      	mov	r4, sl
 8008ac0:	2205      	movs	r2, #5
 8008ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ac6:	4858      	ldr	r0, [pc, #352]	; (8008c28 <_vfiprintf_r+0x24c>)
 8008ac8:	f7f7 fb8a 	bl	80001e0 <memchr>
 8008acc:	9a04      	ldr	r2, [sp, #16]
 8008ace:	b9d8      	cbnz	r0, 8008b08 <_vfiprintf_r+0x12c>
 8008ad0:	06d1      	lsls	r1, r2, #27
 8008ad2:	bf44      	itt	mi
 8008ad4:	2320      	movmi	r3, #32
 8008ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ada:	0713      	lsls	r3, r2, #28
 8008adc:	bf44      	itt	mi
 8008ade:	232b      	movmi	r3, #43	; 0x2b
 8008ae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ae8:	2b2a      	cmp	r3, #42	; 0x2a
 8008aea:	d015      	beq.n	8008b18 <_vfiprintf_r+0x13c>
 8008aec:	9a07      	ldr	r2, [sp, #28]
 8008aee:	4654      	mov	r4, sl
 8008af0:	2000      	movs	r0, #0
 8008af2:	f04f 0c0a 	mov.w	ip, #10
 8008af6:	4621      	mov	r1, r4
 8008af8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008afc:	3b30      	subs	r3, #48	; 0x30
 8008afe:	2b09      	cmp	r3, #9
 8008b00:	d94e      	bls.n	8008ba0 <_vfiprintf_r+0x1c4>
 8008b02:	b1b0      	cbz	r0, 8008b32 <_vfiprintf_r+0x156>
 8008b04:	9207      	str	r2, [sp, #28]
 8008b06:	e014      	b.n	8008b32 <_vfiprintf_r+0x156>
 8008b08:	eba0 0308 	sub.w	r3, r0, r8
 8008b0c:	fa09 f303 	lsl.w	r3, r9, r3
 8008b10:	4313      	orrs	r3, r2
 8008b12:	9304      	str	r3, [sp, #16]
 8008b14:	46a2      	mov	sl, r4
 8008b16:	e7d2      	b.n	8008abe <_vfiprintf_r+0xe2>
 8008b18:	9b03      	ldr	r3, [sp, #12]
 8008b1a:	1d19      	adds	r1, r3, #4
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	9103      	str	r1, [sp, #12]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	bfbb      	ittet	lt
 8008b24:	425b      	neglt	r3, r3
 8008b26:	f042 0202 	orrlt.w	r2, r2, #2
 8008b2a:	9307      	strge	r3, [sp, #28]
 8008b2c:	9307      	strlt	r3, [sp, #28]
 8008b2e:	bfb8      	it	lt
 8008b30:	9204      	strlt	r2, [sp, #16]
 8008b32:	7823      	ldrb	r3, [r4, #0]
 8008b34:	2b2e      	cmp	r3, #46	; 0x2e
 8008b36:	d10c      	bne.n	8008b52 <_vfiprintf_r+0x176>
 8008b38:	7863      	ldrb	r3, [r4, #1]
 8008b3a:	2b2a      	cmp	r3, #42	; 0x2a
 8008b3c:	d135      	bne.n	8008baa <_vfiprintf_r+0x1ce>
 8008b3e:	9b03      	ldr	r3, [sp, #12]
 8008b40:	1d1a      	adds	r2, r3, #4
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	9203      	str	r2, [sp, #12]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	bfb8      	it	lt
 8008b4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b4e:	3402      	adds	r4, #2
 8008b50:	9305      	str	r3, [sp, #20]
 8008b52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008c38 <_vfiprintf_r+0x25c>
 8008b56:	7821      	ldrb	r1, [r4, #0]
 8008b58:	2203      	movs	r2, #3
 8008b5a:	4650      	mov	r0, sl
 8008b5c:	f7f7 fb40 	bl	80001e0 <memchr>
 8008b60:	b140      	cbz	r0, 8008b74 <_vfiprintf_r+0x198>
 8008b62:	2340      	movs	r3, #64	; 0x40
 8008b64:	eba0 000a 	sub.w	r0, r0, sl
 8008b68:	fa03 f000 	lsl.w	r0, r3, r0
 8008b6c:	9b04      	ldr	r3, [sp, #16]
 8008b6e:	4303      	orrs	r3, r0
 8008b70:	3401      	adds	r4, #1
 8008b72:	9304      	str	r3, [sp, #16]
 8008b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b78:	482c      	ldr	r0, [pc, #176]	; (8008c2c <_vfiprintf_r+0x250>)
 8008b7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b7e:	2206      	movs	r2, #6
 8008b80:	f7f7 fb2e 	bl	80001e0 <memchr>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	d03f      	beq.n	8008c08 <_vfiprintf_r+0x22c>
 8008b88:	4b29      	ldr	r3, [pc, #164]	; (8008c30 <_vfiprintf_r+0x254>)
 8008b8a:	bb1b      	cbnz	r3, 8008bd4 <_vfiprintf_r+0x1f8>
 8008b8c:	9b03      	ldr	r3, [sp, #12]
 8008b8e:	3307      	adds	r3, #7
 8008b90:	f023 0307 	bic.w	r3, r3, #7
 8008b94:	3308      	adds	r3, #8
 8008b96:	9303      	str	r3, [sp, #12]
 8008b98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b9a:	443b      	add	r3, r7
 8008b9c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b9e:	e767      	b.n	8008a70 <_vfiprintf_r+0x94>
 8008ba0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ba4:	460c      	mov	r4, r1
 8008ba6:	2001      	movs	r0, #1
 8008ba8:	e7a5      	b.n	8008af6 <_vfiprintf_r+0x11a>
 8008baa:	2300      	movs	r3, #0
 8008bac:	3401      	adds	r4, #1
 8008bae:	9305      	str	r3, [sp, #20]
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	f04f 0c0a 	mov.w	ip, #10
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bbc:	3a30      	subs	r2, #48	; 0x30
 8008bbe:	2a09      	cmp	r2, #9
 8008bc0:	d903      	bls.n	8008bca <_vfiprintf_r+0x1ee>
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d0c5      	beq.n	8008b52 <_vfiprintf_r+0x176>
 8008bc6:	9105      	str	r1, [sp, #20]
 8008bc8:	e7c3      	b.n	8008b52 <_vfiprintf_r+0x176>
 8008bca:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bce:	4604      	mov	r4, r0
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	e7f0      	b.n	8008bb6 <_vfiprintf_r+0x1da>
 8008bd4:	ab03      	add	r3, sp, #12
 8008bd6:	9300      	str	r3, [sp, #0]
 8008bd8:	462a      	mov	r2, r5
 8008bda:	4b16      	ldr	r3, [pc, #88]	; (8008c34 <_vfiprintf_r+0x258>)
 8008bdc:	a904      	add	r1, sp, #16
 8008bde:	4630      	mov	r0, r6
 8008be0:	f7fd fee6 	bl	80069b0 <_printf_float>
 8008be4:	4607      	mov	r7, r0
 8008be6:	1c78      	adds	r0, r7, #1
 8008be8:	d1d6      	bne.n	8008b98 <_vfiprintf_r+0x1bc>
 8008bea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008bec:	07d9      	lsls	r1, r3, #31
 8008bee:	d405      	bmi.n	8008bfc <_vfiprintf_r+0x220>
 8008bf0:	89ab      	ldrh	r3, [r5, #12]
 8008bf2:	059a      	lsls	r2, r3, #22
 8008bf4:	d402      	bmi.n	8008bfc <_vfiprintf_r+0x220>
 8008bf6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008bf8:	f7ff fa34 	bl	8008064 <__retarget_lock_release_recursive>
 8008bfc:	89ab      	ldrh	r3, [r5, #12]
 8008bfe:	065b      	lsls	r3, r3, #25
 8008c00:	f53f af12 	bmi.w	8008a28 <_vfiprintf_r+0x4c>
 8008c04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c06:	e711      	b.n	8008a2c <_vfiprintf_r+0x50>
 8008c08:	ab03      	add	r3, sp, #12
 8008c0a:	9300      	str	r3, [sp, #0]
 8008c0c:	462a      	mov	r2, r5
 8008c0e:	4b09      	ldr	r3, [pc, #36]	; (8008c34 <_vfiprintf_r+0x258>)
 8008c10:	a904      	add	r1, sp, #16
 8008c12:	4630      	mov	r0, r6
 8008c14:	f7fe f970 	bl	8006ef8 <_printf_i>
 8008c18:	e7e4      	b.n	8008be4 <_vfiprintf_r+0x208>
 8008c1a:	bf00      	nop
 8008c1c:	0800942c 	.word	0x0800942c
 8008c20:	0800944c 	.word	0x0800944c
 8008c24:	0800940c 	.word	0x0800940c
 8008c28:	080095c4 	.word	0x080095c4
 8008c2c:	080095ce 	.word	0x080095ce
 8008c30:	080069b1 	.word	0x080069b1
 8008c34:	080089b7 	.word	0x080089b7
 8008c38:	080095ca 	.word	0x080095ca

08008c3c <_sbrk_r>:
 8008c3c:	b538      	push	{r3, r4, r5, lr}
 8008c3e:	4d06      	ldr	r5, [pc, #24]	; (8008c58 <_sbrk_r+0x1c>)
 8008c40:	2300      	movs	r3, #0
 8008c42:	4604      	mov	r4, r0
 8008c44:	4608      	mov	r0, r1
 8008c46:	602b      	str	r3, [r5, #0]
 8008c48:	f7f8 fdca 	bl	80017e0 <_sbrk>
 8008c4c:	1c43      	adds	r3, r0, #1
 8008c4e:	d102      	bne.n	8008c56 <_sbrk_r+0x1a>
 8008c50:	682b      	ldr	r3, [r5, #0]
 8008c52:	b103      	cbz	r3, 8008c56 <_sbrk_r+0x1a>
 8008c54:	6023      	str	r3, [r4, #0]
 8008c56:	bd38      	pop	{r3, r4, r5, pc}
 8008c58:	20000354 	.word	0x20000354

08008c5c <__sread>:
 8008c5c:	b510      	push	{r4, lr}
 8008c5e:	460c      	mov	r4, r1
 8008c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c64:	f000 faa8 	bl	80091b8 <_read_r>
 8008c68:	2800      	cmp	r0, #0
 8008c6a:	bfab      	itete	ge
 8008c6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c6e:	89a3      	ldrhlt	r3, [r4, #12]
 8008c70:	181b      	addge	r3, r3, r0
 8008c72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c76:	bfac      	ite	ge
 8008c78:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c7a:	81a3      	strhlt	r3, [r4, #12]
 8008c7c:	bd10      	pop	{r4, pc}

08008c7e <__swrite>:
 8008c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c82:	461f      	mov	r7, r3
 8008c84:	898b      	ldrh	r3, [r1, #12]
 8008c86:	05db      	lsls	r3, r3, #23
 8008c88:	4605      	mov	r5, r0
 8008c8a:	460c      	mov	r4, r1
 8008c8c:	4616      	mov	r6, r2
 8008c8e:	d505      	bpl.n	8008c9c <__swrite+0x1e>
 8008c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c94:	2302      	movs	r3, #2
 8008c96:	2200      	movs	r2, #0
 8008c98:	f000 f9f8 	bl	800908c <_lseek_r>
 8008c9c:	89a3      	ldrh	r3, [r4, #12]
 8008c9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ca2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ca6:	81a3      	strh	r3, [r4, #12]
 8008ca8:	4632      	mov	r2, r6
 8008caa:	463b      	mov	r3, r7
 8008cac:	4628      	mov	r0, r5
 8008cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cb2:	f000 b869 	b.w	8008d88 <_write_r>

08008cb6 <__sseek>:
 8008cb6:	b510      	push	{r4, lr}
 8008cb8:	460c      	mov	r4, r1
 8008cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cbe:	f000 f9e5 	bl	800908c <_lseek_r>
 8008cc2:	1c43      	adds	r3, r0, #1
 8008cc4:	89a3      	ldrh	r3, [r4, #12]
 8008cc6:	bf15      	itete	ne
 8008cc8:	6560      	strne	r0, [r4, #84]	; 0x54
 8008cca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008cce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008cd2:	81a3      	strheq	r3, [r4, #12]
 8008cd4:	bf18      	it	ne
 8008cd6:	81a3      	strhne	r3, [r4, #12]
 8008cd8:	bd10      	pop	{r4, pc}

08008cda <__sclose>:
 8008cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cde:	f000 b8f1 	b.w	8008ec4 <_close_r>
	...

08008ce4 <__swbuf_r>:
 8008ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ce6:	460e      	mov	r6, r1
 8008ce8:	4614      	mov	r4, r2
 8008cea:	4605      	mov	r5, r0
 8008cec:	b118      	cbz	r0, 8008cf6 <__swbuf_r+0x12>
 8008cee:	6983      	ldr	r3, [r0, #24]
 8008cf0:	b90b      	cbnz	r3, 8008cf6 <__swbuf_r+0x12>
 8008cf2:	f7ff f913 	bl	8007f1c <__sinit>
 8008cf6:	4b21      	ldr	r3, [pc, #132]	; (8008d7c <__swbuf_r+0x98>)
 8008cf8:	429c      	cmp	r4, r3
 8008cfa:	d12b      	bne.n	8008d54 <__swbuf_r+0x70>
 8008cfc:	686c      	ldr	r4, [r5, #4]
 8008cfe:	69a3      	ldr	r3, [r4, #24]
 8008d00:	60a3      	str	r3, [r4, #8]
 8008d02:	89a3      	ldrh	r3, [r4, #12]
 8008d04:	071a      	lsls	r2, r3, #28
 8008d06:	d52f      	bpl.n	8008d68 <__swbuf_r+0x84>
 8008d08:	6923      	ldr	r3, [r4, #16]
 8008d0a:	b36b      	cbz	r3, 8008d68 <__swbuf_r+0x84>
 8008d0c:	6923      	ldr	r3, [r4, #16]
 8008d0e:	6820      	ldr	r0, [r4, #0]
 8008d10:	1ac0      	subs	r0, r0, r3
 8008d12:	6963      	ldr	r3, [r4, #20]
 8008d14:	b2f6      	uxtb	r6, r6
 8008d16:	4283      	cmp	r3, r0
 8008d18:	4637      	mov	r7, r6
 8008d1a:	dc04      	bgt.n	8008d26 <__swbuf_r+0x42>
 8008d1c:	4621      	mov	r1, r4
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f000 f966 	bl	8008ff0 <_fflush_r>
 8008d24:	bb30      	cbnz	r0, 8008d74 <__swbuf_r+0x90>
 8008d26:	68a3      	ldr	r3, [r4, #8]
 8008d28:	3b01      	subs	r3, #1
 8008d2a:	60a3      	str	r3, [r4, #8]
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	1c5a      	adds	r2, r3, #1
 8008d30:	6022      	str	r2, [r4, #0]
 8008d32:	701e      	strb	r6, [r3, #0]
 8008d34:	6963      	ldr	r3, [r4, #20]
 8008d36:	3001      	adds	r0, #1
 8008d38:	4283      	cmp	r3, r0
 8008d3a:	d004      	beq.n	8008d46 <__swbuf_r+0x62>
 8008d3c:	89a3      	ldrh	r3, [r4, #12]
 8008d3e:	07db      	lsls	r3, r3, #31
 8008d40:	d506      	bpl.n	8008d50 <__swbuf_r+0x6c>
 8008d42:	2e0a      	cmp	r6, #10
 8008d44:	d104      	bne.n	8008d50 <__swbuf_r+0x6c>
 8008d46:	4621      	mov	r1, r4
 8008d48:	4628      	mov	r0, r5
 8008d4a:	f000 f951 	bl	8008ff0 <_fflush_r>
 8008d4e:	b988      	cbnz	r0, 8008d74 <__swbuf_r+0x90>
 8008d50:	4638      	mov	r0, r7
 8008d52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d54:	4b0a      	ldr	r3, [pc, #40]	; (8008d80 <__swbuf_r+0x9c>)
 8008d56:	429c      	cmp	r4, r3
 8008d58:	d101      	bne.n	8008d5e <__swbuf_r+0x7a>
 8008d5a:	68ac      	ldr	r4, [r5, #8]
 8008d5c:	e7cf      	b.n	8008cfe <__swbuf_r+0x1a>
 8008d5e:	4b09      	ldr	r3, [pc, #36]	; (8008d84 <__swbuf_r+0xa0>)
 8008d60:	429c      	cmp	r4, r3
 8008d62:	bf08      	it	eq
 8008d64:	68ec      	ldreq	r4, [r5, #12]
 8008d66:	e7ca      	b.n	8008cfe <__swbuf_r+0x1a>
 8008d68:	4621      	mov	r1, r4
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	f000 f81e 	bl	8008dac <__swsetup_r>
 8008d70:	2800      	cmp	r0, #0
 8008d72:	d0cb      	beq.n	8008d0c <__swbuf_r+0x28>
 8008d74:	f04f 37ff 	mov.w	r7, #4294967295
 8008d78:	e7ea      	b.n	8008d50 <__swbuf_r+0x6c>
 8008d7a:	bf00      	nop
 8008d7c:	0800942c 	.word	0x0800942c
 8008d80:	0800944c 	.word	0x0800944c
 8008d84:	0800940c 	.word	0x0800940c

08008d88 <_write_r>:
 8008d88:	b538      	push	{r3, r4, r5, lr}
 8008d8a:	4d07      	ldr	r5, [pc, #28]	; (8008da8 <_write_r+0x20>)
 8008d8c:	4604      	mov	r4, r0
 8008d8e:	4608      	mov	r0, r1
 8008d90:	4611      	mov	r1, r2
 8008d92:	2200      	movs	r2, #0
 8008d94:	602a      	str	r2, [r5, #0]
 8008d96:	461a      	mov	r2, r3
 8008d98:	f7f8 fcd1 	bl	800173e <_write>
 8008d9c:	1c43      	adds	r3, r0, #1
 8008d9e:	d102      	bne.n	8008da6 <_write_r+0x1e>
 8008da0:	682b      	ldr	r3, [r5, #0]
 8008da2:	b103      	cbz	r3, 8008da6 <_write_r+0x1e>
 8008da4:	6023      	str	r3, [r4, #0]
 8008da6:	bd38      	pop	{r3, r4, r5, pc}
 8008da8:	20000354 	.word	0x20000354

08008dac <__swsetup_r>:
 8008dac:	4b32      	ldr	r3, [pc, #200]	; (8008e78 <__swsetup_r+0xcc>)
 8008dae:	b570      	push	{r4, r5, r6, lr}
 8008db0:	681d      	ldr	r5, [r3, #0]
 8008db2:	4606      	mov	r6, r0
 8008db4:	460c      	mov	r4, r1
 8008db6:	b125      	cbz	r5, 8008dc2 <__swsetup_r+0x16>
 8008db8:	69ab      	ldr	r3, [r5, #24]
 8008dba:	b913      	cbnz	r3, 8008dc2 <__swsetup_r+0x16>
 8008dbc:	4628      	mov	r0, r5
 8008dbe:	f7ff f8ad 	bl	8007f1c <__sinit>
 8008dc2:	4b2e      	ldr	r3, [pc, #184]	; (8008e7c <__swsetup_r+0xd0>)
 8008dc4:	429c      	cmp	r4, r3
 8008dc6:	d10f      	bne.n	8008de8 <__swsetup_r+0x3c>
 8008dc8:	686c      	ldr	r4, [r5, #4]
 8008dca:	89a3      	ldrh	r3, [r4, #12]
 8008dcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dd0:	0719      	lsls	r1, r3, #28
 8008dd2:	d42c      	bmi.n	8008e2e <__swsetup_r+0x82>
 8008dd4:	06dd      	lsls	r5, r3, #27
 8008dd6:	d411      	bmi.n	8008dfc <__swsetup_r+0x50>
 8008dd8:	2309      	movs	r3, #9
 8008dda:	6033      	str	r3, [r6, #0]
 8008ddc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008de0:	81a3      	strh	r3, [r4, #12]
 8008de2:	f04f 30ff 	mov.w	r0, #4294967295
 8008de6:	e03e      	b.n	8008e66 <__swsetup_r+0xba>
 8008de8:	4b25      	ldr	r3, [pc, #148]	; (8008e80 <__swsetup_r+0xd4>)
 8008dea:	429c      	cmp	r4, r3
 8008dec:	d101      	bne.n	8008df2 <__swsetup_r+0x46>
 8008dee:	68ac      	ldr	r4, [r5, #8]
 8008df0:	e7eb      	b.n	8008dca <__swsetup_r+0x1e>
 8008df2:	4b24      	ldr	r3, [pc, #144]	; (8008e84 <__swsetup_r+0xd8>)
 8008df4:	429c      	cmp	r4, r3
 8008df6:	bf08      	it	eq
 8008df8:	68ec      	ldreq	r4, [r5, #12]
 8008dfa:	e7e6      	b.n	8008dca <__swsetup_r+0x1e>
 8008dfc:	0758      	lsls	r0, r3, #29
 8008dfe:	d512      	bpl.n	8008e26 <__swsetup_r+0x7a>
 8008e00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e02:	b141      	cbz	r1, 8008e16 <__swsetup_r+0x6a>
 8008e04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e08:	4299      	cmp	r1, r3
 8008e0a:	d002      	beq.n	8008e12 <__swsetup_r+0x66>
 8008e0c:	4630      	mov	r0, r6
 8008e0e:	f7ff fcdb 	bl	80087c8 <_free_r>
 8008e12:	2300      	movs	r3, #0
 8008e14:	6363      	str	r3, [r4, #52]	; 0x34
 8008e16:	89a3      	ldrh	r3, [r4, #12]
 8008e18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e1c:	81a3      	strh	r3, [r4, #12]
 8008e1e:	2300      	movs	r3, #0
 8008e20:	6063      	str	r3, [r4, #4]
 8008e22:	6923      	ldr	r3, [r4, #16]
 8008e24:	6023      	str	r3, [r4, #0]
 8008e26:	89a3      	ldrh	r3, [r4, #12]
 8008e28:	f043 0308 	orr.w	r3, r3, #8
 8008e2c:	81a3      	strh	r3, [r4, #12]
 8008e2e:	6923      	ldr	r3, [r4, #16]
 8008e30:	b94b      	cbnz	r3, 8008e46 <__swsetup_r+0x9a>
 8008e32:	89a3      	ldrh	r3, [r4, #12]
 8008e34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e3c:	d003      	beq.n	8008e46 <__swsetup_r+0x9a>
 8008e3e:	4621      	mov	r1, r4
 8008e40:	4630      	mov	r0, r6
 8008e42:	f000 f95b 	bl	80090fc <__smakebuf_r>
 8008e46:	89a0      	ldrh	r0, [r4, #12]
 8008e48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e4c:	f010 0301 	ands.w	r3, r0, #1
 8008e50:	d00a      	beq.n	8008e68 <__swsetup_r+0xbc>
 8008e52:	2300      	movs	r3, #0
 8008e54:	60a3      	str	r3, [r4, #8]
 8008e56:	6963      	ldr	r3, [r4, #20]
 8008e58:	425b      	negs	r3, r3
 8008e5a:	61a3      	str	r3, [r4, #24]
 8008e5c:	6923      	ldr	r3, [r4, #16]
 8008e5e:	b943      	cbnz	r3, 8008e72 <__swsetup_r+0xc6>
 8008e60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e64:	d1ba      	bne.n	8008ddc <__swsetup_r+0x30>
 8008e66:	bd70      	pop	{r4, r5, r6, pc}
 8008e68:	0781      	lsls	r1, r0, #30
 8008e6a:	bf58      	it	pl
 8008e6c:	6963      	ldrpl	r3, [r4, #20]
 8008e6e:	60a3      	str	r3, [r4, #8]
 8008e70:	e7f4      	b.n	8008e5c <__swsetup_r+0xb0>
 8008e72:	2000      	movs	r0, #0
 8008e74:	e7f7      	b.n	8008e66 <__swsetup_r+0xba>
 8008e76:	bf00      	nop
 8008e78:	2000000c 	.word	0x2000000c
 8008e7c:	0800942c 	.word	0x0800942c
 8008e80:	0800944c 	.word	0x0800944c
 8008e84:	0800940c 	.word	0x0800940c

08008e88 <__assert_func>:
 8008e88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e8a:	4614      	mov	r4, r2
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	4b09      	ldr	r3, [pc, #36]	; (8008eb4 <__assert_func+0x2c>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4605      	mov	r5, r0
 8008e94:	68d8      	ldr	r0, [r3, #12]
 8008e96:	b14c      	cbz	r4, 8008eac <__assert_func+0x24>
 8008e98:	4b07      	ldr	r3, [pc, #28]	; (8008eb8 <__assert_func+0x30>)
 8008e9a:	9100      	str	r1, [sp, #0]
 8008e9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ea0:	4906      	ldr	r1, [pc, #24]	; (8008ebc <__assert_func+0x34>)
 8008ea2:	462b      	mov	r3, r5
 8008ea4:	f000 f8e0 	bl	8009068 <fiprintf>
 8008ea8:	f000 f9a5 	bl	80091f6 <abort>
 8008eac:	4b04      	ldr	r3, [pc, #16]	; (8008ec0 <__assert_func+0x38>)
 8008eae:	461c      	mov	r4, r3
 8008eb0:	e7f3      	b.n	8008e9a <__assert_func+0x12>
 8008eb2:	bf00      	nop
 8008eb4:	2000000c 	.word	0x2000000c
 8008eb8:	080095d5 	.word	0x080095d5
 8008ebc:	080095e2 	.word	0x080095e2
 8008ec0:	08009610 	.word	0x08009610

08008ec4 <_close_r>:
 8008ec4:	b538      	push	{r3, r4, r5, lr}
 8008ec6:	4d06      	ldr	r5, [pc, #24]	; (8008ee0 <_close_r+0x1c>)
 8008ec8:	2300      	movs	r3, #0
 8008eca:	4604      	mov	r4, r0
 8008ecc:	4608      	mov	r0, r1
 8008ece:	602b      	str	r3, [r5, #0]
 8008ed0:	f7f8 fc51 	bl	8001776 <_close>
 8008ed4:	1c43      	adds	r3, r0, #1
 8008ed6:	d102      	bne.n	8008ede <_close_r+0x1a>
 8008ed8:	682b      	ldr	r3, [r5, #0]
 8008eda:	b103      	cbz	r3, 8008ede <_close_r+0x1a>
 8008edc:	6023      	str	r3, [r4, #0]
 8008ede:	bd38      	pop	{r3, r4, r5, pc}
 8008ee0:	20000354 	.word	0x20000354

08008ee4 <__sflush_r>:
 8008ee4:	898a      	ldrh	r2, [r1, #12]
 8008ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eea:	4605      	mov	r5, r0
 8008eec:	0710      	lsls	r0, r2, #28
 8008eee:	460c      	mov	r4, r1
 8008ef0:	d458      	bmi.n	8008fa4 <__sflush_r+0xc0>
 8008ef2:	684b      	ldr	r3, [r1, #4]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	dc05      	bgt.n	8008f04 <__sflush_r+0x20>
 8008ef8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	dc02      	bgt.n	8008f04 <__sflush_r+0x20>
 8008efe:	2000      	movs	r0, #0
 8008f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f06:	2e00      	cmp	r6, #0
 8008f08:	d0f9      	beq.n	8008efe <__sflush_r+0x1a>
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f10:	682f      	ldr	r7, [r5, #0]
 8008f12:	602b      	str	r3, [r5, #0]
 8008f14:	d032      	beq.n	8008f7c <__sflush_r+0x98>
 8008f16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f18:	89a3      	ldrh	r3, [r4, #12]
 8008f1a:	075a      	lsls	r2, r3, #29
 8008f1c:	d505      	bpl.n	8008f2a <__sflush_r+0x46>
 8008f1e:	6863      	ldr	r3, [r4, #4]
 8008f20:	1ac0      	subs	r0, r0, r3
 8008f22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f24:	b10b      	cbz	r3, 8008f2a <__sflush_r+0x46>
 8008f26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f28:	1ac0      	subs	r0, r0, r3
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f30:	6a21      	ldr	r1, [r4, #32]
 8008f32:	4628      	mov	r0, r5
 8008f34:	47b0      	blx	r6
 8008f36:	1c43      	adds	r3, r0, #1
 8008f38:	89a3      	ldrh	r3, [r4, #12]
 8008f3a:	d106      	bne.n	8008f4a <__sflush_r+0x66>
 8008f3c:	6829      	ldr	r1, [r5, #0]
 8008f3e:	291d      	cmp	r1, #29
 8008f40:	d82c      	bhi.n	8008f9c <__sflush_r+0xb8>
 8008f42:	4a2a      	ldr	r2, [pc, #168]	; (8008fec <__sflush_r+0x108>)
 8008f44:	40ca      	lsrs	r2, r1
 8008f46:	07d6      	lsls	r6, r2, #31
 8008f48:	d528      	bpl.n	8008f9c <__sflush_r+0xb8>
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	6062      	str	r2, [r4, #4]
 8008f4e:	04d9      	lsls	r1, r3, #19
 8008f50:	6922      	ldr	r2, [r4, #16]
 8008f52:	6022      	str	r2, [r4, #0]
 8008f54:	d504      	bpl.n	8008f60 <__sflush_r+0x7c>
 8008f56:	1c42      	adds	r2, r0, #1
 8008f58:	d101      	bne.n	8008f5e <__sflush_r+0x7a>
 8008f5a:	682b      	ldr	r3, [r5, #0]
 8008f5c:	b903      	cbnz	r3, 8008f60 <__sflush_r+0x7c>
 8008f5e:	6560      	str	r0, [r4, #84]	; 0x54
 8008f60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f62:	602f      	str	r7, [r5, #0]
 8008f64:	2900      	cmp	r1, #0
 8008f66:	d0ca      	beq.n	8008efe <__sflush_r+0x1a>
 8008f68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f6c:	4299      	cmp	r1, r3
 8008f6e:	d002      	beq.n	8008f76 <__sflush_r+0x92>
 8008f70:	4628      	mov	r0, r5
 8008f72:	f7ff fc29 	bl	80087c8 <_free_r>
 8008f76:	2000      	movs	r0, #0
 8008f78:	6360      	str	r0, [r4, #52]	; 0x34
 8008f7a:	e7c1      	b.n	8008f00 <__sflush_r+0x1c>
 8008f7c:	6a21      	ldr	r1, [r4, #32]
 8008f7e:	2301      	movs	r3, #1
 8008f80:	4628      	mov	r0, r5
 8008f82:	47b0      	blx	r6
 8008f84:	1c41      	adds	r1, r0, #1
 8008f86:	d1c7      	bne.n	8008f18 <__sflush_r+0x34>
 8008f88:	682b      	ldr	r3, [r5, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d0c4      	beq.n	8008f18 <__sflush_r+0x34>
 8008f8e:	2b1d      	cmp	r3, #29
 8008f90:	d001      	beq.n	8008f96 <__sflush_r+0xb2>
 8008f92:	2b16      	cmp	r3, #22
 8008f94:	d101      	bne.n	8008f9a <__sflush_r+0xb6>
 8008f96:	602f      	str	r7, [r5, #0]
 8008f98:	e7b1      	b.n	8008efe <__sflush_r+0x1a>
 8008f9a:	89a3      	ldrh	r3, [r4, #12]
 8008f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fa0:	81a3      	strh	r3, [r4, #12]
 8008fa2:	e7ad      	b.n	8008f00 <__sflush_r+0x1c>
 8008fa4:	690f      	ldr	r7, [r1, #16]
 8008fa6:	2f00      	cmp	r7, #0
 8008fa8:	d0a9      	beq.n	8008efe <__sflush_r+0x1a>
 8008faa:	0793      	lsls	r3, r2, #30
 8008fac:	680e      	ldr	r6, [r1, #0]
 8008fae:	bf08      	it	eq
 8008fb0:	694b      	ldreq	r3, [r1, #20]
 8008fb2:	600f      	str	r7, [r1, #0]
 8008fb4:	bf18      	it	ne
 8008fb6:	2300      	movne	r3, #0
 8008fb8:	eba6 0807 	sub.w	r8, r6, r7
 8008fbc:	608b      	str	r3, [r1, #8]
 8008fbe:	f1b8 0f00 	cmp.w	r8, #0
 8008fc2:	dd9c      	ble.n	8008efe <__sflush_r+0x1a>
 8008fc4:	6a21      	ldr	r1, [r4, #32]
 8008fc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008fc8:	4643      	mov	r3, r8
 8008fca:	463a      	mov	r2, r7
 8008fcc:	4628      	mov	r0, r5
 8008fce:	47b0      	blx	r6
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	dc06      	bgt.n	8008fe2 <__sflush_r+0xfe>
 8008fd4:	89a3      	ldrh	r3, [r4, #12]
 8008fd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fda:	81a3      	strh	r3, [r4, #12]
 8008fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008fe0:	e78e      	b.n	8008f00 <__sflush_r+0x1c>
 8008fe2:	4407      	add	r7, r0
 8008fe4:	eba8 0800 	sub.w	r8, r8, r0
 8008fe8:	e7e9      	b.n	8008fbe <__sflush_r+0xda>
 8008fea:	bf00      	nop
 8008fec:	20400001 	.word	0x20400001

08008ff0 <_fflush_r>:
 8008ff0:	b538      	push	{r3, r4, r5, lr}
 8008ff2:	690b      	ldr	r3, [r1, #16]
 8008ff4:	4605      	mov	r5, r0
 8008ff6:	460c      	mov	r4, r1
 8008ff8:	b913      	cbnz	r3, 8009000 <_fflush_r+0x10>
 8008ffa:	2500      	movs	r5, #0
 8008ffc:	4628      	mov	r0, r5
 8008ffe:	bd38      	pop	{r3, r4, r5, pc}
 8009000:	b118      	cbz	r0, 800900a <_fflush_r+0x1a>
 8009002:	6983      	ldr	r3, [r0, #24]
 8009004:	b90b      	cbnz	r3, 800900a <_fflush_r+0x1a>
 8009006:	f7fe ff89 	bl	8007f1c <__sinit>
 800900a:	4b14      	ldr	r3, [pc, #80]	; (800905c <_fflush_r+0x6c>)
 800900c:	429c      	cmp	r4, r3
 800900e:	d11b      	bne.n	8009048 <_fflush_r+0x58>
 8009010:	686c      	ldr	r4, [r5, #4]
 8009012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d0ef      	beq.n	8008ffa <_fflush_r+0xa>
 800901a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800901c:	07d0      	lsls	r0, r2, #31
 800901e:	d404      	bmi.n	800902a <_fflush_r+0x3a>
 8009020:	0599      	lsls	r1, r3, #22
 8009022:	d402      	bmi.n	800902a <_fflush_r+0x3a>
 8009024:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009026:	f7ff f81c 	bl	8008062 <__retarget_lock_acquire_recursive>
 800902a:	4628      	mov	r0, r5
 800902c:	4621      	mov	r1, r4
 800902e:	f7ff ff59 	bl	8008ee4 <__sflush_r>
 8009032:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009034:	07da      	lsls	r2, r3, #31
 8009036:	4605      	mov	r5, r0
 8009038:	d4e0      	bmi.n	8008ffc <_fflush_r+0xc>
 800903a:	89a3      	ldrh	r3, [r4, #12]
 800903c:	059b      	lsls	r3, r3, #22
 800903e:	d4dd      	bmi.n	8008ffc <_fflush_r+0xc>
 8009040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009042:	f7ff f80f 	bl	8008064 <__retarget_lock_release_recursive>
 8009046:	e7d9      	b.n	8008ffc <_fflush_r+0xc>
 8009048:	4b05      	ldr	r3, [pc, #20]	; (8009060 <_fflush_r+0x70>)
 800904a:	429c      	cmp	r4, r3
 800904c:	d101      	bne.n	8009052 <_fflush_r+0x62>
 800904e:	68ac      	ldr	r4, [r5, #8]
 8009050:	e7df      	b.n	8009012 <_fflush_r+0x22>
 8009052:	4b04      	ldr	r3, [pc, #16]	; (8009064 <_fflush_r+0x74>)
 8009054:	429c      	cmp	r4, r3
 8009056:	bf08      	it	eq
 8009058:	68ec      	ldreq	r4, [r5, #12]
 800905a:	e7da      	b.n	8009012 <_fflush_r+0x22>
 800905c:	0800942c 	.word	0x0800942c
 8009060:	0800944c 	.word	0x0800944c
 8009064:	0800940c 	.word	0x0800940c

08009068 <fiprintf>:
 8009068:	b40e      	push	{r1, r2, r3}
 800906a:	b503      	push	{r0, r1, lr}
 800906c:	4601      	mov	r1, r0
 800906e:	ab03      	add	r3, sp, #12
 8009070:	4805      	ldr	r0, [pc, #20]	; (8009088 <fiprintf+0x20>)
 8009072:	f853 2b04 	ldr.w	r2, [r3], #4
 8009076:	6800      	ldr	r0, [r0, #0]
 8009078:	9301      	str	r3, [sp, #4]
 800907a:	f7ff fcaf 	bl	80089dc <_vfiprintf_r>
 800907e:	b002      	add	sp, #8
 8009080:	f85d eb04 	ldr.w	lr, [sp], #4
 8009084:	b003      	add	sp, #12
 8009086:	4770      	bx	lr
 8009088:	2000000c 	.word	0x2000000c

0800908c <_lseek_r>:
 800908c:	b538      	push	{r3, r4, r5, lr}
 800908e:	4d07      	ldr	r5, [pc, #28]	; (80090ac <_lseek_r+0x20>)
 8009090:	4604      	mov	r4, r0
 8009092:	4608      	mov	r0, r1
 8009094:	4611      	mov	r1, r2
 8009096:	2200      	movs	r2, #0
 8009098:	602a      	str	r2, [r5, #0]
 800909a:	461a      	mov	r2, r3
 800909c:	f7f8 fb92 	bl	80017c4 <_lseek>
 80090a0:	1c43      	adds	r3, r0, #1
 80090a2:	d102      	bne.n	80090aa <_lseek_r+0x1e>
 80090a4:	682b      	ldr	r3, [r5, #0]
 80090a6:	b103      	cbz	r3, 80090aa <_lseek_r+0x1e>
 80090a8:	6023      	str	r3, [r4, #0]
 80090aa:	bd38      	pop	{r3, r4, r5, pc}
 80090ac:	20000354 	.word	0x20000354

080090b0 <__swhatbuf_r>:
 80090b0:	b570      	push	{r4, r5, r6, lr}
 80090b2:	460e      	mov	r6, r1
 80090b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090b8:	2900      	cmp	r1, #0
 80090ba:	b096      	sub	sp, #88	; 0x58
 80090bc:	4614      	mov	r4, r2
 80090be:	461d      	mov	r5, r3
 80090c0:	da08      	bge.n	80090d4 <__swhatbuf_r+0x24>
 80090c2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	602a      	str	r2, [r5, #0]
 80090ca:	061a      	lsls	r2, r3, #24
 80090cc:	d410      	bmi.n	80090f0 <__swhatbuf_r+0x40>
 80090ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090d2:	e00e      	b.n	80090f2 <__swhatbuf_r+0x42>
 80090d4:	466a      	mov	r2, sp
 80090d6:	f000 f895 	bl	8009204 <_fstat_r>
 80090da:	2800      	cmp	r0, #0
 80090dc:	dbf1      	blt.n	80090c2 <__swhatbuf_r+0x12>
 80090de:	9a01      	ldr	r2, [sp, #4]
 80090e0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090e4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090e8:	425a      	negs	r2, r3
 80090ea:	415a      	adcs	r2, r3
 80090ec:	602a      	str	r2, [r5, #0]
 80090ee:	e7ee      	b.n	80090ce <__swhatbuf_r+0x1e>
 80090f0:	2340      	movs	r3, #64	; 0x40
 80090f2:	2000      	movs	r0, #0
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	b016      	add	sp, #88	; 0x58
 80090f8:	bd70      	pop	{r4, r5, r6, pc}
	...

080090fc <__smakebuf_r>:
 80090fc:	898b      	ldrh	r3, [r1, #12]
 80090fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009100:	079d      	lsls	r5, r3, #30
 8009102:	4606      	mov	r6, r0
 8009104:	460c      	mov	r4, r1
 8009106:	d507      	bpl.n	8009118 <__smakebuf_r+0x1c>
 8009108:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800910c:	6023      	str	r3, [r4, #0]
 800910e:	6123      	str	r3, [r4, #16]
 8009110:	2301      	movs	r3, #1
 8009112:	6163      	str	r3, [r4, #20]
 8009114:	b002      	add	sp, #8
 8009116:	bd70      	pop	{r4, r5, r6, pc}
 8009118:	ab01      	add	r3, sp, #4
 800911a:	466a      	mov	r2, sp
 800911c:	f7ff ffc8 	bl	80090b0 <__swhatbuf_r>
 8009120:	9900      	ldr	r1, [sp, #0]
 8009122:	4605      	mov	r5, r0
 8009124:	4630      	mov	r0, r6
 8009126:	f7ff fbbb 	bl	80088a0 <_malloc_r>
 800912a:	b948      	cbnz	r0, 8009140 <__smakebuf_r+0x44>
 800912c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009130:	059a      	lsls	r2, r3, #22
 8009132:	d4ef      	bmi.n	8009114 <__smakebuf_r+0x18>
 8009134:	f023 0303 	bic.w	r3, r3, #3
 8009138:	f043 0302 	orr.w	r3, r3, #2
 800913c:	81a3      	strh	r3, [r4, #12]
 800913e:	e7e3      	b.n	8009108 <__smakebuf_r+0xc>
 8009140:	4b0d      	ldr	r3, [pc, #52]	; (8009178 <__smakebuf_r+0x7c>)
 8009142:	62b3      	str	r3, [r6, #40]	; 0x28
 8009144:	89a3      	ldrh	r3, [r4, #12]
 8009146:	6020      	str	r0, [r4, #0]
 8009148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800914c:	81a3      	strh	r3, [r4, #12]
 800914e:	9b00      	ldr	r3, [sp, #0]
 8009150:	6163      	str	r3, [r4, #20]
 8009152:	9b01      	ldr	r3, [sp, #4]
 8009154:	6120      	str	r0, [r4, #16]
 8009156:	b15b      	cbz	r3, 8009170 <__smakebuf_r+0x74>
 8009158:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800915c:	4630      	mov	r0, r6
 800915e:	f000 f863 	bl	8009228 <_isatty_r>
 8009162:	b128      	cbz	r0, 8009170 <__smakebuf_r+0x74>
 8009164:	89a3      	ldrh	r3, [r4, #12]
 8009166:	f023 0303 	bic.w	r3, r3, #3
 800916a:	f043 0301 	orr.w	r3, r3, #1
 800916e:	81a3      	strh	r3, [r4, #12]
 8009170:	89a0      	ldrh	r0, [r4, #12]
 8009172:	4305      	orrs	r5, r0
 8009174:	81a5      	strh	r5, [r4, #12]
 8009176:	e7cd      	b.n	8009114 <__smakebuf_r+0x18>
 8009178:	08007eb5 	.word	0x08007eb5

0800917c <__ascii_mbtowc>:
 800917c:	b082      	sub	sp, #8
 800917e:	b901      	cbnz	r1, 8009182 <__ascii_mbtowc+0x6>
 8009180:	a901      	add	r1, sp, #4
 8009182:	b142      	cbz	r2, 8009196 <__ascii_mbtowc+0x1a>
 8009184:	b14b      	cbz	r3, 800919a <__ascii_mbtowc+0x1e>
 8009186:	7813      	ldrb	r3, [r2, #0]
 8009188:	600b      	str	r3, [r1, #0]
 800918a:	7812      	ldrb	r2, [r2, #0]
 800918c:	1e10      	subs	r0, r2, #0
 800918e:	bf18      	it	ne
 8009190:	2001      	movne	r0, #1
 8009192:	b002      	add	sp, #8
 8009194:	4770      	bx	lr
 8009196:	4610      	mov	r0, r2
 8009198:	e7fb      	b.n	8009192 <__ascii_mbtowc+0x16>
 800919a:	f06f 0001 	mvn.w	r0, #1
 800919e:	e7f8      	b.n	8009192 <__ascii_mbtowc+0x16>

080091a0 <__malloc_lock>:
 80091a0:	4801      	ldr	r0, [pc, #4]	; (80091a8 <__malloc_lock+0x8>)
 80091a2:	f7fe bf5e 	b.w	8008062 <__retarget_lock_acquire_recursive>
 80091a6:	bf00      	nop
 80091a8:	20000348 	.word	0x20000348

080091ac <__malloc_unlock>:
 80091ac:	4801      	ldr	r0, [pc, #4]	; (80091b4 <__malloc_unlock+0x8>)
 80091ae:	f7fe bf59 	b.w	8008064 <__retarget_lock_release_recursive>
 80091b2:	bf00      	nop
 80091b4:	20000348 	.word	0x20000348

080091b8 <_read_r>:
 80091b8:	b538      	push	{r3, r4, r5, lr}
 80091ba:	4d07      	ldr	r5, [pc, #28]	; (80091d8 <_read_r+0x20>)
 80091bc:	4604      	mov	r4, r0
 80091be:	4608      	mov	r0, r1
 80091c0:	4611      	mov	r1, r2
 80091c2:	2200      	movs	r2, #0
 80091c4:	602a      	str	r2, [r5, #0]
 80091c6:	461a      	mov	r2, r3
 80091c8:	f7f8 fa9c 	bl	8001704 <_read>
 80091cc:	1c43      	adds	r3, r0, #1
 80091ce:	d102      	bne.n	80091d6 <_read_r+0x1e>
 80091d0:	682b      	ldr	r3, [r5, #0]
 80091d2:	b103      	cbz	r3, 80091d6 <_read_r+0x1e>
 80091d4:	6023      	str	r3, [r4, #0]
 80091d6:	bd38      	pop	{r3, r4, r5, pc}
 80091d8:	20000354 	.word	0x20000354

080091dc <__ascii_wctomb>:
 80091dc:	b149      	cbz	r1, 80091f2 <__ascii_wctomb+0x16>
 80091de:	2aff      	cmp	r2, #255	; 0xff
 80091e0:	bf85      	ittet	hi
 80091e2:	238a      	movhi	r3, #138	; 0x8a
 80091e4:	6003      	strhi	r3, [r0, #0]
 80091e6:	700a      	strbls	r2, [r1, #0]
 80091e8:	f04f 30ff 	movhi.w	r0, #4294967295
 80091ec:	bf98      	it	ls
 80091ee:	2001      	movls	r0, #1
 80091f0:	4770      	bx	lr
 80091f2:	4608      	mov	r0, r1
 80091f4:	4770      	bx	lr

080091f6 <abort>:
 80091f6:	b508      	push	{r3, lr}
 80091f8:	2006      	movs	r0, #6
 80091fa:	f000 f84d 	bl	8009298 <raise>
 80091fe:	2001      	movs	r0, #1
 8009200:	f7f8 fa76 	bl	80016f0 <_exit>

08009204 <_fstat_r>:
 8009204:	b538      	push	{r3, r4, r5, lr}
 8009206:	4d07      	ldr	r5, [pc, #28]	; (8009224 <_fstat_r+0x20>)
 8009208:	2300      	movs	r3, #0
 800920a:	4604      	mov	r4, r0
 800920c:	4608      	mov	r0, r1
 800920e:	4611      	mov	r1, r2
 8009210:	602b      	str	r3, [r5, #0]
 8009212:	f7f8 fabc 	bl	800178e <_fstat>
 8009216:	1c43      	adds	r3, r0, #1
 8009218:	d102      	bne.n	8009220 <_fstat_r+0x1c>
 800921a:	682b      	ldr	r3, [r5, #0]
 800921c:	b103      	cbz	r3, 8009220 <_fstat_r+0x1c>
 800921e:	6023      	str	r3, [r4, #0]
 8009220:	bd38      	pop	{r3, r4, r5, pc}
 8009222:	bf00      	nop
 8009224:	20000354 	.word	0x20000354

08009228 <_isatty_r>:
 8009228:	b538      	push	{r3, r4, r5, lr}
 800922a:	4d06      	ldr	r5, [pc, #24]	; (8009244 <_isatty_r+0x1c>)
 800922c:	2300      	movs	r3, #0
 800922e:	4604      	mov	r4, r0
 8009230:	4608      	mov	r0, r1
 8009232:	602b      	str	r3, [r5, #0]
 8009234:	f7f8 fabb 	bl	80017ae <_isatty>
 8009238:	1c43      	adds	r3, r0, #1
 800923a:	d102      	bne.n	8009242 <_isatty_r+0x1a>
 800923c:	682b      	ldr	r3, [r5, #0]
 800923e:	b103      	cbz	r3, 8009242 <_isatty_r+0x1a>
 8009240:	6023      	str	r3, [r4, #0]
 8009242:	bd38      	pop	{r3, r4, r5, pc}
 8009244:	20000354 	.word	0x20000354

08009248 <_raise_r>:
 8009248:	291f      	cmp	r1, #31
 800924a:	b538      	push	{r3, r4, r5, lr}
 800924c:	4604      	mov	r4, r0
 800924e:	460d      	mov	r5, r1
 8009250:	d904      	bls.n	800925c <_raise_r+0x14>
 8009252:	2316      	movs	r3, #22
 8009254:	6003      	str	r3, [r0, #0]
 8009256:	f04f 30ff 	mov.w	r0, #4294967295
 800925a:	bd38      	pop	{r3, r4, r5, pc}
 800925c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800925e:	b112      	cbz	r2, 8009266 <_raise_r+0x1e>
 8009260:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009264:	b94b      	cbnz	r3, 800927a <_raise_r+0x32>
 8009266:	4620      	mov	r0, r4
 8009268:	f000 f830 	bl	80092cc <_getpid_r>
 800926c:	462a      	mov	r2, r5
 800926e:	4601      	mov	r1, r0
 8009270:	4620      	mov	r0, r4
 8009272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009276:	f000 b817 	b.w	80092a8 <_kill_r>
 800927a:	2b01      	cmp	r3, #1
 800927c:	d00a      	beq.n	8009294 <_raise_r+0x4c>
 800927e:	1c59      	adds	r1, r3, #1
 8009280:	d103      	bne.n	800928a <_raise_r+0x42>
 8009282:	2316      	movs	r3, #22
 8009284:	6003      	str	r3, [r0, #0]
 8009286:	2001      	movs	r0, #1
 8009288:	e7e7      	b.n	800925a <_raise_r+0x12>
 800928a:	2400      	movs	r4, #0
 800928c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009290:	4628      	mov	r0, r5
 8009292:	4798      	blx	r3
 8009294:	2000      	movs	r0, #0
 8009296:	e7e0      	b.n	800925a <_raise_r+0x12>

08009298 <raise>:
 8009298:	4b02      	ldr	r3, [pc, #8]	; (80092a4 <raise+0xc>)
 800929a:	4601      	mov	r1, r0
 800929c:	6818      	ldr	r0, [r3, #0]
 800929e:	f7ff bfd3 	b.w	8009248 <_raise_r>
 80092a2:	bf00      	nop
 80092a4:	2000000c 	.word	0x2000000c

080092a8 <_kill_r>:
 80092a8:	b538      	push	{r3, r4, r5, lr}
 80092aa:	4d07      	ldr	r5, [pc, #28]	; (80092c8 <_kill_r+0x20>)
 80092ac:	2300      	movs	r3, #0
 80092ae:	4604      	mov	r4, r0
 80092b0:	4608      	mov	r0, r1
 80092b2:	4611      	mov	r1, r2
 80092b4:	602b      	str	r3, [r5, #0]
 80092b6:	f7f8 fa0b 	bl	80016d0 <_kill>
 80092ba:	1c43      	adds	r3, r0, #1
 80092bc:	d102      	bne.n	80092c4 <_kill_r+0x1c>
 80092be:	682b      	ldr	r3, [r5, #0]
 80092c0:	b103      	cbz	r3, 80092c4 <_kill_r+0x1c>
 80092c2:	6023      	str	r3, [r4, #0]
 80092c4:	bd38      	pop	{r3, r4, r5, pc}
 80092c6:	bf00      	nop
 80092c8:	20000354 	.word	0x20000354

080092cc <_getpid_r>:
 80092cc:	f7f8 b9f8 	b.w	80016c0 <_getpid>

080092d0 <_init>:
 80092d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d2:	bf00      	nop
 80092d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092d6:	bc08      	pop	{r3}
 80092d8:	469e      	mov	lr, r3
 80092da:	4770      	bx	lr

080092dc <_fini>:
 80092dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092de:	bf00      	nop
 80092e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092e2:	bc08      	pop	{r3}
 80092e4:	469e      	mov	lr, r3
 80092e6:	4770      	bx	lr
