// Seed: 1268391850
module module_0 (
    input  wor   id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  wire  id_3,
    output uwire id_4,
    input  tri0  id_5
);
  assign id_2 = id_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd67,
    parameter id_3 = 32'd58,
    parameter id_5 = 32'd32
) (
    input wand id_0
    , id_9 = !1,
    input uwire _id_1,
    input tri1 id_2,
    output tri1 _id_3,
    input wand id_4,
    input wire _id_5[id_3 : id_5  *  1 'h0 ||  id_1],
    input wand id_6
    , id_10,
    output supply0 id_7
);
  logic id_11;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_0,
      id_7,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire id_12;
endmodule
