# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: C:\Users\50689\Desktop\Allan\TallerDD-master\TallerDD\Lab4\output_files\Laboratorio4.csv
# Generated on: Tue Oct 12 12:21:25 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
Monedas[1],Input,PIN_AC9,3A,B3A_N0,PIN_AC9,2.5 V,,,,,,,,,,,,,
Monedas[0],Input,PIN_AD10,3A,B3A_N0,PIN_AD10,2.5 V,,,,,,,,,,,,,
display[5],Output,PIN_AC30,5B,B5B_N0,PIN_AG7,,,,,,,,,,,,,,
display[6],Output,PIN_AC29,5B,B5B_N0,PIN_AG1,,,,,,,,,,,,,,
display[0],Output,PIN_AB23,5A,B5A_N0,PIN_AF6,,,,,,,,,,,,,,
display[3],Output,PIN_AC28,5B,B5B_N0,PIN_AJ1,,,,,,,,,,,,,,
display[2],Output,PIN_AD29,5B,B5B_N0,PIN_AG6,,,,,,,,,,,,,,
display[4],Output,PIN_AD30,5B,B5B_N0,PIN_AB12,,,,,,,,,,,,,,
display[1],Output,PIN_AE29,5B,B5B_N0,PIN_AA12,,,,,,,,,,,,,,
Result[1],Output,PIN_V18,4A,B4A_N0,PIN_V18,2.5 V,,,,,,,,,,,,,
Result[0],Output,PIN_W16,4A,B4A_N0,PIN_W16,2.5 V,,,,,,,,,,,,,
Result[2],Output,PIN_W19,4A,B4A_N0,PIN_W19,2.5 V,,,,,,,,,,,,,
Result[3],Output,PIN_W20,5A,B5A_N0,PIN_W20,2.5 V,,,,,,,,,,,,,
btn[3],Unknown,PIN_AA14,3B,B3B_N0,,,,,,,,,,,,,,,
btn[2],Unknown,PIN_AA15,3B,B3B_N0,,,,,,,,,,,,,,,
display_time[0],Unknown,PIN_AA24,5A,B5A_N0,,,,,,,,,,,,,,,
display_cost[6],Unknown,PIN_AA25,5A,B5A_N0,,,,,,,,,,,,,,,
display_cost[5],Unknown,PIN_AA26,5B,B5B_N0,,,,,,,,,,,,,,,
display_cost[1],Unknown,PIN_AA28,5B,B5B_N0,,,,,,,,,,,,,,,
state[0],Unknown,PIN_AB12,3A,B3A_N0,,,,,,,,,,,,,,,
display_cost[4],Unknown,PIN_AB26,5A,B5A_N0,,,,,,,,,,,,,,,
display_cost[3],Unknown,PIN_AB27,5B,B5B_N0,,,,,,,,,,,,,,,
state[1],Unknown,PIN_AC12,3A,B3A_N0,,,,,,,,,,,,,,,
rst,Unknown,PIN_AE12,3A,B3A_N0,,,,,,,,,,,,,,,
state[2],Unknown,PIN_AF9,3A,B3A_N0,,,,,,,,,,,,,,,
state[3],Unknown,PIN_AF10,3A,B3A_N0,,,,,,,,,,,,,,,
clk,Unknown,PIN_AF14,3B,B3B_N0,,,,,,,,,,,,,,,
led[2],Unknown,PIN_V17,4A,B4A_N0,,,,,,,,,,,,,,,
display_time[5],Unknown,PIN_V23,5A,B5A_N0,,,,,,,,,,,,,,,
display_cost[0],Unknown,PIN_V25,5B,B5B_N0,,,,,,,,,,,,,,,
btn[1],Unknown,PIN_W15,3B,B3B_N0,,,,,,,,,,,,,,,
led[1],Unknown,PIN_W21,5A,B5A_N0,,,,,,,,,,,,,,,
display_time[3],Unknown,PIN_W22,5A,B5A_N0,,,,,,,,,,,,,,,
display_time[4],Unknown,PIN_W24,5A,B5A_N0,,,,,,,,,,,,,,,
display_time[6],Unknown,PIN_W25,5B,B5B_N0,,,,,,,,,,,,,,,
btn[0],Unknown,PIN_Y16,3B,B3B_N0,,,,,,,,,,,,,,,
led[3],Unknown,PIN_Y19,4A,B4A_N0,,,,,,,,,,,,,,,
led[0],Unknown,PIN_Y21,5A,B5A_N0,,,,,,,,,,,,,,,
display_time[1],Unknown,PIN_Y23,5A,B5A_N0,,,,,,,,,,,,,,,
display_time[2],Unknown,PIN_Y24,5A,B5A_N0,,,,,,,,,,,,,,,
display_cost[2],Unknown,PIN_Y27,5B,B5B_N0,,,,,,,,,,,,,,,
