Timing Analyzer report for lab11step2
Tue Nov 15 13:29:20 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst|inst10'
 13. Slow 1200mV 85C Model Setup: 'Clk'
 14. Slow 1200mV 85C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'
 15. Slow 1200mV 85C Model Setup: 'clock_generator:inst17|inst5'
 16. Slow 1200mV 85C Model Hold: 'Clk'
 17. Slow 1200mV 85C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'
 18. Slow 1200mV 85C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst|inst10'
 19. Slow 1200mV 85C Model Hold: 'clock_generator:inst17|inst5'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst|inst10'
 28. Slow 1200mV 0C Model Setup: 'Clk'
 29. Slow 1200mV 0C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'
 30. Slow 1200mV 0C Model Setup: 'clock_generator:inst17|inst5'
 31. Slow 1200mV 0C Model Hold: 'Clk'
 32. Slow 1200mV 0C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst|inst10'
 33. Slow 1200mV 0C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'
 34. Slow 1200mV 0C Model Hold: 'clock_generator:inst17|inst5'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst|inst10'
 42. Fast 1200mV 0C Model Setup: 'Clk'
 43. Fast 1200mV 0C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'
 44. Fast 1200mV 0C Model Setup: 'clock_generator:inst17|inst5'
 45. Fast 1200mV 0C Model Hold: 'Clk'
 46. Fast 1200mV 0C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'
 47. Fast 1200mV 0C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst|inst10'
 48. Fast 1200mV 0C Model Hold: 'clock_generator:inst17|inst5'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; lab11step2                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; Clock Name                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                    ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; Clk                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk }                                                    ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst17|clock_divider_1024:inst8|inst10 } ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst17|clock_divider_1024:inst|inst10 }  ;
; clock_generator:inst17|inst5                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst17|inst5 }                           ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                     ;
+-------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+-------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 296.56 MHz  ; 296.56 MHz      ; clock_generator:inst17|clock_divider_1024:inst|inst10  ;                                                               ;
; 301.2 MHz   ; 250.0 MHz       ; Clk                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 347.34 MHz  ; 347.34 MHz      ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ;                                                               ;
; 1104.97 MHz ; 437.64 MHz      ; clock_generator:inst17|inst5                           ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; -2.372 ; -8.183        ;
; Clk                                                    ; -2.320 ; -6.590        ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -1.879 ; -3.158        ;
; clock_generator:inst17|inst5                           ; 0.095  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; Clk                                                    ; 0.401 ; 0.000         ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.402 ; 0.000         ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; 0.402 ; 0.000         ;
; clock_generator:inst17|inst5                           ; 0.402 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; Clk                                                    ; -3.000 ; -15.850       ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -1.285 ; -6.425        ;
; clock_generator:inst17|inst5                           ; -1.285 ; -2.570        ;
+--------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst|inst10'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.372 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.289      ;
; -2.204 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.121      ;
; -2.073 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.990      ;
; -1.938 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.855      ;
; -1.808 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.725      ;
; -1.794 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.711      ;
; -1.693 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.610      ;
; -1.564 ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.481      ;
; -1.437 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.354      ;
; -1.249 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.500        ; 2.864      ; 4.843      ;
; -1.140 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.057      ;
; -1.111 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.028      ;
; -1.109 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.026      ;
; -0.972 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.889      ;
; -0.943 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.860      ;
; -0.941 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.858      ;
; -0.841 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.758      ;
; -0.812 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.729      ;
; -0.810 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.727      ;
; -0.749 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; 2.864      ; 4.843      ;
; -0.739 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.656      ;
; -0.739 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.656      ;
; -0.706 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.623      ;
; -0.677 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.594      ;
; -0.675 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.592      ;
; -0.571 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.488      ;
; -0.571 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.488      ;
; -0.567 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.484      ;
; -0.547 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.464      ;
; -0.545 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.462      ;
; -0.533 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.450      ;
; -0.531 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.448      ;
; -0.440 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.357      ;
; -0.440 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.357      ;
; -0.432 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.349      ;
; -0.430 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.347      ;
; -0.340 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.257      ;
; -0.338 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.255      ;
; -0.305 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.222      ;
; -0.305 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.222      ;
; -0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.098      ;
; -0.173 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.090      ;
; -0.171 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.088      ;
; -0.066 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.983      ;
; -0.054 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.971      ;
; -0.054 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.971      ;
; 0.093  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.824      ;
; 0.152  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.320 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 3.236      ;
; -2.310 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 3.226      ;
; -2.181 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 3.097      ;
; -2.042 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 2.958      ;
; -1.942 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 2.858      ;
; -1.902 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 2.818      ;
; -1.813 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 2.729      ;
; -1.544 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 2.460      ;
; -1.440 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; 0.500        ; 2.988      ; 5.148      ;
; -1.371 ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 2.287      ;
; -0.960 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; 1.000        ; 2.988      ; 5.168      ;
; -0.942 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.858      ;
; -0.932 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.848      ;
; -0.818 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.734      ;
; -0.803 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.719      ;
; -0.802 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.718      ;
; -0.664 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.580      ;
; -0.579 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.495      ;
; -0.579 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.495      ;
; -0.578 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.494      ;
; -0.578 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.494      ;
; -0.569 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.485      ;
; -0.569 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.485      ;
; -0.568 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.484      ;
; -0.568 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.484      ;
; -0.564 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.480      ;
; -0.554 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.470      ;
; -0.524 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.440      ;
; -0.440 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.356      ;
; -0.440 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.356      ;
; -0.439 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.355      ;
; -0.439 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.355      ;
; -0.435 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.351      ;
; -0.350 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.266      ;
; -0.349 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.265      ;
; -0.324 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.240      ;
; -0.301 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.217      ;
; -0.301 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.217      ;
; -0.300 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.216      ;
; -0.300 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.216      ;
; -0.197 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.113      ;
; -0.196 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.112      ;
; -0.187 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.103      ;
; -0.138 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 1.054      ;
; -0.076 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.992      ;
; -0.062 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.978      ;
; -0.061 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.977      ;
; 0.151  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 1.000        ; -0.082     ; 0.765      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'                                                                                                                                           ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.879 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 2.796      ;
; -1.869 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 2.786      ;
; -1.763 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 2.680      ;
; -1.577 ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 2.494      ;
; -1.241 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.908      ; 4.879      ;
; -0.585 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.908      ; 4.723      ;
; -0.527 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.444      ;
; -0.409 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.326      ;
; -0.343 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.260      ;
; -0.333 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.250      ;
; -0.263 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 1.180      ;
; -0.057 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.974      ;
; 0.152  ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst1 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst17|inst5'                                                                        ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.095 ; inst0     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 1.000        ; -0.081     ; 0.822      ;
; 0.152 ; inst0     ; inst0   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152 ; inst1     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 1.000        ; -0.081     ; 0.765      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.674      ;
; 0.611 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.879      ;
; 0.612 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.880      ;
; 0.623 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.891      ;
; 0.655 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.923      ;
; 0.659 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.927      ;
; 0.660 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.928      ;
; 0.663 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 0.931      ;
; 0.815 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.083      ;
; 0.816 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.084      ;
; 0.816 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.084      ;
; 0.816 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.084      ;
; 0.819 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.087      ;
; 0.838 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.106      ;
; 0.839 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.107      ;
; 0.911 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.179      ;
; 0.916 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.184      ;
; 0.917 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.185      ;
; 0.917 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.185      ;
; 0.917 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.185      ;
; 0.990 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.258      ;
; 1.005 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.273      ;
; 1.023 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.291      ;
; 1.024 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.292      ;
; 1.024 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.292      ;
; 1.024 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.292      ;
; 1.027 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.295      ;
; 1.028 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.296      ;
; 1.028 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.296      ;
; 1.028 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.296      ;
; 1.054 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.322      ;
; 1.168 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.436      ;
; 1.269 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.537      ;
; 1.293 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.561      ;
; 1.306 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.574      ;
; 1.310 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; 0.000        ; 3.102      ; 4.860      ;
; 1.376 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.644      ;
; 1.380 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 1.648      ;
; 1.761 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; -0.500       ; 3.102      ; 4.811      ;
; 1.790 ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 2.058      ;
; 1.938 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 2.206      ;
; 2.161 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 2.429      ;
; 2.240 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 2.508      ;
; 2.255 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 2.523      ;
; 2.418 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 2.686      ;
; 2.519 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 2.787      ;
; 2.626 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 2.894      ;
; 2.630 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.082      ; 2.898      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'                                                                                                                                           ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst1 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.610 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 0.877      ;
; 0.828 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.095      ;
; 0.834 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.101      ;
; 0.834 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.101      ;
; 0.838 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.105      ;
; 0.855 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 3.049      ; 4.342      ;
; 1.055 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 1.322      ;
; 1.532 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -0.500       ; 3.049      ; 4.519      ;
; 1.917 ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 2.184      ;
; 2.062 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 2.329      ;
; 2.147 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 2.414      ;
; 2.151 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.081      ; 2.418      ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst|inst10'                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.436 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.703      ;
; 0.607 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.874      ;
; 0.617 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.884      ;
; 0.618 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.885      ;
; 0.646 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.913      ;
; 0.652 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.919      ;
; 0.822 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.089      ;
; 0.825 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.092      ;
; 0.828 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.095      ;
; 0.829 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.096      ;
; 0.911 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.912 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.179      ;
; 0.926 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.193      ;
; 0.927 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.194      ;
; 0.988 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.256      ;
; 1.007 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.274      ;
; 1.008 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.275      ;
; 1.038 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.305      ;
; 1.039 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.306      ;
; 1.093 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.360      ;
; 1.113 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 3.003      ; 4.554      ;
; 1.185 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.452      ;
; 1.186 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.453      ;
; 1.195 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.462      ;
; 1.199 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.466      ;
; 1.200 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.467      ;
; 1.283 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.550      ;
; 1.284 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.551      ;
; 1.293 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.560      ;
; 1.395 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.662      ;
; 1.396 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.663      ;
; 1.405 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.672      ;
; 1.556 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.823      ;
; 1.557 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.824      ;
; 1.566 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.833      ;
; 1.648 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; -0.500       ; 3.003      ; 4.589      ;
; 1.828 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.095      ;
; 1.985 ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.252      ;
; 2.042 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.309      ;
; 2.119 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.386      ;
; 2.138 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.405      ;
; 2.316 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.583      ;
; 2.414 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.681      ;
; 2.526 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.793      ;
; 2.687 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.954      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst17|inst5'                                                                         ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.402 ; inst1     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; inst0     ; inst0   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 0.000        ; 0.081      ; 0.669      ;
; 0.443 ; inst0     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 0.000        ; 0.081      ; 0.710      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                      ;
+-------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+-------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 323.62 MHz  ; 323.62 MHz      ; clock_generator:inst17|clock_divider_1024:inst|inst10  ;                                                               ;
; 327.87 MHz  ; 250.0 MHz       ; Clk                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 377.79 MHz  ; 377.79 MHz      ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ;                                                               ;
; 1219.51 MHz ; 437.64 MHz      ; clock_generator:inst17|inst5                           ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; -2.090 ; -6.574        ;
; Clk                                                    ; -2.050 ; -5.128        ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -1.647 ; -2.523        ;
; clock_generator:inst17|inst5                           ; 0.180  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; Clk                                                    ; 0.352 ; 0.000         ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; 0.353 ; 0.000         ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.354 ; 0.000         ;
; clock_generator:inst17|inst5                           ; 0.354 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; Clk                                                    ; -3.000 ; -15.850       ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -1.285 ; -6.425        ;
; clock_generator:inst17|inst5                           ; -1.285 ; -2.570        ;
+--------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.090 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 3.016      ;
; -1.943 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.869      ;
; -1.832 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.758      ;
; -1.708 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.634      ;
; -1.585 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.511      ;
; -1.574 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.500      ;
; -1.490 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.416      ;
; -1.360 ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.286      ;
; -1.254 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.180      ;
; -1.124 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.500        ; 2.580      ; 4.416      ;
; -0.914 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.840      ;
; -0.898 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.824      ;
; -0.896 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.822      ;
; -0.767 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.693      ;
; -0.751 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.677      ;
; -0.749 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.675      ;
; -0.746 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; 2.580      ; 4.538      ;
; -0.656 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.582      ;
; -0.640 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.566      ;
; -0.638 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.564      ;
; -0.564 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.490      ;
; -0.563 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.489      ;
; -0.536 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.462      ;
; -0.516 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.442      ;
; -0.514 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.440      ;
; -0.446 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.372      ;
; -0.417 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.343      ;
; -0.416 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.342      ;
; -0.393 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.319      ;
; -0.391 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.317      ;
; -0.382 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.308      ;
; -0.380 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.306      ;
; -0.306 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.232      ;
; -0.305 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.231      ;
; -0.298 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.224      ;
; -0.296 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.222      ;
; -0.203 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.129      ;
; -0.201 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.127      ;
; -0.182 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.108      ;
; -0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.107      ;
; -0.064 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.990      ;
; -0.058 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.984      ;
; -0.055 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.981      ;
; 0.039  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.887      ;
; 0.051  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.875      ;
; 0.051  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.875      ;
; 0.179  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.747      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.050 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 2.975      ;
; -2.040 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 2.965      ;
; -1.930 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 2.855      ;
; -1.803 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 2.728      ;
; -1.713 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 2.638      ;
; -1.674 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 2.599      ;
; -1.599 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 2.524      ;
; -1.353 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 2.278      ;
; -1.279 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; 0.500        ; 2.717      ; 4.698      ;
; -1.205 ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 2.130      ;
; -0.907 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; 1.000        ; 2.717      ; 4.826      ;
; -0.749 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.674      ;
; -0.739 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.664      ;
; -0.636 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.561      ;
; -0.629 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.554      ;
; -0.624 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.549      ;
; -0.502 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.427      ;
; -0.423 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.348      ;
; -0.423 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.348      ;
; -0.423 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.348      ;
; -0.422 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.347      ;
; -0.413 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.338      ;
; -0.413 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.338      ;
; -0.413 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.338      ;
; -0.412 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.337      ;
; -0.412 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.337      ;
; -0.408 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.333      ;
; -0.373 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.298      ;
; -0.303 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.228      ;
; -0.303 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.228      ;
; -0.303 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.228      ;
; -0.302 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.227      ;
; -0.298 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.223      ;
; -0.213 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.138      ;
; -0.212 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.137      ;
; -0.191 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.116      ;
; -0.176 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.101      ;
; -0.176 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.101      ;
; -0.176 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.101      ;
; -0.175 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.100      ;
; -0.082 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.007      ;
; -0.079 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 1.004      ;
; -0.069 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.994      ;
; -0.027 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.952      ;
; 0.030  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.895      ;
; 0.042  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.883      ;
; 0.043  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.882      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 1.000        ; -0.074     ; 0.683      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'                                                                                                                                            ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.647 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.574      ;
; -1.638 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.565      ;
; -1.549 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.476      ;
; -1.380 ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.307      ;
; -1.099 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.616      ; 4.427      ;
; -0.579 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.616      ; 4.407      ;
; -0.410 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.337      ;
; -0.259 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.186      ;
; -0.207 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.134      ;
; -0.195 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.122      ;
; -0.162 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.089      ;
; 0.050  ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.877      ;
; 0.244  ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst1 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst17|inst5'                                                                         ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.180 ; inst0     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 1.000        ; -0.072     ; 0.747      ;
; 0.244 ; inst0     ; inst0   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244 ; inst1     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 1.000        ; -0.072     ; 0.683      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.352 ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.363 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.608      ;
; 0.567 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.812      ;
; 0.568 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.813      ;
; 0.577 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.822      ;
; 0.598 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.843      ;
; 0.602 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.847      ;
; 0.603 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.848      ;
; 0.607 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.852      ;
; 0.745 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.990      ;
; 0.745 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.990      ;
; 0.745 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.990      ;
; 0.745 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 0.990      ;
; 0.761 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.006      ;
; 0.778 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.023      ;
; 0.779 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.024      ;
; 0.830 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.075      ;
; 0.835 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.080      ;
; 0.835 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.080      ;
; 0.835 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.080      ;
; 0.835 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.080      ;
; 0.901 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.146      ;
; 0.915 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.160      ;
; 0.930 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.175      ;
; 0.930 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.175      ;
; 0.930 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.175      ;
; 0.930 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.175      ;
; 0.935 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.180      ;
; 0.935 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.180      ;
; 0.935 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.180      ;
; 0.935 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.180      ;
; 0.949 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.194      ;
; 1.071 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.316      ;
; 1.161 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.406      ;
; 1.163 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.408      ;
; 1.174 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.419      ;
; 1.230 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; 0.000        ; 2.819      ; 4.463      ;
; 1.256 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.501      ;
; 1.261 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.506      ;
; 1.583 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; -0.500       ; 2.819      ; 4.316      ;
; 1.600 ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.845      ;
; 1.736 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 1.981      ;
; 1.941 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 2.186      ;
; 2.012 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 2.257      ;
; 2.026 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 2.271      ;
; 2.182 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 2.427      ;
; 2.272 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 2.517      ;
; 2.367 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 2.612      ;
; 2.372 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.074      ; 2.617      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.394 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.638      ;
; 0.566 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.810      ;
; 0.569 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.813      ;
; 0.569 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.813      ;
; 0.589 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.834      ;
; 0.595 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.839      ;
; 0.756 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.000      ;
; 0.757 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.001      ;
; 0.764 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.008      ;
; 0.767 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.011      ;
; 0.831 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.075      ;
; 0.832 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.076      ;
; 0.844 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.088      ;
; 0.845 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.089      ;
; 0.897 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.141      ;
; 0.898 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.142      ;
; 0.916 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.160      ;
; 0.917 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.161      ;
; 0.945 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.189      ;
; 0.946 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.190      ;
; 1.001 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.245      ;
; 1.086 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.330      ;
; 1.087 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 2.706      ; 4.197      ;
; 1.087 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.331      ;
; 1.104 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.348      ;
; 1.105 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.349      ;
; 1.108 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.352      ;
; 1.174 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.418      ;
; 1.175 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.419      ;
; 1.196 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.440      ;
; 1.275 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.519      ;
; 1.276 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.520      ;
; 1.297 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.541      ;
; 1.434 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.678      ;
; 1.435 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.679      ;
; 1.456 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.700      ;
; 1.501 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; -0.500       ; 2.706      ; 4.111      ;
; 1.641 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.885      ;
; 1.782 ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.026      ;
; 1.839 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.083      ;
; 1.905 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.149      ;
; 1.924 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.168      ;
; 2.094 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.338      ;
; 2.182 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.426      ;
; 2.283 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.527      ;
; 2.442 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.686      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'                                                                                                                                            ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst1 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.563 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.806      ;
; 0.749 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.992      ;
; 0.767 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.010      ;
; 0.775 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.018      ;
; 0.775 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.018      ;
; 0.836 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.743      ; 3.983      ;
; 0.977 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.220      ;
; 1.389 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.743      ; 4.036      ;
; 1.717 ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.960      ;
; 1.848 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.091      ;
; 1.923 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.166      ;
; 1.928 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.171      ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst17|inst5'                                                                          ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.354 ; inst1     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; inst0     ; inst0   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 0.000        ; 0.072      ; 0.597      ;
; 0.402 ; inst0     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 0.000        ; 0.072      ; 0.645      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; -0.662 ; -0.812        ;
; Clk                                                    ; -0.612 ; -0.612        ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -0.457 ; -0.457        ;
; clock_generator:inst17|inst5                           ; 0.558  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; Clk                                                    ; 0.180 ; 0.000         ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.181 ; 0.000         ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; 0.181 ; 0.000         ;
; clock_generator:inst17|inst5                           ; 0.181 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; Clk                                                    ; -3.000 ; -13.600       ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -1.000 ; -5.000        ;
; clock_generator:inst17|inst5                           ; -1.000 ; -2.000        ;
+--------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.662 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.607      ;
; -0.572 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.517      ;
; -0.497 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.442      ;
; -0.485 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.500        ; 1.498      ; 2.575      ;
; -0.439 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.384      ;
; -0.379 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.324      ;
; -0.367 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.312      ;
; -0.313 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.258      ;
; -0.261 ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.206      ;
; -0.199 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.144      ;
; -0.065 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.010      ;
; -0.044 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.989      ;
; -0.041 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.986      ;
; 0.025  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.920      ;
; 0.046  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.899      ;
; 0.049  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.896      ;
; 0.100  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.845      ;
; 0.121  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.824      ;
; 0.124  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.821      ;
; 0.137  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.808      ;
; 0.137  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.808      ;
; 0.158  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.787      ;
; 0.179  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.766      ;
; 0.182  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.763      ;
; 0.220  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.725      ;
; 0.227  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.718      ;
; 0.227  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.718      ;
; 0.239  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.706      ;
; 0.242  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.703      ;
; 0.243  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; 1.498      ; 2.347      ;
; 0.251  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.694      ;
; 0.254  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.691      ;
; 0.302  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.643      ;
; 0.302  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.643      ;
; 0.305  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.640      ;
; 0.308  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.637      ;
; 0.332  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.613      ;
; 0.335  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.610      ;
; 0.360  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.585      ;
; 0.360  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.585      ;
; 0.422  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.523      ;
; 0.422  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.523      ;
; 0.424  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.521      ;
; 0.470  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.475      ;
; 0.480  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.465      ;
; 0.481  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.464      ;
; 0.556  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.389      ;
; 0.586  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.612 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 1.556      ;
; -0.610 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 1.554      ;
; -0.561 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; 0.500        ; 1.601      ; 2.744      ;
; -0.535 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 1.479      ;
; -0.474 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 1.418      ;
; -0.431 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 1.375      ;
; -0.409 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 1.353      ;
; -0.358 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 1.302      ;
; -0.218 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 1.162      ;
; -0.162 ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 1.106      ;
; 0.050  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.894      ;
; 0.052  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.892      ;
; 0.119  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.825      ;
; 0.127  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.817      ;
; 0.129  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.815      ;
; 0.188  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.756      ;
; 0.199  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; 1.000        ; 1.601      ; 2.484      ;
; 0.227  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.717      ;
; 0.227  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.717      ;
; 0.228  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.716      ;
; 0.229  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.715      ;
; 0.229  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.715      ;
; 0.229  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.715      ;
; 0.230  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.714      ;
; 0.231  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.713      ;
; 0.231  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.713      ;
; 0.253  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.691      ;
; 0.254  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.690      ;
; 0.304  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.640      ;
; 0.304  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.640      ;
; 0.304  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.640      ;
; 0.305  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.639      ;
; 0.306  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.638      ;
; 0.330  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.614      ;
; 0.331  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.613      ;
; 0.344  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.600      ;
; 0.365  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.579      ;
; 0.365  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.579      ;
; 0.366  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.578      ;
; 0.367  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.577      ;
; 0.410  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.534      ;
; 0.412  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.532      ;
; 0.417  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.527      ;
; 0.444  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.500      ;
; 0.465  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.479      ;
; 0.474  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.470      ;
; 0.474  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.470      ;
; 0.585  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 1.000        ; -0.043     ; 0.359      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'                                                                                                                                            ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.457 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.500        ; 1.529      ; 2.578      ;
; -0.409 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.354      ;
; -0.405 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.350      ;
; -0.343 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.288      ;
; -0.259 ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.204      ;
; 0.238  ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.707      ;
; 0.302  ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.643      ;
; 0.314  ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; 1.529      ; 2.307      ;
; 0.333  ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.612      ;
; 0.341  ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.604      ;
; 0.367  ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.578      ;
; 0.479  ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.466      ;
; 0.586  ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst1 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst17|inst5'                                                                         ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.558 ; inst0     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 1.000        ; -0.042     ; 0.387      ;
; 0.586 ; inst0     ; inst0   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; inst1     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 1.000        ; -0.042     ; 0.359      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.314      ;
; 0.270 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.397      ;
; 0.271 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.398      ;
; 0.277 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.404      ;
; 0.299 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.428      ;
; 0.303 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.430      ;
; 0.365 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.492      ;
; 0.365 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.492      ;
; 0.365 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.492      ;
; 0.366 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.493      ;
; 0.366 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.493      ;
; 0.375 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.502      ;
; 0.376 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.503      ;
; 0.413 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.540      ;
; 0.413 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.540      ;
; 0.413 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.540      ;
; 0.414 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.541      ;
; 0.414 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.541      ;
; 0.416 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; 0.000        ; 1.664      ; 2.299      ;
; 0.450 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.461 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.588      ;
; 0.466 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.593      ;
; 0.466 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.593      ;
; 0.467 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.594      ;
; 0.467 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.594      ;
; 0.468 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.595      ;
; 0.468 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.595      ;
; 0.469 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.596      ;
; 0.469 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.596      ;
; 0.508 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.635      ;
; 0.522 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.649      ;
; 0.570 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.697      ;
; 0.615 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.742      ;
; 0.621 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.748      ;
; 0.623 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.750      ;
; 0.625 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.752      ;
; 0.827 ; clock_generator:inst17|clock_divider_1024:inst|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 0.954      ;
; 0.881 ; clock_generator:inst17|clock_divider_1024:inst|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 1.008      ;
; 0.996 ; clock_generator:inst17|clock_divider_1024:inst|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 1.123      ;
; 1.033 ; clock_generator:inst17|clock_divider_1024:inst|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 1.160      ;
; 1.044 ; clock_generator:inst17|clock_divider_1024:inst|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 1.171      ;
; 1.105 ; clock_generator:inst17|clock_divider_1024:inst|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 1.232      ;
; 1.153 ; clock_generator:inst17|clock_divider_1024:inst|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 1.280      ;
; 1.171 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk         ; -0.500       ; 1.664      ; 2.554      ;
; 1.206 ; clock_generator:inst17|clock_divider_1024:inst|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 1.333      ;
; 1.208 ; clock_generator:inst17|clock_divider_1024:inst|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; Clk                                                   ; Clk         ; 0.000        ; 0.043      ; 1.335      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst8|inst10'                                                                                                                                            ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst1 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.270 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.396      ;
; 0.293 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 1.603      ; 2.105      ;
; 0.367 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.371 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.497      ;
; 0.375 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst3 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.501      ;
; 0.375 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst2 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.501      ;
; 0.466 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst4 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.592      ;
; 0.876 ; clock_generator:inst17|inst4 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.002      ;
; 0.946 ; clock_generator:inst17|inst3 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.072      ;
; 0.988 ; clock_generator:inst17|inst2 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.114      ;
; 0.989 ; clock_generator:inst17|inst1 ; clock_generator:inst17|inst5 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.115      ;
; 1.015 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -0.500       ; 1.603      ; 2.327      ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst17|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.198 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.324      ;
; 0.270 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.396      ;
; 0.271 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.397      ;
; 0.272 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.398      ;
; 0.295 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.422      ;
; 0.297 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.423      ;
; 0.370 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.496      ;
; 0.372 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.376 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.502      ;
; 0.376 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.502      ;
; 0.413 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 1.571      ; 2.193      ;
; 0.413 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.539      ;
; 0.414 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.540      ;
; 0.421 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.547      ;
; 0.421 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.547      ;
; 0.449 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.576      ;
; 0.460 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.587      ;
; 0.477 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.603      ;
; 0.477 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.603      ;
; 0.480 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.606      ;
; 0.533 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.659      ;
; 0.534 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.660      ;
; 0.536 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.662      ;
; 0.545 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.671      ;
; 0.578 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.705      ;
; 0.581 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.707      ;
; 0.634 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.760      ;
; 0.635 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.761      ;
; 0.637 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.763      ;
; 0.702 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.828      ;
; 0.703 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.829      ;
; 0.705 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.831      ;
; 0.840 ; clock_generator:inst17|clock_divider_1024:inst8|inst8  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.966      ;
; 0.900 ; clock_generator:inst17|clock_divider_1024:inst8|inst9  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.026      ;
; 0.955 ; clock_generator:inst17|clock_divider_1024:inst8|inst6  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.081      ;
; 0.991 ; clock_generator:inst17|clock_divider_1024:inst8|inst7  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.117      ;
; 1.002 ; clock_generator:inst17|clock_divider_1024:inst8|inst5  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.128      ;
; 1.075 ; clock_generator:inst17|clock_divider_1024:inst8|inst3  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.201      ;
; 1.113 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; -0.500       ; 1.571      ; 2.393      ;
; 1.120 ; clock_generator:inst17|clock_divider_1024:inst8|inst4  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.246      ;
; 1.176 ; clock_generator:inst17|clock_divider_1024:inst8|inst2  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.302      ;
; 1.244 ; clock_generator:inst17|clock_divider_1024:inst8|inst1  ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.370      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst17|inst5'                                                                          ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.181 ; inst1     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; inst0     ; inst0   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 0.000        ; 0.042      ; 0.307      ;
; 0.201 ; inst0     ; inst1   ; clock_generator:inst17|inst5 ; clock_generator:inst17|inst5 ; 0.000        ; 0.042      ; 0.327      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -2.372  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  Clk                                                    ; -2.320  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -1.879  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:inst17|clock_divider_1024:inst|inst10  ; -2.372  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:inst17|inst5                           ; 0.095   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                         ; -17.931 ; 0.0   ; 0.0      ; 0.0     ; -37.695             ;
;  Clk                                                    ; -6.590  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  clock_generator:inst17|clock_divider_1024:inst8|inst10 ; -3.158  ; 0.000 ; N/A      ; N/A     ; -6.425              ;
;  clock_generator:inst17|clock_divider_1024:inst|inst10  ; -8.183  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  clock_generator:inst17|inst5                           ; 0.000   ; 0.000 ; N/A      ; N/A     ; -2.570              ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX00         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX01         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX02         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX03         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX04         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX05         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX06         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX00         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX01         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX02         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX03         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX04         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX05         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX06         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX00         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX01         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX02         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX03         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX04         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX05         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX06         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX00         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX01         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX02         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX03         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX04         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX05         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX06         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; Clk                                                    ; Clk                                                    ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; Clk                                                    ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 14       ; 0        ; 0        ; 0        ;
; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst17|inst5                           ; clock_generator:inst17|inst5                           ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; Clk                                                    ; Clk                                                    ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; Clk                                                    ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 14       ; 0        ; 0        ; 0        ;
; clock_generator:inst17|inst5                           ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst17|inst5                           ; clock_generator:inst17|inst5                           ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                 ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+
; Target                                                 ; Clock                                                  ; Type ; Status      ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+
; Clk                                                    ; Clk                                                    ; Base ; Constrained ;
; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; clock_generator:inst17|clock_divider_1024:inst8|inst10 ; Base ; Constrained ;
; clock_generator:inst17|clock_divider_1024:inst|inst10  ; clock_generator:inst17|clock_divider_1024:inst|inst10  ; Base ; Constrained ;
; clock_generator:inst17|inst5                           ; clock_generator:inst17|inst5                           ; Base ; Constrained ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX00       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX01       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX02       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX03       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX04       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX05       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX06       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX00       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX01       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX02       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX03       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX04       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX05       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX06       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Tue Nov 15 13:29:16 2022
Info: Command: quartus_sta lab11step2 -c lab11step2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst17|inst5 clock_generator:inst17|inst5
    Info (332105): create_clock -period 1.000 -name clock_generator:inst17|clock_divider_1024:inst8|inst10 clock_generator:inst17|clock_divider_1024:inst8|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst17|clock_divider_1024:inst|inst10 clock_generator:inst17|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name Clk Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.372              -8.183 clock_generator:inst17|clock_divider_1024:inst|inst10 
    Info (332119):    -2.320              -6.590 Clk 
    Info (332119):    -1.879              -3.158 clock_generator:inst17|clock_divider_1024:inst8|inst10 
    Info (332119):     0.095               0.000 clock_generator:inst17|inst5 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 Clk 
    Info (332119):     0.402               0.000 clock_generator:inst17|clock_divider_1024:inst8|inst10 
    Info (332119):     0.402               0.000 clock_generator:inst17|clock_divider_1024:inst|inst10 
    Info (332119):     0.402               0.000 clock_generator:inst17|inst5 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Clk 
    Info (332119):    -1.285             -12.850 clock_generator:inst17|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 clock_generator:inst17|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -2.570 clock_generator:inst17|inst5 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.090              -6.574 clock_generator:inst17|clock_divider_1024:inst|inst10 
    Info (332119):    -2.050              -5.128 Clk 
    Info (332119):    -1.647              -2.523 clock_generator:inst17|clock_divider_1024:inst8|inst10 
    Info (332119):     0.180               0.000 clock_generator:inst17|inst5 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 Clk 
    Info (332119):     0.353               0.000 clock_generator:inst17|clock_divider_1024:inst|inst10 
    Info (332119):     0.354               0.000 clock_generator:inst17|clock_divider_1024:inst8|inst10 
    Info (332119):     0.354               0.000 clock_generator:inst17|inst5 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Clk 
    Info (332119):    -1.285             -12.850 clock_generator:inst17|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 clock_generator:inst17|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -2.570 clock_generator:inst17|inst5 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.662              -0.812 clock_generator:inst17|clock_divider_1024:inst|inst10 
    Info (332119):    -0.612              -0.612 Clk 
    Info (332119):    -0.457              -0.457 clock_generator:inst17|clock_divider_1024:inst8|inst10 
    Info (332119):     0.558               0.000 clock_generator:inst17|inst5 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 Clk 
    Info (332119):     0.181               0.000 clock_generator:inst17|clock_divider_1024:inst8|inst10 
    Info (332119):     0.181               0.000 clock_generator:inst17|clock_divider_1024:inst|inst10 
    Info (332119):     0.181               0.000 clock_generator:inst17|inst5 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.600 Clk 
    Info (332119):    -1.000             -10.000 clock_generator:inst17|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -5.000 clock_generator:inst17|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.000              -2.000 clock_generator:inst17|inst5 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Tue Nov 15 13:29:20 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


