

================================================================
== Vivado HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Thu May  9 12:58:34 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   28|  147474|   28|  147474|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |   11|    1271|         3|          1|          1|   10 ~ 1270  |    yes   |
        |- Loop 2  |  145|  147457|         3|          1|          1| 144 ~ 147456 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    295|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     430|      2|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    279|
|Register         |        -|      -|     481|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     911|    576|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |cnn_mul_32s_32s_3bkb_U59  |cnn_mul_32s_32s_3bkb  |        0|      4|  215|   1|
    |cnn_mul_32s_32s_3bkb_U60  |cnn_mul_32s_32s_3bkb  |        0|      4|  215|   1|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|      8|  430|   2|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_16s_1cud_U61  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    |cnn_mul_mul_16s_1cud_U62  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    |cnn_mul_mul_16s_1cud_U63  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    |cnn_mul_mul_16s_1cud_U64  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_13_fu_194_p2                        |     +    |      0|  0|  38|          31|           1|
    |i_5_fu_165_p2                         |     +    |      0|  0|  38|          31|           1|
    |tmp_77_fu_180_p2                      |     +    |      0|  0|  39|          32|           2|
    |tmp_80_fu_151_p2                      |     +    |      0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_pp1_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_io                   |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_81_fu_189_p2                      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_82_fu_160_p2                      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_1_fu_171_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_fu_200_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_124_p2                       |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 295|         296|         159|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  129|         28|    1|         28|
    |ap_done                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |    9|          2|    1|          2|
    |i1_reg_92                       |    9|          2|   31|         62|
    |i_reg_103                       |    9|          2|   31|         62|
    |stream_in_V_V_blk_n             |    9|          2|    1|          2|
    |stream_out_TDATA_blk_n          |    9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |    9|          2|   16|         32|
    |stream_out_V_data_V_1_state     |   15|          3|    2|          6|
    |stream_out_V_last_1_data_in     |   21|          4|    1|          4|
    |stream_out_V_last_1_data_out    |    9|          2|    1|          2|
    |stream_out_V_last_1_state       |   15|          3|    2|          6|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  279|         60|   92|        216|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |KER_bound_reg_289                |  32|   0|   32|          0|
    |OFM_bound_reg_324                |  32|   0|   32|          0|
    |ap_CS_fsm                        |  27|   0|   27|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |i1_reg_92                        |  31|   0|   31|          0|
    |i_reg_103                        |  31|   0|   31|          0|
    |reg_114                          |  16|   0|   16|          0|
    |reg_119                          |  16|   0|   16|          0|
    |stream_out_V_data_V_1_payload_A  |  16|   0|   16|          0|
    |stream_out_V_data_V_1_payload_B  |  16|   0|   16|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_1_payload_A    |   1|   0|    1|          0|
    |stream_out_V_last_1_payload_B    |   1|   0|    1|          0|
    |stream_out_V_last_1_sel_rd       |   1|   0|    1|          0|
    |stream_out_V_last_1_sel_wr       |   1|   0|    1|          0|
    |stream_out_V_last_1_state        |   2|   0|    2|          0|
    |tmp2_reg_314                     |  32|   0|   32|          0|
    |tmp3_reg_319                     |  32|   0|   32|          0|
    |tmp5_reg_279                     |  32|   0|   32|          0|
    |tmp6_reg_284                     |  32|   0|   32|          0|
    |tmp_77_reg_330                   |  32|   0|   32|          0|
    |tmp_80_reg_295                   |  32|   0|   32|          0|
    |tmp_81_reg_335                   |   1|   0|    1|          0|
    |tmp_81_reg_335_pp1_iter1_reg     |   1|   0|    1|          0|
    |tmp_82_reg_300                   |   1|   0|    1|          0|
    |tmp_82_reg_300_pp0_iter1_reg     |   1|   0|    1|          0|
    |tmp_V_101_reg_233                |  16|   0|   16|          0|
    |tmp_V_102_reg_239                |  16|   0|   16|          0|
    |tmp_V_105_reg_245                |  16|   0|   16|          0|
    |tmp_last_1_reg_309               |   1|   0|    1|          0|
    |tmp_last_reg_344                 |   1|   0|    1|          0|
    |tmp_s_reg_229                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 481|   0|  481|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|stream_in_V_V_dout     |  in |   16|   ap_fifo  |    stream_in_V_V    |    pointer   |
|stream_in_V_V_empty_n  |  in |    1|   ap_fifo  |    stream_in_V_V    |    pointer   |
|stream_in_V_V_read     | out |    1|   ap_fifo  |    stream_in_V_V    |    pointer   |
|stream_out_TDATA       | out |   16|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TVALID      | out |    1|    axis    |  stream_out_V_last  |    pointer   |
|stream_out_TREADY      |  in |    1|    axis    |  stream_out_V_last  |    pointer   |
|stream_out_TLAST       | out |    1|    axis    |  stream_out_V_last  |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 17 18 19 }
  Pipeline-1 : II = 1, D = 3, States = { 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	21  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	20  / (!tmp_82)
	18  / (tmp_82)
18 --> 
	19  / true
19 --> 
	17  / true
20 --> 
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	20  / (!tmp_81)
	30  / (tmp_81)
30 --> 
	31  / true
31 --> 
	29  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 32 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:8]   --->   Operation 32 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V, i1 false)" [CNN_HLS/axi_dma_master.h:12]   --->   Operation 33 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V, i1 false)" [CNN_HLS/axi_dma_master.h:12]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (2.18ns)   --->   "%tmp_V_100 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:14]   --->   Operation 35 'read' 'tmp_V_100' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_100, i1 false)" [CNN_HLS/axi_dma_master.h:18]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 37 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 0" [CNN_HLS/axi_dma_master.h:50]   --->   Operation 37 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_100, i1 false)" [CNN_HLS/axi_dma_master.h:18]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 39 [1/1] (2.18ns)   --->   "%tmp_V_101 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:20]   --->   Operation 39 'read' 'tmp_V_101' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 40 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_101, i1 false)" [CNN_HLS/axi_dma_master.h:24]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_101, i1 false)" [CNN_HLS/axi_dma_master.h:24]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_102 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:26]   --->   Operation 42 'read' 'tmp_V_102' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_102, i1 false)" [CNN_HLS/axi_dma_master.h:30]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_102, i1 false)" [CNN_HLS/axi_dma_master.h:30]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_103 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:32]   --->   Operation 45 'read' 'tmp_V_103' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 46 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_103, i1 false)" [CNN_HLS/axi_dma_master.h:36]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 47 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_103, i1 false)" [CNN_HLS/axi_dma_master.h:36]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_V_104 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:38]   --->   Operation 48 'read' 'tmp_V_104' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_104, i1 false)" [CNN_HLS/axi_dma_master.h:42]   --->   Operation 49 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_104, i1 false)" [CNN_HLS/axi_dma_master.h:42]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 51 [1/1] (2.18ns)   --->   "%tmp_V_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:44]   --->   Operation 51 'read' 'tmp_V_105' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 52 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_105, i1 false)" [CNN_HLS/axi_dma_master.h:48]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str130, i32 0, i32 0, [1 x i8]* @p_str131, [1 x i8]* @p_str132, [1 x i8]* @p_str133, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str134, [1 x i8]* @p_str135)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_data_V, i1* %stream_out_V_last, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_105, i1 false)" [CNN_HLS/axi_dma_master.h:48]   --->   Operation 55 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_104 to i32" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 56 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %4" [CNN_HLS/axi_dma_master.h:50]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %tmp_V_102 to i32" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 58 'sext' 'rhs_V_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_78 = sext i16 %tmp_V_101 to i32" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 59 'sext' 'tmp_78' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 60 [3/3] (3.89ns)   --->   "%tmp5 = mul i32 %tmp_78, %rhs_V_4" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 60 'mul' 'tmp5' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 61 [3/3] (3.89ns)   --->   "%tmp6 = mul i32 %tmp_78, %lhs_V" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 61 'mul' 'tmp6' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_105 to i32" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 62 'sext' 'rhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%p_s = sext i16 %tmp_V_100 to i32" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 63 'sext' 'p_s' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 64 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 64 'mul' 'tmp2' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [3/3] (3.89ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 65 'mul' 'tmp3' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 66 [2/3] (3.89ns)   --->   "%tmp5 = mul i32 %tmp_78, %rhs_V_4" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 66 'mul' 'tmp5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 67 [2/3] (3.89ns)   --->   "%tmp6 = mul i32 %tmp_78, %lhs_V" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 67 'mul' 'tmp6' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 68 [1/3] (0.00ns)   --->   "%tmp5 = mul i32 %tmp_78, %rhs_V_4" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 68 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 69 [1/3] (0.00ns)   --->   "%tmp6 = mul i32 %tmp_78, %lhs_V" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 69 'mul' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 70 [5/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 70 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 71 [4/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 71 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 72 [3/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 72 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 73 [2/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 73 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 74 [1/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [CNN_HLS/axi_dma_master.h:67]   --->   Operation 74 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 75 [1/1] (2.55ns)   --->   "%tmp_80 = add nsw i32 %KER_bound, -1" [CNN_HLS/axi_dma_master.h:73]   --->   Operation 75 'add' 'tmp_80' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (1.76ns)   --->   "br label %5" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %4 ], [ %i_5, %6 ]"   --->   Operation 77 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 78 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (2.47ns)   --->   "%tmp_82 = icmp slt i32 %i1_cast, %KER_bound" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 79 'icmp' 'tmp_82' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 80 [1/1] (2.52ns)   --->   "%i_5 = add i31 %i1, 1" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 80 'add' 'i_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %6, label %.loopexit.loopexit" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (2.47ns)   --->   "%tmp_last_1 = icmp eq i32 %i1_cast, %tmp_80" [CNN_HLS/axi_dma_master.h:73]   --->   Operation 82 'icmp' 'tmp_last_1' <Predicate = (tmp_82)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 83 [1/1] (2.18ns)   --->   "%tmp_V_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:72]   --->   Operation 83 'read' 'tmp_V_107' <Predicate = (tmp_82)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 84 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_107, i1 %tmp_last_1)" [CNN_HLS/axi_dma_master.h:77]   --->   Operation 84 'write' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [CNN_HLS/axi_dma_master.h:69]   --->   Operation 85 'specregionbegin' 'tmp_134' <Predicate = (tmp_82)> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 144, i32 147456, i32 38372, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_master.h:70]   --->   Operation 86 'speclooptripcount' <Predicate = (tmp_82)> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_master.h:71]   --->   Operation 87 'specpipeline' <Predicate = (tmp_82)> <Delay = 0.00>
ST_19 : Operation 88 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_107, i1 %tmp_last_1)" [CNN_HLS/axi_dma_master.h:77]   --->   Operation 88 'write' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_134)" [CNN_HLS/axi_dma_master.h:78]   --->   Operation 89 'specregionend' 'empty_86' <Predicate = (tmp_82)> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/axi_dma_master.h:68]   --->   Operation 90 'br' <Predicate = (tmp_82)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.00>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 91 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 92 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [CNN_HLS/axi_dma_master.h:80]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>

State 21 <SV = 8> <Delay = 3.89>
ST_21 : Operation 94 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 94 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 95 [2/3] (3.89ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 95 'mul' 'tmp3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 96 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 96 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 97 [1/3] (0.00ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 97 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 10> <Delay = 3.95>
ST_23 : Operation 98 [5/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 98 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 3.95>
ST_24 : Operation 99 [4/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 99 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 3.95>
ST_25 : Operation 100 [3/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 100 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 3.95>
ST_26 : Operation 101 [2/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 101 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 3.95>
ST_27 : Operation 102 [1/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [CNN_HLS/axi_dma_master.h:52]   --->   Operation 102 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 2.55>
ST_28 : Operation 103 [1/1] (2.55ns)   --->   "%tmp_77 = add nsw i32 %OFM_bound, -1" [CNN_HLS/axi_dma_master.h:58]   --->   Operation 103 'add' 'tmp_77' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 104 [1/1] (1.76ns)   --->   "br label %2" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 16> <Delay = 3.45>
ST_29 : Operation 105 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %1 ], [ %i_13, %3 ]"   --->   Operation 105 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 106 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 106 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_81 = icmp slt i32 %i_cast, %OFM_bound" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 107 'icmp' 'tmp_81' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 108 [1/1] (2.52ns)   --->   "%i_13 = add i31 %i, 1" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 108 'add' 'i_13' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_81, label %3, label %.loopexit.loopexit4" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 110 [1/1] (2.47ns)   --->   "%tmp_last = icmp eq i32 %i_cast, %tmp_77" [CNN_HLS/axi_dma_master.h:58]   --->   Operation 110 'icmp' 'tmp_last' <Predicate = (tmp_81)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 2.18>
ST_30 : Operation 111 [1/1] (2.18ns)   --->   "%tmp_V_106 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/axi_dma_master.h:57]   --->   Operation 111 'read' 'tmp_V_106' <Predicate = (tmp_81)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_30 : Operation 112 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_106, i1 %tmp_last)" [CNN_HLS/axi_dma_master.h:62]   --->   Operation 112 'write' <Predicate = (tmp_81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 31 <SV = 18> <Delay = 0.00>
ST_31 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [CNN_HLS/axi_dma_master.h:54]   --->   Operation 113 'specregionbegin' 'tmp' <Predicate = (tmp_81)> <Delay = 0.00>
ST_31 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 1270, i32 640, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_master.h:55]   --->   Operation 114 'speclooptripcount' <Predicate = (tmp_81)> <Delay = 0.00>
ST_31 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_master.h:56]   --->   Operation 115 'specpipeline' <Predicate = (tmp_81)> <Delay = 0.00>
ST_31 : Operation 116 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_106, i1 %tmp_last)" [CNN_HLS/axi_dma_master.h:62]   --->   Operation 116 'write' <Predicate = (tmp_81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [CNN_HLS/axi_dma_master.h:63]   --->   Operation 117 'specregionend' 'empty' <Predicate = (tmp_81)> <Delay = 0.00>
ST_31 : Operation 118 [1/1] (0.00ns)   --->   "br label %2" [CNN_HLS/axi_dma_master.h:53]   --->   Operation 118 'br' <Predicate = (tmp_81)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V        (read             ) [ 00100000000000000000000000000000]
StgValue_34  (write            ) [ 00000000000000000000000000000000]
tmp_V_100    (read             ) [ 00011111100000000000000000000000]
tmp_s        (icmp             ) [ 00011111111111111111111111111111]
StgValue_38  (write            ) [ 00000000000000000000000000000000]
tmp_V_101    (read             ) [ 00001111100000000000000000000000]
StgValue_41  (write            ) [ 00000000000000000000000000000000]
tmp_V_102    (read             ) [ 00000111100000000000000000000000]
StgValue_44  (write            ) [ 00000000000000000000000000000000]
tmp_V_103    (read             ) [ 00000010000000000000000000000000]
StgValue_47  (write            ) [ 00000000000000000000000000000000]
tmp_V_104    (read             ) [ 00000001100000000000000000000000]
StgValue_50  (write            ) [ 00000000000000000000000000000000]
tmp_V_105    (read             ) [ 00000000100000000000000000000000]
StgValue_53  (specinterface    ) [ 00000000000000000000000000000000]
StgValue_54  (specinterface    ) [ 00000000000000000000000000000000]
StgValue_55  (write            ) [ 00000000000000000000000000000000]
lhs_V        (sext             ) [ 00000000011000000000011000000000]
StgValue_57  (br               ) [ 00000000000000000000000000000000]
rhs_V_4      (sext             ) [ 00000000011000000000000000000000]
tmp_78       (sext             ) [ 00000000011000000000000000000000]
rhs_V        (sext             ) [ 00000000000000000000011000000000]
p_s          (sext             ) [ 00000000000000000000011000000000]
tmp5         (mul              ) [ 00000000000111110000000000000000]
tmp6         (mul              ) [ 00000000000111110000000000000000]
KER_bound    (mul              ) [ 00000000000000001111000000000000]
tmp_80       (add              ) [ 00000000000000000111000000000000]
StgValue_76  (br               ) [ 00000000000000001111000000000000]
i1           (phi              ) [ 00000000000000000100000000000000]
i1_cast      (zext             ) [ 00000000000000000000000000000000]
tmp_82       (icmp             ) [ 00000000000000000111000000000000]
i_5          (add              ) [ 00000000000000001111000000000000]
StgValue_81  (br               ) [ 00000000000000000000000000000000]
tmp_last_1   (icmp             ) [ 00000000000000000111000000000000]
tmp_V_107    (read             ) [ 00000000000000000101000000000000]
tmp_134      (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_86  (speclooptripcount) [ 00000000000000000000000000000000]
StgValue_87  (specpipeline     ) [ 00000000000000000000000000000000]
StgValue_88  (write            ) [ 00000000000000000000000000000000]
empty_86     (specregionend    ) [ 00000000000000000000000000000000]
StgValue_90  (br               ) [ 00000000000000001111000000000000]
StgValue_91  (br               ) [ 00000000000000000000000000000000]
StgValue_92  (br               ) [ 00000000000000000000000000000000]
StgValue_93  (ret              ) [ 00000000000000000000000000000000]
tmp2         (mul              ) [ 00000000000000000000000111110000]
tmp3         (mul              ) [ 00000000000000000000000111110000]
OFM_bound    (mul              ) [ 00000000000000000000000000001111]
tmp_77       (add              ) [ 00000000000000000000000000000111]
StgValue_104 (br               ) [ 00000000000000000000000000001111]
i            (phi              ) [ 00000000000000000000000000000100]
i_cast       (zext             ) [ 00000000000000000000000000000000]
tmp_81       (icmp             ) [ 00000000000000000000000000000111]
i_13         (add              ) [ 00000000000000000000000000001111]
StgValue_109 (br               ) [ 00000000000000000000000000000000]
tmp_last     (icmp             ) [ 00000000000000000000000000000111]
tmp_V_106    (read             ) [ 00000000000000000000000000000101]
tmp          (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_114 (speclooptripcount) [ 00000000000000000000000000000000]
StgValue_115 (specpipeline     ) [ 00000000000000000000000000000000]
StgValue_116 (write            ) [ 00000000000000000000000000000000]
empty        (specregionend    ) [ 00000000000000000000000000000000]
StgValue_118 (br               ) [ 00000000000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_V_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_100/2 tmp_V_101/3 tmp_V_102/4 tmp_V_103/5 tmp_V_104/6 tmp_V_105/7 tmp_V_107/18 tmp_V_106/30 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="16" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/1 StgValue_36/2 StgValue_40/3 StgValue_43/4 StgValue_46/5 StgValue_49/6 StgValue_52/7 StgValue_84/18 StgValue_112/30 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i1_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="1"/>
<pin id="94" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i1_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="31" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/17 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="1"/>
<pin id="105" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="31" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/29 "/>
</bind>
</comp>

<comp id="114" class="1005" name="reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_100 tmp_V_107 tmp_V_106 "/>
</bind>
</comp>

<comp id="119" class="1005" name="reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="1"/>
<pin id="121" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_103 tmp_V_104 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="1"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="lhs_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="2"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="rhs_V_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="4"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_78_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="5"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_78/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="rhs_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="6"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_80_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_80/16 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i1_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/17 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_82_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_82/17 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_5_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="31" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/17 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_last_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_1/17 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="OFM_bound/23 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_77_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_77/28 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/29 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_81_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_81/29 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_13_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/29 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_last_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last/29 "/>
</bind>
</comp>

<comp id="205" class="1007" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="211" class="1007" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="217" class="1007" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="223" class="1007" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_s_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="6"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_V_101_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_101 "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_V_102_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_102 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_V_105_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_105 "/>
</bind>
</comp>

<comp id="251" class="1005" name="lhs_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="257" class="1005" name="rhs_V_4_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_4 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_78_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="268" class="1005" name="rhs_V_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_s_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp5_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp6_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="289" class="1005" name="KER_bound_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_80_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_82_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_5_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="0"/>
<pin id="306" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_last_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp3_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="OFM_bound_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFM_bound "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_77_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_81_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_13_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="0"/>
<pin id="341" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_last_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="74" pin="2"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="74" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="122"><net_src comp="74" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="128"><net_src comp="114" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="119" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="146"><net_src comp="114" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="96" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="96" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="156" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="107" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="107" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="185" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="137" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="134" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="137" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="130" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="143" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="140" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="130" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="140" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="124" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="74" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="242"><net_src comp="74" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="248"><net_src comp="74" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="254"><net_src comp="130" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="260"><net_src comp="134" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="265"><net_src comp="137" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="271"><net_src comp="140" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="277"><net_src comp="143" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="282"><net_src comp="205" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="287"><net_src comp="211" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="292"><net_src comp="147" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="298"><net_src comp="151" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="303"><net_src comp="160" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="165" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="312"><net_src comp="171" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="317"><net_src comp="217" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="322"><net_src comp="223" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="327"><net_src comp="176" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="333"><net_src comp="180" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="338"><net_src comp="189" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="194" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="347"><net_src comp="200" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="80" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {2 3 4 5 6 7 8 19 31 }
	Port: stream_out_V_last | {2 3 4 5 6 7 8 19 31 }
 - Input state : 
	Port: AXI_DMA_MASTER : stream_in_V_V | {1 2 3 4 5 6 7 18 30 }
	Port: AXI_DMA_MASTER : stream_out_V_data_V | {}
	Port: AXI_DMA_MASTER : stream_out_V_last | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		tmp5 : 1
		tmp6 : 1
		tmp2 : 1
		tmp3 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		i1_cast : 1
		tmp_82 : 2
		i_5 : 1
		StgValue_81 : 3
		tmp_last_1 : 2
	State 18
	State 19
		empty_86 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		i_cast : 1
		tmp_81 : 2
		i_13 : 1
		StgValue_109 : 3
		tmp_last : 2
	State 30
	State 31
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_147    |    4    |   215   |    1    |
|          |     grp_fu_176    |    4    |   215   |    1    |
|    mul   |     grp_fu_205    |    1    |    0    |    0    |
|          |     grp_fu_211    |    1    |    0    |    0    |
|          |     grp_fu_217    |    1    |    0    |    0    |
|          |     grp_fu_223    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |   tmp_80_fu_151   |    0    |    0    |    39   |
|    add   |     i_5_fu_165    |    0    |    0    |    38   |
|          |   tmp_77_fu_180   |    0    |    0    |    39   |
|          |    i_13_fu_194    |    0    |    0    |    38   |
|----------|-------------------|---------|---------|---------|
|          |    tmp_s_fu_124   |    0    |    0    |    13   |
|          |   tmp_82_fu_160   |    0    |    0    |    18   |
|   icmp   | tmp_last_1_fu_171 |    0    |    0    |    18   |
|          |   tmp_81_fu_189   |    0    |    0    |    18   |
|          |  tmp_last_fu_200  |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|   read   |   grp_read_fu_74  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   write  |  grp_write_fu_80  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |    lhs_V_fu_130   |    0    |    0    |    0    |
|          |   rhs_V_4_fu_134  |    0    |    0    |    0    |
|   sext   |   tmp_78_fu_137   |    0    |    0    |    0    |
|          |    rhs_V_fu_140   |    0    |    0    |    0    |
|          |     p_s_fu_143    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |   i1_cast_fu_156  |    0    |    0    |    0    |
|          |   i_cast_fu_185   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    12   |   430   |   241   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| KER_bound_reg_289|   32   |
| OFM_bound_reg_324|   32   |
|     i1_reg_92    |   31   |
|   i_13_reg_339   |   31   |
|    i_5_reg_304   |   31   |
|     i_reg_103    |   31   |
|   lhs_V_reg_251  |   32   |
|    p_s_reg_274   |   32   |
|      reg_114     |   16   |
|      reg_119     |   16   |
|  rhs_V_4_reg_257 |   32   |
|   rhs_V_reg_268  |   32   |
|   tmp2_reg_314   |   32   |
|   tmp3_reg_319   |   32   |
|   tmp5_reg_279   |   32   |
|   tmp6_reg_284   |   32   |
|  tmp_77_reg_330  |   32   |
|  tmp_78_reg_262  |   32   |
|  tmp_80_reg_295  |   32   |
|  tmp_81_reg_335  |    1   |
|  tmp_82_reg_300  |    1   |
| tmp_V_101_reg_233|   16   |
| tmp_V_102_reg_239|   16   |
| tmp_V_105_reg_245|   16   |
|tmp_last_1_reg_309|    1   |
| tmp_last_reg_344 |    1   |
|   tmp_s_reg_229  |    1   |
+------------------+--------+
|       Total      |   625  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_80 |  p3  |   6  |  16  |   96   ||    33   |
| grp_write_fu_80 |  p4  |   3  |   1  |    3   ||    15   |
|    grp_fu_205   |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_205   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_211   |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_211   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_217   |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_217   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_223   |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_223   |  p1  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   355  || 17.9187 ||   120   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   430  |   241  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   120  |
|  Register |    -   |    -   |   625  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   17   |  1055  |   361  |
+-----------+--------+--------+--------+--------+
