Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 22 19:17:02 2022
| Host         : LAPTOP-OBBPV5AQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_entity_control_sets_placed.rpt
| Design       : top_entity
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   192 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           17 |
| No           | No                    | Yes                    |              46 |           20 |
| No           | Yes                   | No                     |              12 |            8 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_2/sreg[1]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_2/sreg[0]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_2/sreg[2]                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_2/sreg[1]                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_2/sreg[2]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_1/sreg[2]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_1/sreg[1]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_1/sreg[0]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_1/sreg[1]                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | DF_SW_1/sreg[2]                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | SW_SYNC_2/SYNC_OUT_reg_0[0]                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                            |                                                       | SW_SYNC_1/SYNC_OUT_reg_0[0]                           |                1 |              1 |         1.00 |
|  DF_SW_2/sreg[2]                                          |                                                       | DF_SW_2/sreg[2]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  DF_SW_2/sreg[1]                                          |                                                       | DF_SW_2/sreg[1]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  DF_SW_1/sreg[1]                                          |                                                       | DF_SW_1/sreg[1]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  DF_SW_1/sreg[2]                                          |                                                       | DF_SW_1/sreg[2]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  SW_SYNC_2/SYNC_OUT_reg_0[0]                              |                                                       | DF_SW_2/sreg[0]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  SW_SYNC_1/SYNC_OUT_reg_0[0]                              |                                                       | DF_SW_1/sreg[0]_LDC_i_2_n_0                           |                1 |              1 |         1.00 |
|  MAQUINA_ESTADOS/FSM_sequential_current_state_reg[1]_3    |                                                       | MAQUINA_ESTADOS/FSM_sequential_current_state_reg[0]_0 |                1 |              2 |         2.00 |
|  MAQUINA_ESTADOS/FSM_sequential_current_state_reg[1]_1[0] |                                                       |                                                       |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                                            | MAQUINA_ESTADOS/FSM_sequential_current_state_reg[1]_4 | MAQUINA_ESTADOS/SR[0]                                 |                1 |              2 |         2.00 |
|  FORMADOR_DE_PALABRA/PALABRA_reg[1]_i_2_n_0               |                                                       |                                                       |                1 |              2 |         2.00 |
|  FORMADOR_DE_PALABRA/PALABRA_reg[5]_i_2_n_0               |                                                       |                                                       |                1 |              2 |         2.00 |
|  FORMADOR_DE_PALABRA/PALABRA_reg[7]_i_2_n_0               |                                                       |                                                       |                1 |              2 |         2.00 |
|  FORMADOR_DE_PALABRA/PALABRA_reg[3]_i_1_n_0               |                                                       |                                                       |                1 |              2 |         2.00 |
|  B_DF_GEN[4].B_DF/E[0]                                    |                                                       |                                                       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                                            |                                                       | MAQUINA_ESTADOS/fsm_luces                             |                1 |              4 |         4.00 |
|  FORMADOR_DE_PALABRA/LED_PALABRA_reg[3]_i_2_n_0           |                                                       |                                                       |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                            | RST_IBUF                                              |                                                       |                2 |              7 |         3.50 |
|  MAQUINA_ESTADOS/E[0]                                     |                                                       |                                                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                            |                                                       |                                                       |                8 |             12 |         1.50 |
|  CLK_IBUF_BUFG                                            |                                                       | B_DF_GEN[0].B_DF/AR[0]                                |                8 |             34 |         4.25 |
+-----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


