{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1621846439497 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_D8M_VIP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_D8M_VIP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621846439920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621846439976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621846439976 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 clock2 " "Compensate clock of PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" has been set to clock2" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1621846440062 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] 2 1 270 7500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 270 degrees (7500 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7538 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1621846440085 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7539 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1621846440085 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7540 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1621846440085 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] port" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7541 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1621846440085 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1621846440085 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1621846440906 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621846440943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621846442319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621846442319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621846442319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621846442319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621846442319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621846442319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621846442319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621846442319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621846442319 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621846442319 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 78288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621846442459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 78290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621846442459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 78292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621846442459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 78294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621846442459 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621846442459 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1621846442460 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1621846442460 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1621846442460 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1621846442460 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621846442502 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1621846447978 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621846455164 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6kh1 " "Entity dcfifo_6kh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_isj1 " "Entity dcfifo_isj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1621846455227 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1621846455227 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_D8M_VIP.SDC " "Reading SDC File: 'DE10_LITE_D8M_VIP.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1621846456309 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1621846456355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1621846456355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1621846456355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1621846456355 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1621846456355 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1621846456355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_D8M_VIP.SDC 80 clk_vga_ext clock " "Ignored filter at DE10_LITE_D8M_VIP.SDC(80): clk_vga_ext could not be matched with a clock" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456357 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(81): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456357 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456357 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.sdc " "Reading SDC File: 'c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1621846456358 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1621846456509 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1621846456555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456624 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456625 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456643 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456659 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456676 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456693 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456711 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456728 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456745 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456762 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456785 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456802 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456820 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456837 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456854 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456872 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456872 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456891 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456891 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456909 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456927 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456948 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456965 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456965 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456965 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846456983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846456983 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846456983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457001 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457019 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457036 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457054 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457071 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457089 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457106 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457124 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457159 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457177 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457212 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457230 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457248 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457265 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457286 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457311 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457330 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621846457348 ""}  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621846457348 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1621846457348 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1621846457401 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: 'c:/users/tansi/documents/imperial_college_london/year2_project/group7_design_project/vision_subsystem/de10_lite_d8m_vip_16/db/ip/qsys/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1621846457515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_fifo2.sdc 52 alt_vip_common_fifo2:*\|* keeper " "Ignored filter at alt_vip_common_fifo2.sdc(52): alt_vip_common_fifo2:*\|* could not be matched with a keeper" {  } { { "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621846457538 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621846457752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621846457752 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~41 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~41 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621846457752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621846457752 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621846457752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621846457752 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621846457836 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621846457836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621846458734 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1621846458749 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_dram_ext " "  10.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK_ext " "  40.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " "  40.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 u0\|altpll_0\|sd1\|pll7\|clk\[4\] " "  50.000 u0\|altpll_0\|sd1\|pll7\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621846458753 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1621846458753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462696 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621846462696 ""}  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 78245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462697 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462697 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462697 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462697 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462697 ""}  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 78246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462697 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 77319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK  " "Automatically promoted node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|comb~1 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 34423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK~0 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK~0" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 45642 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462697 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621846462697 ""}  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|comb~0  " "Automatically promoted node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|rVS " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|rVS" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|SUM\[22\]~0 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|SUM\[22\]~0" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51782 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|always0~1 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|always0~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 53690 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621846462698 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 31767 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 77580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621846462698 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 77404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462698 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 77426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C  " "Automatically promoted node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[2\]~0 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[2\]~0" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51592 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[4\]~1 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[4\]~1" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51594 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[5\]~2 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[5\]~2" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[1\]~3 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[1\]~3" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[0\]~4 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[0\]~4" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51600 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[7\]~5 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[7\]~5" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[3\]~6 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[3\]~6" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51604 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[6\]~7 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[6\]~7" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51606 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[9\]~8 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[9\]~8" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[8\]~9 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[8\]~9" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 51610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1621846462698 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621846462698 ""}  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|Qsys_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0  " "Automatically promoted node Qsys:u0\|Qsys_alt_vip_cl_2dfir_0:alt_vip_cl_2dfir_0\|Qsys_alt_vip_cl_2dfir_0_alg_core:alg_core\|alt_vip_fir_alg_core:fir_core_inst\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462699 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 31758 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|focus_mode " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|focus_mode" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v" 80 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|focus_mode" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13593 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|process_start " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|process_start" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v" 79 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|process_start" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13594 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_valid " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_valid" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 19253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_out\[1\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_out\[1\]" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 19258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg\|data_valid " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg\|data_valid" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|colour_threshold:c_th\|morph_filter:ero_b\|control:control1\|currentWrLine\[1\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|colour_threshold:c_th\|morph_filter:ero_b\|control:control1\|currentWrLine\[1\]" {  } { { "ip/EEE_IMGPROC/control.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/control.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 27184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|rgb_to_hsv:rgb_hsv\|hsv_h\[8\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|rgb_to_hsv:rgb_hsv\|hsv_h\[8\]" {  } { { "ip/EEE_IMGPROC/rgb_to_hsv.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/rgb_to_hsv.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14723 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|rgb_to_hsv:rgb_hsv\|hsv_h\[2\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|rgb_to_hsv:rgb_hsv\|hsv_h\[2\]" {  } { { "ip/EEE_IMGPROC/rgb_to_hsv.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/rgb_to_hsv.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14717 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|rgb_to_hsv:rgb_hsv\|hsv_h\[3\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|rgb_to_hsv:rgb_hsv\|hsv_h\[3\]" {  } { { "ip/EEE_IMGPROC/rgb_to_hsv.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/rgb_to_hsv.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|rgb_to_hsv:rgb_hsv\|hsv_h\[0\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|rgb_to_hsv:rgb_hsv\|hsv_h\[0\]" {  } { { "ip/EEE_IMGPROC/rgb_to_hsv.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/rgb_to_hsv.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 14715 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1621846462699 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621846462699 ""}  } { { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 3908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462700 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621846462700 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 31760 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node Qsys:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 16466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 16440 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 16463 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 16465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "db/ip/qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 16512 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "db/ip/qsys/submodules/i2c_master_top.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 16599 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1621846462701 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621846462701 ""}  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462702 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 597 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 3913 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462702 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621846462702 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_altpll_0:altpll_0\|readdata\[0\]~5 " "Destination node Qsys:u0\|Qsys_altpll_0:altpll_0\|readdata\[0\]~5" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 54395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621846462702 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621846462702 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 287 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 7568 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621846462702 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1621846467166 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621846470053 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621846470140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621846470146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621846470256 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1621846470446 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1621846470446 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1621846470446 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621846470447 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621846470597 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1621846473767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621846479995 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1621846480079 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1621846480079 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1621846480079 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1621846480079 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1621846480079 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1621846480079 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621846480079 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 307 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 411 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 187 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 20 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1621846480853 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 clk\[4\] MIPI_REFCLK~output " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" output port clk\[4\] feeds output pin \"MIPI_REFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 307 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 411 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 187 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 75 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1621846480859 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:45 " "Fitter preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621846486083 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1621846486172 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1621846491812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621846495048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:28 " "Fitter placement preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621846522635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621846523144 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621846712009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:09 " "Fitter placement operations ending: elapsed time is 00:03:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621846712009 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1621846719971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621846722977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621846785809 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621846785809 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "2 " "Failed to route the following 2 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|D\[1\]\[6\] " "Signal \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|D\[1\]\[6\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1621846805754 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg2\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated\|op_2~0 " "Signal \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg2\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated\|op_2~0\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1621846805754 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1621846805754 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X25_Y4, I30) " "Routing resource LAB Block interconnect (X25_Y4, I30)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1621846805754 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1621846805754 ""}  } { { "c:/intelfpga_lite/16.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1621846805754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:18 " "Fitter routing operations ending: elapsed time is 00:01:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621846805764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621846808049 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621846816058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621846816058 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1621846823634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621846826461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621846885081 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621846885081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:28 " "Fitter routing operations ending: elapsed time is 00:01:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621846918138 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 121.59 " "Total time spent on timing analysis during the Fitter is 121.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621846919837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621846920281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621846942970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621846943001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621846967790 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1621846970257 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:01:03 " "Fitter post-fit operations ending: elapsed time is 00:01:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621846982383 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1621846990356 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "69 MAX 10 " "69 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SCL 3.3-V LVTTL AA7 " "Pin CAMERA_I2C_SCL uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SDA 3.3-V LVTTL Y6 " "Pin CAMERA_I2C_SDA uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SCL 3.3-V LVTTL AA5 " "Pin MIPI_I2C_SCL uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SDA 3.3-V LVTTL Y4 " "Pin MIPI_I2C_SDA uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1364 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_VS 3.3-V LVTTL AB10 " "Pin MIPI_PIXEL_VS uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_VS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_CLK 3.3-V LVTTL W10 " "Pin MIPI_PIXEL_CLK uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1320 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_HS 3.3-V LVTTL AA9 " "Pin MIPI_PIXEL_HS uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_HS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[4\] 3.3-V LVTTL W7 " "Pin MIPI_PIXEL_D\[4\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[3\] 3.3-V LVTTL V7 " "Pin MIPI_PIXEL_D\[3\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[2\] 3.3-V LVTTL W8 " "Pin MIPI_PIXEL_D\[2\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[1\] 3.3-V LVTTL V8 " "Pin MIPI_PIXEL_D\[1\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[0\] 3.3-V LVTTL W9 " "Pin MIPI_PIXEL_D\[0\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[5\] 3.3-V LVTTL W6 " "Pin MIPI_PIXEL_D\[5\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1358 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[6\] 3.3-V LVTTL V5 " "Pin MIPI_PIXEL_D\[6\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[7\] 3.3-V LVTTL W5 " "Pin MIPI_PIXEL_D\[7\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[8\] 3.3-V LVTTL AA15 " "Pin MIPI_PIXEL_D\[8\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[9\] 3.3-V LVTTL AA14 " "Pin MIPI_PIXEL_D\[9\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621846991246 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1621846991246 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1621846991254 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1621846991254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.fit.smsg " "Generated suppressed messages file C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621846994987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 97 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6105 " "Peak virtual memory: 6105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621847003300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 17:03:23 2021 " "Processing ended: Mon May 24 17:03:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621847003300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:26 " "Elapsed time: 00:09:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621847003300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:57 " "Total CPU time (on all processors): 00:18:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621847003300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621847003300 ""}
