#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  3 12:55:38 2021
# Process ID: 13528
# Current directory: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10160 C:\Users\Lauri\Downloads\ECE4304L_Lab4_VHDL\ECE4304L_Lab4_VHDL\ECE4304L_Lab4_VHDL.xpr
# Log file: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/vivado.log
# Journal file: C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_simulation
source top.tcl
open_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
file mkdir C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sim_1/new/top_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sim_1/new/top_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
close_sim
close_project
