{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608825654014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608825654014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 19:30:53 2020 " "Processing started: Thu Dec 24 19:30:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608825654014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608825654014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off integ -c integ " "Command: quartus_map --read_settings_files=on --write_settings_files=off integ -c integ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608825654015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1608825654335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register18.sv 1 1 " "Found 1 design units, including 1 entities, in source file register18.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "register18.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/register18.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/mux2to1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/multiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lutexp.sv 1 1 " "Found 1 design units, including 1 entities, in source file lutexp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file freqmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FreqMult " "Found entity 1: FreqMult" {  } { { "FreqMult.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/FreqMult.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponential.sv 1 1 " "Found 1 design units, including 1 entities, in source file exponential.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "exponential.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/exponential.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expdatapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file expdatapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 expDatapath " "Found entity 1: expDatapath" {  } { { "expDatapath.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/expDatapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file expcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 expController " "Found entity 1: expController" {  } { { "expController.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/expController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/Counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integ.bdf 1 1 " "Found 1 design units, including 1 entities, in source file integ.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 integ " "Found entity 1: integ" {  } { { "integ.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/integ.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.sv 1 1 " "Found 1 design units, including 1 entities, in source file tff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myTFF " "Found entity 1: myTFF" {  } { { "TFF.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/TFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integ " "Elaborating entity \"integ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608825654454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential exponential:instExponential " "Elaborating entity \"exponential\" for hierarchy \"exponential:instExponential\"" {  } { { "integ.bdf" "instExponential" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/integ.bdf" { { 224 792 976 336 "instExponential" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expController exponential:instExponential\|expController:control " "Elaborating entity \"expController\" for hierarchy \"exponential:instExponential\|expController:control\"" {  } { { "exponential.sv" "control" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/exponential.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expDatapath exponential:instExponential\|expDatapath:dP " "Elaborating entity \"expDatapath\" for hierarchy \"exponential:instExponential\|expDatapath:dP\"" {  } { { "exponential.sv" "dP" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/exponential.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register exponential:instExponential\|expDatapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"exponential:instExponential\|expDatapath:dP\|register:regx\"" {  } { { "expDatapath.sv" "regx" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/expDatapath.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter exponential:instExponential\|expDatapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"exponential:instExponential\|expDatapath:dP\|counter:count\"" {  } { { "expDatapath.sv" "count" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/expDatapath.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT exponential:instExponential\|expDatapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"exponential:instExponential\|expDatapath:dP\|LUT:lut\"" {  } { { "expDatapath.sv" "lut" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/expDatapath.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654474 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.sv(4) " "Verilog HDL Case Statement warning at LUTExp.sv(4): incomplete case statement has no default case item" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.sv(3) " "Verilog HDL Always Construct warning at LUTExp.sv(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.sv(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.sv(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.sv(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.sv(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.sv(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.sv(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.sv(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.sv(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.sv(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654475 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.sv(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654476 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.sv(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654476 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.sv(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654476 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.sv(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654476 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.sv(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654476 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.sv(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654476 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.sv(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.sv(3)" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608825654476 "|integ|exponential:instExponential|expDatapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 exponential:instExponential\|expDatapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"exponential:instExponential\|expDatapath:dP\|mux2to1:mux\"" {  } { { "expDatapath.sv" "mux" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/expDatapath.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier exponential:instExponential\|expDatapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"exponential:instExponential\|expDatapath:dP\|multiplier:mult\"" {  } { { "expDatapath.sv" "mult" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/expDatapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder exponential:instExponential\|expDatapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"exponential:instExponential\|expDatapath:dP\|adder:add\"" {  } { { "expDatapath.sv" "add" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/expDatapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 exponential:instExponential\|expDatapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"exponential:instExponential\|expDatapath:dP\|register18:rres\"" {  } { { "expDatapath.sv" "rres" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/expDatapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqMult FreqMult:inst " "Elaborating entity \"FreqMult\" for hierarchy \"FreqMult:inst\"" {  } { { "integ.bdf" "inst" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/integ.bdf" { { 56 544 720 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath FreqMult:inst\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"FreqMult:inst\|datapath:DP\"" {  } { { "FreqMult.sv" "DP" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/FreqMult.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.sv(24) " "Verilog HDL assignment warning at datapath.sv(24): truncated value with size 32 to match size of target (8)" {  } { { "datapath.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/datapath.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608825654497 "|integ|FreqMult:inst|datapath:DP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.sv(47) " "Verilog HDL assignment warning at datapath.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "datapath.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/datapath.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608825654497 "|integ|FreqMult:inst|datapath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myTFF FreqMult:inst\|datapath:DP\|myTFF:TFFi " "Elaborating entity \"myTFF\" for hierarchy \"FreqMult:inst\|datapath:DP\|myTFF:TFFi\"" {  } { { "datapath.sv" "TFFi" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller FreqMult:inst\|controller:CU " "Elaborating entity \"controller\" for hierarchy \"FreqMult:inst\|controller:CU\"" {  } { { "FreqMult.sv" "CU" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/FreqMult.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654501 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps controller.sv(23) " "Verilog HDL Always Construct warning at controller.sv(23): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/controller.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608825654502 "|integ|FreqMult:inst|controller:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.sv(35) " "Verilog HDL Case Statement warning at controller.sv(35): incomplete case statement has no default case item" {  } { { "controller.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/controller.sv" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1608825654503 "|integ|FreqMult:inst|controller:CU"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "exponential:instExponential\|expDatapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"exponential:instExponential\|expDatapath:dP\|multiplier:mult\|Mult0\"" {  } { { "multiplier.sv" "Mult0" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/multiplier.sv" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608825654808 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1608825654808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exponential:instExponential\|expDatapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"exponential:instExponential\|expDatapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "multiplier.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/multiplier.sv" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exponential:instExponential\|expDatapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"exponential:instExponential\|expDatapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825654870 ""}  } { { "multiplier.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/multiplier.sv" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608825654870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608825654927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608825654927 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[12\] exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825655120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[8\] exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825655120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[6\] exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825655120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[11\] exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825655120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[9\] exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"exponential:instExponential\|expDatapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "LUTExp.sv" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp4/integrated_quartus/LUTExp.sv" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608825655120 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1608825655120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1608825655274 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1608825655441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608825655566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608825655566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608825655616 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608825655616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608825655616 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1608825655616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608825655616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608825655634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 19:30:55 2020 " "Processing ended: Thu Dec 24 19:30:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608825655634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608825655634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608825655634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608825655634 ""}
