xpm_memory.sv,systemverilog,xpm,C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
output_image_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../edge_detection.srcs/sources_1/ip/output_image/output_image_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
