git clone --depth 1 --no-tags https://github.com/ljk98116/USTB_5-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282199293
git clone --depth 1 --no-tags https://github.com/Hyacinth2333/QC_LDPC-ECC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280359302
git clone --depth 1 --no-tags https://github.com/freedomhust/LDPC_MS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276139029
git clone --depth 1 --no-tags https://github.com/jonsonxp/sea_azpr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281979981
git clone --depth 1 --no-tags https://github.com/suburaaj/Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277055836
git clone --depth 1 --no-tags https://github.com/yadav-sachin/Multilevel-Cache-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280222196
git clone --depth 1 --no-tags https://github.com/Mshivam2409/LDPC-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276988068
git clone --depth 1 --no-tags https://github.com/charleskinuthia1/FPGA_RLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281396262
git clone --depth 1 --no-tags https://github.com/tangshi706/Learning-materials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279601394
git clone --depth 1 --no-tags https://github.com/ultraembedded/xc6_bus_pirate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275933376
git clone --depth 1 --no-tags https://github.com/abiaozsh/fpgaproj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277279884
git clone --depth 1 --no-tags https://github.com/magicwenli/elevatorController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279029714
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_68k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276640801
git clone --depth 1 --no-tags https://github.com/novi/nextasic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276290606
git clone --depth 1 --no-tags https://github.com/marridG/2020-EI332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276334407
git clone --depth 1 --no-tags https://github.com/hoglet67/BeebAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276609685
git clone --depth 1 --no-tags https://github.com/ZipCPU/openz7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278392674
git clone --depth 1 --no-tags https://github.com/emeb/orangecrab_simple_6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279221532
git clone --depth 1 --no-tags https://github.com/navinkumar357/FFT-calculation-using-FPGA-fabrics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275420990
git clone --depth 1 --no-tags https://github.com/robertlee2014/MIG_DDR_CONTROL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279070958
git clone --depth 1 --no-tags https://github.com/ZaneKaminski/MacPlusVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276630339
git clone --depth 1 --no-tags https://github.com/Adancurusul/UR408_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278971798
git clone --depth 1 --no-tags https://github.com/Swingfal1/booth_multiplier_radix_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282825723
git clone --depth 1 --no-tags https://github.com/chenforever/ARM_Cortex-M3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276373607
git clone --depth 1 --no-tags https://github.com/silicon-optronics-inc/Open-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278748716
git clone --depth 1 --no-tags https://github.com/Saadia-Hassan/8x8Multiplier-Using-Vedic-Mathematics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282981542
git clone --depth 1 --no-tags https://github.com/DigilentChina/Digital_Logic_Design_Src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280186571
git clone --depth 1 --no-tags https://github.com/jotego/jt7759.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277249036
git clone --depth 1 --no-tags https://github.com/kaustuvsahu/CORDIC-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281321184
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_colecovision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275531963
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_ql.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279806381
git clone --depth 1 --no-tags https://github.com/123ycy/computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277979310
git clone --depth 1 --no-tags https://github.com/cyLi-Tiger/Multi-Cycle-CPU-42.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278780650
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/NullFresh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279934179
git clone --depth 1 --no-tags https://github.com/MikeyBoo/8bit-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275702954
git clone --depth 1 --no-tags https://github.com/markus-zzz/myc64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279028745
git clone --depth 1 --no-tags https://github.com/taindp98/Facial-Emotion-Recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281882112
git clone --depth 1 --no-tags https://github.com/lukipedio/i2c_master_uvvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283472753
git clone --depth 1 --no-tags https://github.com/pparth27743/jpeg-image-compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278814862
git clone --depth 1 --no-tags https://github.com/alanswx/CoCo2_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279132761
git clone --depth 1 --no-tags https://github.com/interstellar456/Fp16_Arithmetic_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283249885
git clone --depth 1 --no-tags https://github.com/PuALGuo/SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277119635
git clone --depth 1 --no-tags https://github.com/ciomagandreidaniel/Interrupt_Controller_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281751513
git clone --depth 1 --no-tags https://github.com/YantraVision/CameraLinkVisionKit_microZED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282587992
git clone --depth 1 --no-tags https://github.com/drt96/FPGA_Verilog_FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280791675
git clone --depth 1 --no-tags https://github.com/mnb27/Fast-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275087070
git clone --depth 1 --no-tags https://github.com/debtanu09/fmultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279014233
git clone --depth 1 --no-tags https://github.com/qxynju2017/Zedboard-Color-Bar-HDMI-Output.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282625303
git clone --depth 1 --no-tags https://github.com/r4jmond/epic_racer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279184317
git clone --depth 1 --no-tags https://github.com/CRH380AN-0206/Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275298682
git clone --depth 1 --no-tags https://github.com/privacytrustlab/soteria_private_nn_inference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281259946
git clone --depth 1 --no-tags https://github.com/WHU-Tan/median_filter_based_on_DE1_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278844833
git clone --depth 1 --no-tags https://github.com/mennyt11/HACK-processor-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278798089
git clone --depth 1 --no-tags https://github.com/mnb27/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275425532
git clone --depth 1 --no-tags https://github.com/kanishkkalra11/Hardware-implementation-of-a-Frequency-Modulator-using-CORDIC-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283609924
git clone --depth 1 --no-tags https://github.com/ethanleep/dino_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280309375
git clone --depth 1 --no-tags https://github.com/cyLi-Tiger/Multi-Cycle-CPU-50.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278785555
git clone --depth 1 --no-tags https://github.com/multitenancy-project/hc20-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279143547
git clone --depth 1 --no-tags https://github.com/Dianeswarr/Accerelating-Matrix-Multiplication-Using-AXI-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277584759
git clone --depth 1 --no-tags https://github.com/ivanvig/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281121273
git clone --depth 1 --no-tags https://github.com/asilardo/Serial-Peripheral-Interface-SPI-Verilog-HDL-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279433431
git clone --depth 1 --no-tags https://github.com/stevehoover/warp-v_includes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278663363
git clone --depth 1 --no-tags https://github.com/naveen-chander/biorealistic-spiking-neural-network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277037711
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-vexriscv_smp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283207003
git clone --depth 1 --no-tags https://github.com/SnrNotHere16/RISCVSingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280952930
git clone --depth 1 --no-tags https://github.com/rmital589/Formal-Verification-of-APB-Interface-to-Arbiter-and-RISC-V-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276815511
git clone --depth 1 --no-tags https://github.com/PKazm/I2S_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277958647
git clone --depth 1 --no-tags https://github.com/mfkiwl/SHA256_Hardware_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279370913
git clone --depth 1 --no-tags https://github.com/flsgavin/SDcard_rw_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277617450
git clone --depth 1 --no-tags https://github.com/cantitbe/BasicCPUDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275207357
git clone --depth 1 --no-tags https://github.com/chiqlappe/PC-8001_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281944169
git clone --depth 1 --no-tags https://github.com/github-fds/confmc.armv7l.raspbian.2020.06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278092423
git clone --depth 1 --no-tags https://github.com/isuckatdrifting/rmii_arty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275815293
git clone --depth 1 --no-tags https://github.com/pragneshp7/SPI-Master-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279022737
git clone --depth 1 --no-tags https://github.com/hongxuanrui1999/SJTU-CS145.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277215909
git clone --depth 1 --no-tags https://github.com/KevinLikesDringCoffe/MIPS32-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275994285
git clone --depth 1 --no-tags https://github.com/schmr/alpacacorn-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279878893
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/EpochGalaxy2_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283313256
git clone --depth 1 --no-tags https://github.com/srinidhivbhat/AHB-APB-Bridge-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282225108
git clone --depth 1 --no-tags https://github.com/Taurusxkyle/sha256_multicores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278096842
git clone --depth 1 --no-tags https://github.com/ai7603/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280573445
git clone --depth 1 --no-tags https://github.com/khavyasakthi/vcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276932513
git clone --depth 1 --no-tags https://github.com/gottfriede/BUAA-CO-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275371322
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_sg_1000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276088893
git clone --depth 1 --no-tags https://github.com/tomjlw/ASIC-Interview-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280558086
git clone --depth 1 --no-tags https://github.com/YQ23/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277474050
git clone --depth 1 --no-tags https://github.com/avelanarius/gpu2d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283900023
git clone --depth 1 --no-tags https://github.com/IObundle/iob-soc-wsn-em.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280255004
git clone --depth 1 --no-tags https://github.com/SantoshSrivatsan24/alu_synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280393188
git clone --depth 1 --no-tags https://github.com/drshotyou/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283746419
git clone --depth 1 --no-tags https://github.com/dshadoff/PCE_Save128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278990403
git clone --depth 1 --no-tags https://github.com/shubhamrai26/iwls_2020_submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275237095
git clone --depth 1 --no-tags https://github.com/azarmadr/ddr-sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275080821
git clone --depth 1 --no-tags https://github.com/rbarzic/sky130-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280367092
git clone --depth 1 --no-tags https://github.com/superyxm/Dual-issue-superscalar-CPU-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280471535
git clone --depth 1 --no-tags https://github.com/Saadia-Hassan/Types-of-Verification-Using-SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283817364
git clone --depth 1 --no-tags https://github.com/hujiaqi98/FPGA-BASCOUNT-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275168398
