// Seed: 1705623199
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  always @(posedge id_1 or posedge 1) id_2 <= #1 1'h0;
  type_5 id_3 (
      .id_0(id_0),
      .id_1(1),
      .id_2((id_2))
  );
  logic id_4;
endmodule
