// Seed: 2376206671
module module_0 (
    output id_0,
    output reg id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    output logic id_6,
    output logic id_7
);
  logic id_8;
  logic id_9;
  logic id_10;
  type_19(
      id_0 == id_4, 1, id_1
  );
  always @(1 - id_10 or posedge id_10 - 1) id_1 <= 1;
endmodule
