Synthesis of low-power selectively-clocked systems from high-level specification