{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740850918198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740850918198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 02 00:41:58 2025 " "Processing started: Sun Mar 02 00:41:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740850918198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740850918198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off behave -c behave " "Command: quartus_map --read_settings_files=on --write_settings_files=off behave -c behave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740850918198 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740850918389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "behave.v 2 2 " "Found 2 design units, including 2 entities, in source file behave.v" { { "Info" "ISGN_ENTITY_NAME" "1 behave " "Found entity 1: behave" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740850918405 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_gen " "Found entity 2: clock_gen" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740850918405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740850918405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "behave " "Elaborating entity \"behave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740850918421 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[0\] GND " "Pin \"sum\[0\]\" is stuck at GND" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740850918557 "|behave|sum[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[1\] GND " "Pin \"sum\[1\]\" is stuck at GND" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740850918557 "|behave|sum[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[2\] GND " "Pin \"sum\[2\]\" is stuck at GND" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740850918557 "|behave|sum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[3\] GND " "Pin \"sum\[3\]\" is stuck at GND" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740850918557 "|behave|sum[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[4\] GND " "Pin \"sum\[4\]\" is stuck at GND" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740850918557 "|behave|sum[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[5\] GND " "Pin \"sum\[5\]\" is stuck at GND" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740850918557 "|behave|sum[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[6\] GND " "Pin \"sum\[6\]\" is stuck at GND" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740850918557 "|behave|sum[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[7\] GND " "Pin \"sum\[7\]\" is stuck at GND" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740850918557 "|behave|sum[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "co GND " "Pin \"co\" is stuck at GND" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740850918557 "|behave|co"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1740850918557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1740850918628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918628 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "No output dependent on input pin \"b\[5\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci " "No output dependent on input pin \"ci\"" {  } { { "behave.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/Behavior/behave.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740850918656 "|behave|ci"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1740850918656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1740850918656 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1740850918656 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1740850918656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740850918676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 02 00:41:58 2025 " "Processing ended: Sun Mar 02 00:41:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740850918676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740850918676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740850918676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740850918676 ""}
