Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e446941cc9c54f29a23e0785dbbaec5a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_ex3_1_behav xil_defaultlib.sim_ex3_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 5 [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3/Aula3.srcs/sim_1/new/sim_ex3_1.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sim_ex3_1 in library work failed.
