
STM32F4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a44  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08000bd8  08000bd8  00010bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000c38  08000c38  00010c40  2**0
                  CONTENTS
  4 .ARM          00000000  08000c38  08000c38  00010c40  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000c38  08000c40  00010c40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c38  08000c38  00010c38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000c3c  08000c3c  00010c3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010c40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000c40  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000c40  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010c40  2**0
                  CONTENTS, READONLY
 12 .debug_info   000017cf  00000000  00000000  00010c70  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000434  00000000  00000000  0001243f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000128  00000000  00000000  00012878  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000f0  00000000  00000000  000129a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000021be  00000000  00000000  00012a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001192  00000000  00000000  00014c4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00008b57  00000000  00000000  00015de0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001e937  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000408  00000000  00000000  0001e9b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000bc0 	.word	0x08000bc0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000bc0 	.word	0x08000bc0

080001d4 <strlen>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001da:	2a00      	cmp	r2, #0
 80001dc:	d1fb      	bne.n	80001d6 <strlen+0x2>
 80001de:	1a18      	subs	r0, r3, r0
 80001e0:	3801      	subs	r0, #1
 80001e2:	4770      	bx	lr

080001e4 <delay>:
 * PA5 --> SPI1_SCLK
 * PA4 --> SPI1_NSS
 * ALT function mode: 5
 * */

void delay(void){
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 400000/2; i++);
 80001ea:	2300      	movs	r3, #0
 80001ec:	607b      	str	r3, [r7, #4]
 80001ee:	e002      	b.n	80001f6 <delay+0x12>
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	3301      	adds	r3, #1
 80001f4:	607b      	str	r3, [r7, #4]
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	4a04      	ldr	r2, [pc, #16]	; (800020c <delay+0x28>)
 80001fa:	4293      	cmp	r3, r2
 80001fc:	d9f8      	bls.n	80001f0 <delay+0xc>
}
 80001fe:	bf00      	nop
 8000200:	370c      	adds	r7, #12
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	00030d3f 	.word	0x00030d3f

08000210 <SPI1_GPIOInits>:

void SPI1_GPIOInits(void){
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0

	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOA;
 8000216:	4b13      	ldr	r3, [pc, #76]	; (8000264 <SPI1_GPIOInits+0x54>)
 8000218:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800021a:	2302      	movs	r3, #2
 800021c:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = AF5;
 800021e:	2305      	movs	r3, #5
 8000220:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000222:	2300      	movs	r3, #0
 8000224:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000226:	2300      	movs	r3, #0
 8000228:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800022a:	2302      	movs	r3, #2
 800022c:	72bb      	strb	r3, [r7, #10]

	/* Enabling GPIOA peripheral */
	GPIO_PeriClockControl(GPIOA, ENABLE);
 800022e:	2101      	movs	r1, #1
 8000230:	480c      	ldr	r0, [pc, #48]	; (8000264 <SPI1_GPIOInits+0x54>)
 8000232:	f000 f8e1 	bl	80003f8 <GPIO_PeriClockControl>

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000236:	2305      	movs	r3, #5
 8000238:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	4618      	mov	r0, r3
 800023e:	f000 f97b 	bl	8000538 <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 8000242:	2307      	movs	r3, #7
 8000244:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	4618      	mov	r0, r3
 800024a:	f000 f975 	bl	8000538 <GPIO_Init>
	//MISO
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
	//GPIO_Init(&SPIPins);

	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_4;
 800024e:	2304      	movs	r3, #4
 8000250:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	4618      	mov	r0, r3
 8000256:	f000 f96f 	bl	8000538 <GPIO_Init>
}
 800025a:	bf00      	nop
 800025c:	3710      	adds	r7, #16
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40020000 	.word	0x40020000

08000268 <SPI1_Inits>:

void SPI1_Inits(void){
 8000268:	b580      	push	{r7, lr}
 800026a:	b084      	sub	sp, #16
 800026c:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI1handle;

	SPI1handle.pSPIx = SPI1;
 800026e:	4b0c      	ldr	r3, [pc, #48]	; (80002a0 <SPI1_Inits+0x38>)
 8000270:	607b      	str	r3, [r7, #4]
	SPI1handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000272:	2301      	movs	r3, #1
 8000274:	727b      	strb	r3, [r7, #9]
	SPI1handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000276:	2301      	movs	r3, #1
 8000278:	723b      	strb	r3, [r7, #8]
	SPI1handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8; //generates sclk of 2MHz
 800027a:	2302      	movs	r3, #2
 800027c:	72bb      	strb	r3, [r7, #10]
	SPI1handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800027e:	2300      	movs	r3, #0
 8000280:	72fb      	strb	r3, [r7, #11]
	SPI1handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 8000282:	2300      	movs	r3, #0
 8000284:	733b      	strb	r3, [r7, #12]
	SPI1handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000286:	2300      	movs	r3, #0
 8000288:	737b      	strb	r3, [r7, #13]
	SPI1handle.SPIConfig.SPI_SSM = SPI_SSM_DI; // Hardware slave management enabled enabled for NSS pin
 800028a:	2300      	movs	r3, #0
 800028c:	73bb      	strb	r3, [r7, #14]

	SPI_Init(&SPI1handle);
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	4618      	mov	r0, r3
 8000292:	f000 fb8b 	bl	80009ac <SPI_Init>
}
 8000296:	bf00      	nop
 8000298:	3710      	adds	r7, #16
 800029a:	46bd      	mov	sp, r7
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	40013000 	.word	0x40013000

080002a4 <main>:

int main(void){
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b0a0      	sub	sp, #128	; 0x80
 80002a8:	af00      	add	r7, sp, #0

	char user_data[] = "An Arduino Uno board is best suited for beginners who have just started using microcontrollers";
 80002aa:	4a3a      	ldr	r2, [pc, #232]	; (8000394 <main+0xf0>)
 80002ac:	f107 0320 	add.w	r3, r7, #32
 80002b0:	4611      	mov	r1, r2
 80002b2:	225f      	movs	r2, #95	; 0x5f
 80002b4:	4618      	mov	r0, r3
 80002b6:	f000 fc77 	bl	8000ba8 <memcpy>
	GPIO_Handle_t GpioLed, GpioBut;

	/* LED config */
	GpioLed.pGPIOx = GPIOA;
 80002ba:	4b37      	ldr	r3, [pc, #220]	; (8000398 <main+0xf4>)
 80002bc:	617b      	str	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 80002be:	230e      	movs	r3, #14
 80002c0:	763b      	strb	r3, [r7, #24]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80002c2:	2301      	movs	r3, #1
 80002c4:	767b      	strb	r3, [r7, #25]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 80002c6:	2300      	movs	r3, #0
 80002c8:	76bb      	strb	r3, [r7, #26]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80002ca:	2300      	movs	r3, #0
 80002cc:	773b      	strb	r3, [r7, #28]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002ce:	2300      	movs	r3, #0
 80002d0:	76fb      	strb	r3, [r7, #27]

	/* BUTTON config */
	GpioBut.pGPIOx = GPIOB;
 80002d2:	4b32      	ldr	r3, [pc, #200]	; (800039c <main+0xf8>)
 80002d4:	60bb      	str	r3, [r7, #8]
	GpioBut.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80002d6:	230c      	movs	r3, #12
 80002d8:	733b      	strb	r3, [r7, #12]
	GpioBut.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80002da:	2300      	movs	r3, #0
 80002dc:	737b      	strb	r3, [r7, #13]
	GpioBut.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 80002de:	2300      	movs	r3, #0
 80002e0:	73bb      	strb	r3, [r7, #14]
	GpioBut.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002e2:	2300      	movs	r3, #0
 80002e4:	73fb      	strb	r3, [r7, #15]

	GPIO_PeriClockControl(GPIOA, ENABLE);
 80002e6:	2101      	movs	r1, #1
 80002e8:	482b      	ldr	r0, [pc, #172]	; (8000398 <main+0xf4>)
 80002ea:	f000 f885 	bl	80003f8 <GPIO_PeriClockControl>
	GPIO_PeriClockControl(GPIOB, ENABLE);
 80002ee:	2101      	movs	r1, #1
 80002f0:	482a      	ldr	r0, [pc, #168]	; (800039c <main+0xf8>)
 80002f2:	f000 f881 	bl	80003f8 <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 80002f6:	f107 0314 	add.w	r3, r7, #20
 80002fa:	4618      	mov	r0, r3
 80002fc:	f000 f91c 	bl	8000538 <GPIO_Init>
	GPIO_Init(&GpioBut);
 8000300:	f107 0308 	add.w	r3, r7, #8
 8000304:	4618      	mov	r0, r3
 8000306:	f000 f917 	bl	8000538 <GPIO_Init>

	/* Enabling SPI1 peripheral */
	SPI_PeriClockControl(SPI1, ENABLE);
 800030a:	2101      	movs	r1, #1
 800030c:	4824      	ldr	r0, [pc, #144]	; (80003a0 <main+0xfc>)
 800030e:	f000 fadd 	bl	80008cc <SPI_PeriClockControl>

	// This function is used to initialize the GPIO pins to behave as SPI1 pins
	SPI1_GPIOInits();
 8000312:	f7ff ff7d 	bl	8000210 <SPI1_GPIOInits>

	// This function is used to initialize the SPI1 peripheral parameters
	SPI1_Inits();
 8000316:	f7ff ffa7 	bl	8000268 <SPI1_Inits>
	* Making SSOE 1 does NSS output enable.
	* The NSS pin is automatically managed by the hardware.
	* i.e when SPE=1 , NSS will be pulled to low
	* and NSS pin will be high when SPE=0
	*/
	SPI_SSOEConfig(SPI1, ENABLE);
 800031a:	2101      	movs	r1, #1
 800031c:	4820      	ldr	r0, [pc, #128]	; (80003a0 <main+0xfc>)
 800031e:	f000 fc02 	bl	8000b26 <SPI_SSOEConfig>

	while(1){

		//wait till button is pressed
		while(GPIO_ReadFromInputPin(GPIOB,GPIO_PIN_NO_12));
 8000322:	bf00      	nop
 8000324:	210c      	movs	r1, #12
 8000326:	481d      	ldr	r0, [pc, #116]	; (800039c <main+0xf8>)
 8000328:	f000 faa4 	bl	8000874 <GPIO_ReadFromInputPin>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d1f8      	bne.n	8000324 <main+0x80>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 8000332:	f7ff ff57 	bl	80001e4 <delay>

		// Enable the SPI1 peripheral after have done all register configurations
		SPI_PeripheralControl(SPI1, ENABLE);
 8000336:	2101      	movs	r1, #1
 8000338:	4819      	ldr	r0, [pc, #100]	; (80003a0 <main+0xfc>)
 800033a:	f000 fbd8 	bl	8000aee <SPI_PeripheralControl>

		GPIO_ToggleOutputPin(GPIOA, GPIO_PIN_NO_14);
 800033e:	210e      	movs	r1, #14
 8000340:	4815      	ldr	r0, [pc, #84]	; (8000398 <main+0xf4>)
 8000342:	f000 faad 	bl	80008a0 <GPIO_ToggleOutputPin>

		//first send length information
		uint8_t dataLen = strlen(user_data);
 8000346:	f107 0320 	add.w	r3, r7, #32
 800034a:	4618      	mov	r0, r3
 800034c:	f7ff ff42 	bl	80001d4 <strlen>
 8000350:	4603      	mov	r3, r0
 8000352:	b2db      	uxtb	r3, r3
 8000354:	71fb      	strb	r3, [r7, #7]
		SPI_SendData(SPI1, &dataLen, 1);
 8000356:	1dfb      	adds	r3, r7, #7
 8000358:	2201      	movs	r2, #1
 800035a:	4619      	mov	r1, r3
 800035c:	4810      	ldr	r0, [pc, #64]	; (80003a0 <main+0xfc>)
 800035e:	f000 fb90 	bl	8000a82 <SPI_SendData>

		// Send data
		SPI_SendData(SPI1, (uint8_t*)user_data, strlen(user_data));
 8000362:	f107 0320 	add.w	r3, r7, #32
 8000366:	4618      	mov	r0, r3
 8000368:	f7ff ff34 	bl	80001d4 <strlen>
 800036c:	4602      	mov	r2, r0
 800036e:	f107 0320 	add.w	r3, r7, #32
 8000372:	4619      	mov	r1, r3
 8000374:	480a      	ldr	r0, [pc, #40]	; (80003a0 <main+0xfc>)
 8000376:	f000 fb84 	bl	8000a82 <SPI_SendData>

		//lets confirm SPI is not busy
		while(SPI_GetFlagStatus(SPI1, SPI_BUSY_FLAG));
 800037a:	bf00      	nop
 800037c:	2180      	movs	r1, #128	; 0x80
 800037e:	4808      	ldr	r0, [pc, #32]	; (80003a0 <main+0xfc>)
 8000380:	f000 fb6b 	bl	8000a5a <SPI_GetFlagStatus>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d1f8      	bne.n	800037c <main+0xd8>

		// Disable the SPI1 peripheral
		SPI_PeripheralControl(SPI1, DISABLE);
 800038a:	2100      	movs	r1, #0
 800038c:	4804      	ldr	r0, [pc, #16]	; (80003a0 <main+0xfc>)
 800038e:	f000 fbae 	bl	8000aee <SPI_PeripheralControl>
	while(1){
 8000392:	e7c6      	b.n	8000322 <main+0x7e>
 8000394:	08000bd8 	.word	0x08000bd8
 8000398:	40020000 	.word	0x40020000
 800039c:	40020400 	.word	0x40020400
 80003a0:	40013000 	.word	0x40013000

080003a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003a4:	480d      	ldr	r0, [pc, #52]	; (80003dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003a8:	480d      	ldr	r0, [pc, #52]	; (80003e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80003aa:	490e      	ldr	r1, [pc, #56]	; (80003e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003ac:	4a0e      	ldr	r2, [pc, #56]	; (80003e8 <LoopForever+0xe>)
  movs r3, #0
 80003ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003b0:	e002      	b.n	80003b8 <LoopCopyDataInit>

080003b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003b6:	3304      	adds	r3, #4

080003b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003bc:	d3f9      	bcc.n	80003b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003be:	4a0b      	ldr	r2, [pc, #44]	; (80003ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80003c0:	4c0b      	ldr	r4, [pc, #44]	; (80003f0 <LoopForever+0x16>)
  movs r3, #0
 80003c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003c4:	e001      	b.n	80003ca <LoopFillZerobss>

080003c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003c8:	3204      	adds	r2, #4

080003ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003cc:	d3fb      	bcc.n	80003c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003ce:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80003d2:	f000 fbc5 	bl	8000b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003d6:	f7ff ff65 	bl	80002a4 <main>

080003da <LoopForever>:

LoopForever:
    b LoopForever
 80003da:	e7fe      	b.n	80003da <LoopForever>
  ldr   r0, =_estack
 80003dc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80003e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003e4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003e8:	08000c40 	.word	0x08000c40
  ldr r2, =_sbss
 80003ec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003f0:	2000001c 	.word	0x2000001c

080003f4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003f4:	e7fe      	b.n	80003f4 <ADC_IRQHandler>
	...

080003f8 <GPIO_PeriClockControl>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi){
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
 8000400:	460b      	mov	r3, r1
 8000402:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 8000404:	78fb      	ldrb	r3, [r7, #3]
 8000406:	2b01      	cmp	r3, #1
 8000408:	d141      	bne.n	800048e <GPIO_PeriClockControl+0x96>
		if(pGPIOx == GPIOA){
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	4a43      	ldr	r2, [pc, #268]	; (800051c <GPIO_PeriClockControl+0x124>)
 800040e:	4293      	cmp	r3, r2
 8000410:	d106      	bne.n	8000420 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000412:	4b43      	ldr	r3, [pc, #268]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000416:	4a42      	ldr	r2, [pc, #264]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000418:	f043 0301 	orr.w	r3, r3, #1
 800041c:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOE_PCLK_DI();
		} else if(pGPIOx == GPIOH){
			GPIOH_PCLK_DI();
		}
	}
}
 800041e:	e077      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOB){
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	4a40      	ldr	r2, [pc, #256]	; (8000524 <GPIO_PeriClockControl+0x12c>)
 8000424:	4293      	cmp	r3, r2
 8000426:	d106      	bne.n	8000436 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000428:	4b3d      	ldr	r3, [pc, #244]	; (8000520 <GPIO_PeriClockControl+0x128>)
 800042a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800042c:	4a3c      	ldr	r2, [pc, #240]	; (8000520 <GPIO_PeriClockControl+0x128>)
 800042e:	f043 0302 	orr.w	r3, r3, #2
 8000432:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000434:	e06c      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOC){
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	4a3b      	ldr	r2, [pc, #236]	; (8000528 <GPIO_PeriClockControl+0x130>)
 800043a:	4293      	cmp	r3, r2
 800043c:	d106      	bne.n	800044c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800043e:	4b38      	ldr	r3, [pc, #224]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000442:	4a37      	ldr	r2, [pc, #220]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000444:	f043 0304 	orr.w	r3, r3, #4
 8000448:	6313      	str	r3, [r2, #48]	; 0x30
}
 800044a:	e061      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOD){
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	4a37      	ldr	r2, [pc, #220]	; (800052c <GPIO_PeriClockControl+0x134>)
 8000450:	4293      	cmp	r3, r2
 8000452:	d106      	bne.n	8000462 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000454:	4b32      	ldr	r3, [pc, #200]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000458:	4a31      	ldr	r2, [pc, #196]	; (8000520 <GPIO_PeriClockControl+0x128>)
 800045a:	f043 0308 	orr.w	r3, r3, #8
 800045e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000460:	e056      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOE){
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	4a32      	ldr	r2, [pc, #200]	; (8000530 <GPIO_PeriClockControl+0x138>)
 8000466:	4293      	cmp	r3, r2
 8000468:	d106      	bne.n	8000478 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800046a:	4b2d      	ldr	r3, [pc, #180]	; (8000520 <GPIO_PeriClockControl+0x128>)
 800046c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800046e:	4a2c      	ldr	r2, [pc, #176]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000470:	f043 0310 	orr.w	r3, r3, #16
 8000474:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000476:	e04b      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOH){
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	4a2e      	ldr	r2, [pc, #184]	; (8000534 <GPIO_PeriClockControl+0x13c>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d147      	bne.n	8000510 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_EN();
 8000480:	4b27      	ldr	r3, [pc, #156]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000484:	4a26      	ldr	r2, [pc, #152]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800048a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800048c:	e040      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		if(pGPIOx == GPIOA){
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	4a22      	ldr	r2, [pc, #136]	; (800051c <GPIO_PeriClockControl+0x124>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d106      	bne.n	80004a4 <GPIO_PeriClockControl+0xac>
			GPIOA_PCLK_DI();
 8000496:	4b22      	ldr	r3, [pc, #136]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800049a:	4a21      	ldr	r2, [pc, #132]	; (8000520 <GPIO_PeriClockControl+0x128>)
 800049c:	f023 0301 	bic.w	r3, r3, #1
 80004a0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004a2:	e035      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOB){
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	4a1f      	ldr	r2, [pc, #124]	; (8000524 <GPIO_PeriClockControl+0x12c>)
 80004a8:	4293      	cmp	r3, r2
 80004aa:	d106      	bne.n	80004ba <GPIO_PeriClockControl+0xc2>
			GPIOB_PCLK_DI();
 80004ac:	4b1c      	ldr	r3, [pc, #112]	; (8000520 <GPIO_PeriClockControl+0x128>)
 80004ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b0:	4a1b      	ldr	r2, [pc, #108]	; (8000520 <GPIO_PeriClockControl+0x128>)
 80004b2:	f023 0302 	bic.w	r3, r3, #2
 80004b6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004b8:	e02a      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOC){
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	4a1a      	ldr	r2, [pc, #104]	; (8000528 <GPIO_PeriClockControl+0x130>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d106      	bne.n	80004d0 <GPIO_PeriClockControl+0xd8>
			GPIOC_PCLK_DI();
 80004c2:	4b17      	ldr	r3, [pc, #92]	; (8000520 <GPIO_PeriClockControl+0x128>)
 80004c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004c6:	4a16      	ldr	r2, [pc, #88]	; (8000520 <GPIO_PeriClockControl+0x128>)
 80004c8:	f023 0304 	bic.w	r3, r3, #4
 80004cc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ce:	e01f      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOD){
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	4a16      	ldr	r2, [pc, #88]	; (800052c <GPIO_PeriClockControl+0x134>)
 80004d4:	4293      	cmp	r3, r2
 80004d6:	d106      	bne.n	80004e6 <GPIO_PeriClockControl+0xee>
			GPIOD_PCLK_DI();
 80004d8:	4b11      	ldr	r3, [pc, #68]	; (8000520 <GPIO_PeriClockControl+0x128>)
 80004da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004dc:	4a10      	ldr	r2, [pc, #64]	; (8000520 <GPIO_PeriClockControl+0x128>)
 80004de:	f023 0308 	bic.w	r3, r3, #8
 80004e2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004e4:	e014      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOE){
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	4a11      	ldr	r2, [pc, #68]	; (8000530 <GPIO_PeriClockControl+0x138>)
 80004ea:	4293      	cmp	r3, r2
 80004ec:	d106      	bne.n	80004fc <GPIO_PeriClockControl+0x104>
			GPIOE_PCLK_DI();
 80004ee:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <GPIO_PeriClockControl+0x128>)
 80004f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f2:	4a0b      	ldr	r2, [pc, #44]	; (8000520 <GPIO_PeriClockControl+0x128>)
 80004f4:	f023 0310 	bic.w	r3, r3, #16
 80004f8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004fa:	e009      	b.n	8000510 <GPIO_PeriClockControl+0x118>
		} else if(pGPIOx == GPIOH){
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	4a0d      	ldr	r2, [pc, #52]	; (8000534 <GPIO_PeriClockControl+0x13c>)
 8000500:	4293      	cmp	r3, r2
 8000502:	d105      	bne.n	8000510 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_DI();
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <GPIO_PeriClockControl+0x128>)
 8000506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000508:	4a05      	ldr	r2, [pc, #20]	; (8000520 <GPIO_PeriClockControl+0x128>)
 800050a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800050e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000510:	bf00      	nop
 8000512:	370c      	adds	r7, #12
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr
 800051c:	40020000 	.word	0x40020000
 8000520:	40023800 	.word	0x40023800
 8000524:	40020400 	.word	0x40020400
 8000528:	40020800 	.word	0x40020800
 800052c:	40020c00 	.word	0x40020c00
 8000530:	40021000 	.word	0x40021000
 8000534:	40021c00 	.word	0x40021c00

08000538 <GPIO_Init>:
 *
 * @return            -	none
 *
 * @Note              - none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 8000538:	b480      	push	{r7}
 800053a:	b087      	sub	sp, #28
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0;	// temp register
 8000540:	2300      	movs	r3, #0
 8000542:	617b      	str	r3, [r7, #20]

	//1 . configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	795b      	ldrb	r3, [r3, #5]
 8000548:	2b03      	cmp	r3, #3
 800054a:	d822      	bhi.n	8000592 <GPIO_Init+0x5a>
		// The non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	795b      	ldrb	r3, [r3, #5]
 8000550:	461a      	mov	r2, r3
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	791b      	ldrb	r3, [r3, #4]
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	fa02 f303 	lsl.w	r3, r2, r3
 800055c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	791b      	ldrb	r3, [r3, #4]
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	2103      	movs	r1, #3
 800056c:	fa01 f303 	lsl.w	r3, r1, r3
 8000570:	43db      	mvns	r3, r3
 8000572:	4619      	mov	r1, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	400a      	ands	r2, r1
 800057a:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	6819      	ldr	r1, [r3, #0]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	697a      	ldr	r2, [r7, #20]
 8000588:	430a      	orrs	r2, r1
 800058a:	601a      	str	r2, [r3, #0]
		temp = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
 8000590:	e0ca      	b.n	8000728 <GPIO_Init+0x1f0>
	} else{
		// Interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	795b      	ldrb	r3, [r3, #5]
 8000596:	2b04      	cmp	r3, #4
 8000598:	d117      	bne.n	80005ca <GPIO_Init+0x92>
			//1. configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800059a:	4b43      	ldr	r3, [pc, #268]	; (80006a8 <GPIO_Init+0x170>)
 800059c:	68db      	ldr	r3, [r3, #12]
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	7912      	ldrb	r2, [r2, #4]
 80005a2:	4611      	mov	r1, r2
 80005a4:	2201      	movs	r2, #1
 80005a6:	408a      	lsls	r2, r1
 80005a8:	4611      	mov	r1, r2
 80005aa:	4a3f      	ldr	r2, [pc, #252]	; (80006a8 <GPIO_Init+0x170>)
 80005ac:	430b      	orrs	r3, r1
 80005ae:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b0:	4b3d      	ldr	r3, [pc, #244]	; (80006a8 <GPIO_Init+0x170>)
 80005b2:	689b      	ldr	r3, [r3, #8]
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	7912      	ldrb	r2, [r2, #4]
 80005b8:	4611      	mov	r1, r2
 80005ba:	2201      	movs	r2, #1
 80005bc:	408a      	lsls	r2, r1
 80005be:	43d2      	mvns	r2, r2
 80005c0:	4611      	mov	r1, r2
 80005c2:	4a39      	ldr	r2, [pc, #228]	; (80006a8 <GPIO_Init+0x170>)
 80005c4:	400b      	ands	r3, r1
 80005c6:	6093      	str	r3, [r2, #8]
 80005c8:	e035      	b.n	8000636 <GPIO_Init+0xfe>

		} else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT){
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	795b      	ldrb	r3, [r3, #5]
 80005ce:	2b05      	cmp	r3, #5
 80005d0:	d117      	bne.n	8000602 <GPIO_Init+0xca>
			//1 . configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005d2:	4b35      	ldr	r3, [pc, #212]	; (80006a8 <GPIO_Init+0x170>)
 80005d4:	689b      	ldr	r3, [r3, #8]
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	7912      	ldrb	r2, [r2, #4]
 80005da:	4611      	mov	r1, r2
 80005dc:	2201      	movs	r2, #1
 80005de:	408a      	lsls	r2, r1
 80005e0:	4611      	mov	r1, r2
 80005e2:	4a31      	ldr	r2, [pc, #196]	; (80006a8 <GPIO_Init+0x170>)
 80005e4:	430b      	orrs	r3, r1
 80005e6:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005e8:	4b2f      	ldr	r3, [pc, #188]	; (80006a8 <GPIO_Init+0x170>)
 80005ea:	68db      	ldr	r3, [r3, #12]
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	7912      	ldrb	r2, [r2, #4]
 80005f0:	4611      	mov	r1, r2
 80005f2:	2201      	movs	r2, #1
 80005f4:	408a      	lsls	r2, r1
 80005f6:	43d2      	mvns	r2, r2
 80005f8:	4611      	mov	r1, r2
 80005fa:	4a2b      	ldr	r2, [pc, #172]	; (80006a8 <GPIO_Init+0x170>)
 80005fc:	400b      	ands	r3, r1
 80005fe:	60d3      	str	r3, [r2, #12]
 8000600:	e019      	b.n	8000636 <GPIO_Init+0xfe>

		} else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	795b      	ldrb	r3, [r3, #5]
 8000606:	2b06      	cmp	r3, #6
 8000608:	d115      	bne.n	8000636 <GPIO_Init+0xfe>
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800060a:	4b27      	ldr	r3, [pc, #156]	; (80006a8 <GPIO_Init+0x170>)
 800060c:	689b      	ldr	r3, [r3, #8]
 800060e:	687a      	ldr	r2, [r7, #4]
 8000610:	7912      	ldrb	r2, [r2, #4]
 8000612:	4611      	mov	r1, r2
 8000614:	2201      	movs	r2, #1
 8000616:	408a      	lsls	r2, r1
 8000618:	4611      	mov	r1, r2
 800061a:	4a23      	ldr	r2, [pc, #140]	; (80006a8 <GPIO_Init+0x170>)
 800061c:	430b      	orrs	r3, r1
 800061e:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000620:	4b21      	ldr	r3, [pc, #132]	; (80006a8 <GPIO_Init+0x170>)
 8000622:	68db      	ldr	r3, [r3, #12]
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	7912      	ldrb	r2, [r2, #4]
 8000628:	4611      	mov	r1, r2
 800062a:	2201      	movs	r2, #1
 800062c:	408a      	lsls	r2, r1
 800062e:	4611      	mov	r1, r2
 8000630:	4a1d      	ldr	r2, [pc, #116]	; (80006a8 <GPIO_Init+0x170>)
 8000632:	430b      	orrs	r3, r1
 8000634:	60d3      	str	r3, [r2, #12]

		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR

		SYSCFG_PCLK_EN();	// Enable the SYSCFG clock
 8000636:	4b1d      	ldr	r3, [pc, #116]	; (80006ac <GPIO_Init+0x174>)
 8000638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800063a:	4a1c      	ldr	r2, [pc, #112]	; (80006ac <GPIO_Init+0x174>)
 800063c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000640:	6453      	str	r3, [r2, #68]	; 0x44

		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;		// EXTICR[x], where x = 0...4
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	791b      	ldrb	r3, [r3, #4]
 8000646:	089b      	lsrs	r3, r3, #2
 8000648:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;		// range = {0,4,8,12}
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	791b      	ldrb	r3, [r3, #4]
 800064e:	f003 0303 	and.w	r3, r3, #3
 8000652:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a15      	ldr	r2, [pc, #84]	; (80006b0 <GPIO_Init+0x178>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d034      	beq.n	80006c8 <GPIO_Init+0x190>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4a14      	ldr	r2, [pc, #80]	; (80006b4 <GPIO_Init+0x17c>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d01d      	beq.n	80006a4 <GPIO_Init+0x16c>
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a12      	ldr	r2, [pc, #72]	; (80006b8 <GPIO_Init+0x180>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d016      	beq.n	80006a0 <GPIO_Init+0x168>
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a11      	ldr	r2, [pc, #68]	; (80006bc <GPIO_Init+0x184>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d00f      	beq.n	800069c <GPIO_Init+0x164>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a0f      	ldr	r2, [pc, #60]	; (80006c0 <GPIO_Init+0x188>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d008      	beq.n	8000698 <GPIO_Init+0x160>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a0e      	ldr	r2, [pc, #56]	; (80006c4 <GPIO_Init+0x18c>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d101      	bne.n	8000694 <GPIO_Init+0x15c>
 8000690:	2307      	movs	r3, #7
 8000692:	e01a      	b.n	80006ca <GPIO_Init+0x192>
 8000694:	2300      	movs	r3, #0
 8000696:	e018      	b.n	80006ca <GPIO_Init+0x192>
 8000698:	2304      	movs	r3, #4
 800069a:	e016      	b.n	80006ca <GPIO_Init+0x192>
 800069c:	2303      	movs	r3, #3
 800069e:	e014      	b.n	80006ca <GPIO_Init+0x192>
 80006a0:	2302      	movs	r3, #2
 80006a2:	e012      	b.n	80006ca <GPIO_Init+0x192>
 80006a4:	2301      	movs	r3, #1
 80006a6:	e010      	b.n	80006ca <GPIO_Init+0x192>
 80006a8:	40013c00 	.word	0x40013c00
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40020000 	.word	0x40020000
 80006b4:	40020400 	.word	0x40020400
 80006b8:	40020800 	.word	0x40020800
 80006bc:	40020c00 	.word	0x40020c00
 80006c0:	40021000 	.word	0x40021000
 80006c4:	40021c00 	.word	0x40021c00
 80006c8:	2300      	movs	r3, #0
 80006ca:	747b      	strb	r3, [r7, #17]

		SYSCFG->EXTICR[temp1] &= ~(0xF << (temp2 * 4));		 // Clear the current value
 80006cc:	4a67      	ldr	r2, [pc, #412]	; (800086c <GPIO_Init+0x334>)
 80006ce:	7cfb      	ldrb	r3, [r7, #19]
 80006d0:	3302      	adds	r3, #2
 80006d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006d6:	7cbb      	ldrb	r3, [r7, #18]
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	210f      	movs	r1, #15
 80006dc:	fa01 f303 	lsl.w	r3, r1, r3
 80006e0:	43db      	mvns	r3, r3
 80006e2:	4618      	mov	r0, r3
 80006e4:	4961      	ldr	r1, [pc, #388]	; (800086c <GPIO_Init+0x334>)
 80006e6:	7cfb      	ldrb	r3, [r7, #19]
 80006e8:	4002      	ands	r2, r0
 80006ea:	3302      	adds	r3, #2
 80006ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		SYSCFG->EXTICR[temp1] |= portcode << (temp2 * 4);	 // Set current value
 80006f0:	4a5e      	ldr	r2, [pc, #376]	; (800086c <GPIO_Init+0x334>)
 80006f2:	7cfb      	ldrb	r3, [r7, #19]
 80006f4:	3302      	adds	r3, #2
 80006f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006fa:	7c79      	ldrb	r1, [r7, #17]
 80006fc:	7cbb      	ldrb	r3, [r7, #18]
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	fa01 f303 	lsl.w	r3, r1, r3
 8000704:	4618      	mov	r0, r3
 8000706:	4959      	ldr	r1, [pc, #356]	; (800086c <GPIO_Init+0x334>)
 8000708:	7cfb      	ldrb	r3, [r7, #19]
 800070a:	4302      	orrs	r2, r0
 800070c:	3302      	adds	r3, #2
 800070e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//3 . Enable the EXTI interrupt delivery to the processor using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000712:	4b57      	ldr	r3, [pc, #348]	; (8000870 <GPIO_Init+0x338>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	7912      	ldrb	r2, [r2, #4]
 800071a:	4611      	mov	r1, r2
 800071c:	2201      	movs	r2, #1
 800071e:	408a      	lsls	r2, r1
 8000720:	4611      	mov	r1, r2
 8000722:	4a53      	ldr	r2, [pc, #332]	; (8000870 <GPIO_Init+0x338>)
 8000724:	430b      	orrs	r3, r1
 8000726:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	799b      	ldrb	r3, [r3, #6]
 8000730:	461a      	mov	r2, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	791b      	ldrb	r3, [r3, #4]
 8000736:	005b      	lsls	r3, r3, #1
 8000738:	fa02 f303 	lsl.w	r3, r2, r3
 800073c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	689a      	ldr	r2, [r3, #8]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	791b      	ldrb	r3, [r3, #4]
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	2103      	movs	r1, #3
 800074c:	fa01 f303 	lsl.w	r3, r1, r3
 8000750:	43db      	mvns	r3, r3
 8000752:	4619      	mov	r1, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	400a      	ands	r2, r1
 800075a:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp; //setting
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	6899      	ldr	r1, [r3, #8]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	697a      	ldr	r2, [r7, #20]
 8000768:	430a      	orrs	r2, r1
 800076a:	609a      	str	r2, [r3, #8]

	temp = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	617b      	str	r3, [r7, #20]

	//3. configure the pull-up/pull-down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	79db      	ldrb	r3, [r3, #7]
 8000774:	461a      	mov	r2, r3
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	791b      	ldrb	r3, [r3, #4]
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	fa02 f303 	lsl.w	r3, r2, r3
 8000780:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	68da      	ldr	r2, [r3, #12]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	791b      	ldrb	r3, [r3, #4]
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	2103      	movs	r1, #3
 8000790:	fa01 f303 	lsl.w	r3, r1, r3
 8000794:	43db      	mvns	r3, r3
 8000796:	4619      	mov	r1, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	400a      	ands	r2, r1
 800079e:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp; //setting
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	68d9      	ldr	r1, [r3, #12]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	697a      	ldr	r2, [r7, #20]
 80007ac:	430a      	orrs	r2, r1
 80007ae:	60da      	str	r2, [r3, #12]

	temp = 0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	617b      	str	r3, [r7, #20]

	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	7a1b      	ldrb	r3, [r3, #8]
 80007b8:	461a      	mov	r2, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	791b      	ldrb	r3, [r3, #4]
 80007be:	fa02 f303 	lsl.w	r3, r2, r3
 80007c2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	685a      	ldr	r2, [r3, #4]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	791b      	ldrb	r3, [r3, #4]
 80007ce:	4619      	mov	r1, r3
 80007d0:	2301      	movs	r3, #1
 80007d2:	408b      	lsls	r3, r1
 80007d4:	43db      	mvns	r3, r3
 80007d6:	4619      	mov	r1, r3
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	400a      	ands	r2, r1
 80007de:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp; //setting
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	6859      	ldr	r1, [r3, #4]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	697a      	ldr	r2, [r7, #20]
 80007ec:	430a      	orrs	r2, r1
 80007ee:	605a      	str	r2, [r3, #4]

	temp = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	795b      	ldrb	r3, [r3, #5]
 80007f8:	2b02      	cmp	r3, #2
 80007fa:	d131      	bne.n	8000860 <GPIO_Init+0x328>
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	791b      	ldrb	r3, [r3, #4]
 8000800:	08db      	lsrs	r3, r3, #3
 8000802:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	791b      	ldrb	r3, [r3, #4]
 8000808:	f003 0307 	and.w	r3, r3, #7
 800080c:	73fb      	strb	r3, [r7, #15]

		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); //clearing
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	7c3a      	ldrb	r2, [r7, #16]
 8000814:	3208      	adds	r2, #8
 8000816:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800081a:	7bfb      	ldrb	r3, [r7, #15]
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	220f      	movs	r2, #15
 8000820:	fa02 f303 	lsl.w	r3, r2, r3
 8000824:	43db      	mvns	r3, r3
 8000826:	4618      	mov	r0, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	7c3a      	ldrb	r2, [r7, #16]
 800082e:	4001      	ands	r1, r0
 8000830:	3208      	adds	r2, #8
 8000832:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	7c3a      	ldrb	r2, [r7, #16]
 800083c:	3208      	adds	r2, #8
 800083e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	7a5b      	ldrb	r3, [r3, #9]
 8000846:	461a      	mov	r2, r3
 8000848:	7bfb      	ldrb	r3, [r7, #15]
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	fa02 f303 	lsl.w	r3, r2, r3
 8000850:	4618      	mov	r0, r3
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	7c3a      	ldrb	r2, [r7, #16]
 8000858:	4301      	orrs	r1, r0
 800085a:	3208      	adds	r2, #8
 800085c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}
}
 8000860:	bf00      	nop
 8000862:	371c      	adds	r7, #28
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	40013800 	.word	0x40013800
 8000870:	40013c00 	.word	0x40013c00

08000874 <GPIO_ReadFromInputPin>:
 *
 * @return            - 0 or 1
 *
 * @Note              - none
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber){
 8000874:	b480      	push	{r7}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	460b      	mov	r3, r1
 800087e:	70fb      	strb	r3, [r7, #3]

	uint8_t value;

	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001) ;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	691a      	ldr	r2, [r3, #16]
 8000884:	78fb      	ldrb	r3, [r7, #3]
 8000886:	fa22 f303 	lsr.w	r3, r2, r3
 800088a:	b2db      	uxtb	r3, r3
 800088c:	f003 0301 	and.w	r3, r3, #1
 8000890:	73fb      	strb	r3, [r7, #15]

	return value;
 8000892:	7bfb      	ldrb	r3, [r7, #15]

}
 8000894:	4618      	mov	r0, r3
 8000896:	3714      	adds	r7, #20
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <GPIO_ToggleOutputPin>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber){
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	460b      	mov	r3, r1
 80008aa:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	695b      	ldr	r3, [r3, #20]
 80008b0:	78fa      	ldrb	r2, [r7, #3]
 80008b2:	2101      	movs	r1, #1
 80008b4:	fa01 f202 	lsl.w	r2, r1, r2
 80008b8:	405a      	eors	r2, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	615a      	str	r2, [r3, #20]
}
 80008be:	bf00      	nop
 80008c0:	370c      	adds	r7, #12
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
	...

080008cc <SPI_PeriClockControl>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi){
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	460b      	mov	r3, r1
 80008d6:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 80008d8:	78fb      	ldrb	r3, [r7, #3]
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d12b      	bne.n	8000936 <SPI_PeriClockControl+0x6a>
		if(pSPIx == SPI1){
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4a2d      	ldr	r2, [pc, #180]	; (8000998 <SPI_PeriClockControl+0xcc>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d106      	bne.n	80008f4 <SPI_PeriClockControl+0x28>
			SPI1_PCLK_EN();
 80008e6:	4b2d      	ldr	r3, [pc, #180]	; (800099c <SPI_PeriClockControl+0xd0>)
 80008e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ea:	4a2c      	ldr	r2, [pc, #176]	; (800099c <SPI_PeriClockControl+0xd0>)
 80008ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008f0:	6453      	str	r3, [r2, #68]	; 0x44
			SPI3_PCLK_DI();
		} else if(pSPIx == SPI4){
			SPI4_PCLK_DI();
		}
	}
}
 80008f2:	e04b      	b.n	800098c <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI2){
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	4a2a      	ldr	r2, [pc, #168]	; (80009a0 <SPI_PeriClockControl+0xd4>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d106      	bne.n	800090a <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 80008fc:	4b27      	ldr	r3, [pc, #156]	; (800099c <SPI_PeriClockControl+0xd0>)
 80008fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000900:	4a26      	ldr	r2, [pc, #152]	; (800099c <SPI_PeriClockControl+0xd0>)
 8000902:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000906:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000908:	e040      	b.n	800098c <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI3){
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4a25      	ldr	r2, [pc, #148]	; (80009a4 <SPI_PeriClockControl+0xd8>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d106      	bne.n	8000920 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000912:	4b22      	ldr	r3, [pc, #136]	; (800099c <SPI_PeriClockControl+0xd0>)
 8000914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000916:	4a21      	ldr	r2, [pc, #132]	; (800099c <SPI_PeriClockControl+0xd0>)
 8000918:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800091c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800091e:	e035      	b.n	800098c <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI4){
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	4a21      	ldr	r2, [pc, #132]	; (80009a8 <SPI_PeriClockControl+0xdc>)
 8000924:	4293      	cmp	r3, r2
 8000926:	d131      	bne.n	800098c <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_EN();
 8000928:	4b1c      	ldr	r3, [pc, #112]	; (800099c <SPI_PeriClockControl+0xd0>)
 800092a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092c:	4a1b      	ldr	r2, [pc, #108]	; (800099c <SPI_PeriClockControl+0xd0>)
 800092e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000932:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000934:	e02a      	b.n	800098c <SPI_PeriClockControl+0xc0>
		if(pSPIx == SPI1){
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4a17      	ldr	r2, [pc, #92]	; (8000998 <SPI_PeriClockControl+0xcc>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d106      	bne.n	800094c <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DI();
 800093e:	4b17      	ldr	r3, [pc, #92]	; (800099c <SPI_PeriClockControl+0xd0>)
 8000940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000942:	4a16      	ldr	r2, [pc, #88]	; (800099c <SPI_PeriClockControl+0xd0>)
 8000944:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000948:	6453      	str	r3, [r2, #68]	; 0x44
}
 800094a:	e01f      	b.n	800098c <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI2){
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4a14      	ldr	r2, [pc, #80]	; (80009a0 <SPI_PeriClockControl+0xd4>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d106      	bne.n	8000962 <SPI_PeriClockControl+0x96>
			SPI2_PCLK_DI();
 8000954:	4b11      	ldr	r3, [pc, #68]	; (800099c <SPI_PeriClockControl+0xd0>)
 8000956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000958:	4a10      	ldr	r2, [pc, #64]	; (800099c <SPI_PeriClockControl+0xd0>)
 800095a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800095e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000960:	e014      	b.n	800098c <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI3){
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4a0f      	ldr	r2, [pc, #60]	; (80009a4 <SPI_PeriClockControl+0xd8>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d106      	bne.n	8000978 <SPI_PeriClockControl+0xac>
			SPI3_PCLK_DI();
 800096a:	4b0c      	ldr	r3, [pc, #48]	; (800099c <SPI_PeriClockControl+0xd0>)
 800096c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096e:	4a0b      	ldr	r2, [pc, #44]	; (800099c <SPI_PeriClockControl+0xd0>)
 8000970:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000974:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000976:	e009      	b.n	800098c <SPI_PeriClockControl+0xc0>
		} else if(pSPIx == SPI4){
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	4a0b      	ldr	r2, [pc, #44]	; (80009a8 <SPI_PeriClockControl+0xdc>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d105      	bne.n	800098c <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_DI();
 8000980:	4b06      	ldr	r3, [pc, #24]	; (800099c <SPI_PeriClockControl+0xd0>)
 8000982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000984:	4a05      	ldr	r2, [pc, #20]	; (800099c <SPI_PeriClockControl+0xd0>)
 8000986:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800098a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	40013000 	.word	0x40013000
 800099c:	40023800 	.word	0x40023800
 80009a0:	40003800 	.word	0x40003800
 80009a4:	40003c00 	.word	0x40003c00
 80009a8:	40013400 	.word	0x40013400

080009ac <SPI_Init>:
 *
 * @return            -	none
 *
 * @Note              - none
 */
void SPI_Init(SPI_Handle_t *pSPIHandle){
 80009ac:	b480      	push	{r7}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]

	//first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]

	//1. Configure the device mode
	tempreg |= (pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	791b      	ldrb	r3, [r3, #4]
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	461a      	mov	r2, r3
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	4313      	orrs	r3, r2
 80009c4:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD){
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	795b      	ldrb	r3, [r3, #5]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d104      	bne.n	80009d8 <SPI_Init+0x2c>
		//bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80009d4:	60fb      	str	r3, [r7, #12]
 80009d6:	e014      	b.n	8000a02 <SPI_Init+0x56>

	} else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD){
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	795b      	ldrb	r3, [r3, #5]
 80009dc:	2b02      	cmp	r3, #2
 80009de:	d104      	bne.n	80009ea <SPI_Init+0x3e>
		//bidi mode should be set
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	e00b      	b.n	8000a02 <SPI_Init+0x56>

	} else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY){
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	795b      	ldrb	r3, [r3, #5]
 80009ee:	2b03      	cmp	r3, #3
 80009f0:	d107      	bne.n	8000a02 <SPI_Init+0x56>
		//BIDI mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80009f8:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= (1 << SPI_CR1_RXONLY);
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a00:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the spi serial clock speed (baud rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	799b      	ldrb	r3, [r3, #6]
 8000a06:	00db      	lsls	r3, r3, #3
 8000a08:	461a      	mov	r2, r3
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	60fb      	str	r3, [r7, #12]

	//4.  Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	79db      	ldrb	r3, [r3, #7]
 8000a14:	02db      	lsls	r3, r3, #11
 8000a16:	461a      	mov	r2, r3
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	60fb      	str	r3, [r7, #12]

	//5. configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	7a1b      	ldrb	r3, [r3, #8]
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	461a      	mov	r2, r3
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	60fb      	str	r3, [r7, #12]

	//6 . configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	7a5b      	ldrb	r3, [r3, #9]
 8000a30:	461a      	mov	r2, r3
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	60fb      	str	r3, [r7, #12]

	//7 . configure the SSM
	tempreg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	7a9b      	ldrb	r3, [r3, #10]
 8000a3c:	025b      	lsls	r3, r3, #9
 8000a3e:	461a      	mov	r2, r3
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	4313      	orrs	r3, r2
 8000a44:	60fb      	str	r3, [r7, #12]

	// Writing to register CR1
	pSPIHandle->pSPIx->CR1 = tempreg;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	68fa      	ldr	r2, [r7, #12]
 8000a4c:	601a      	str	r2, [r3, #0]

}
 8000a4e:	bf00      	nop
 8000a50:	3714      	adds	r7, #20
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr

08000a5a <SPI_GetFlagStatus>:
 *
 * @return            -	Flag status (SET or RESET)
 *
 * @Note              - none
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName){
 8000a5a:	b480      	push	{r7}
 8000a5c:	b083      	sub	sp, #12
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
 8000a62:	6039      	str	r1, [r7, #0]

	if(pSPIx->SR & FlagName){
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	689a      	ldr	r2, [r3, #8]
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 8000a70:	2301      	movs	r3, #1
 8000a72:	e000      	b.n	8000a76 <SPI_GetFlagStatus+0x1c>
	}

	return FLAG_RESET;
 8000a74:	2300      	movs	r3, #0
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr

08000a82 <SPI_SendData>:
 *
 * @Note              - This is actually a blocking API call;
 * 					  -	The function will wait until all the bytes are transmitted;
 * 					  - The Tx buffer is only acessible through the Data Register (DR).
 */
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len){
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b084      	sub	sp, #16
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	60f8      	str	r0, [r7, #12]
 8000a8a:	60b9      	str	r1, [r7, #8]
 8000a8c:	607a      	str	r2, [r7, #4]

	while(Len > 0){
 8000a8e:	e027      	b.n	8000ae0 <SPI_SendData+0x5e>
		//1. Wait until TXE is set/empty
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 8000a90:	bf00      	nop
 8000a92:	2102      	movs	r1, #2
 8000a94:	68f8      	ldr	r0, [r7, #12]
 8000a96:	f7ff ffe0 	bl	8000a5a <SPI_GetFlagStatus>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d0f8      	beq.n	8000a92 <SPI_SendData+0x10>

		//2. check the DFF bit in CR1
		if((pSPIx->CR1 & (1 << SPI_CR1_DFF))){
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d00e      	beq.n	8000aca <SPI_SendData+0x48>
			//16 bit DFF
			pSPIx->DR = *((uint16_t*)pTxBuffer);	// Dereferencing to load the data and typecasting uint8_t to uint16_t
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	881b      	ldrh	r3, [r3, #0]
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	60da      	str	r2, [r3, #12]
			Len--;	// Decrement 1 byte
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	3b01      	subs	r3, #1
 8000aba:	607b      	str	r3, [r7, #4]
			Len--;	// Decrement 2 bytes
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;	// Increment the adress pointer to the next data
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	e00a      	b.n	8000ae0 <SPI_SendData+0x5e>
		} else{
			//8 bit DFF
			pSPIx->DR = *pTxBuffer;
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	461a      	mov	r2, r3
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	60da      	str	r2, [r3, #12]
			Len--;			// Decrement 1 byte
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	607b      	str	r3, [r7, #4]
			pTxBuffer++;	// Increment the adress pointer to the next data
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	3301      	adds	r3, #1
 8000ade:	60bb      	str	r3, [r7, #8]
	while(Len > 0){
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d1d4      	bne.n	8000a90 <SPI_SendData+0xe>
		}
	}
}
 8000ae6:	bf00      	nop
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <SPI_PeripheralControl>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi){
 8000aee:	b480      	push	{r7}
 8000af0:	b083      	sub	sp, #12
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
 8000af6:	460b      	mov	r3, r1
 8000af8:	70fb      	strb	r3, [r7, #3]

	if(EnOrDi == ENABLE){
 8000afa:	78fb      	ldrb	r3, [r7, #3]
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d106      	bne.n	8000b0e <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	601a      	str	r2, [r3, #0]
	} else{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000b0c:	e005      	b.n	8000b1a <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	601a      	str	r2, [r3, #0]
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <SPI_SSOEConfig>:
 *
 * @return            -
 *
 * @Note              -
 */
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi){
 8000b26:	b480      	push	{r7}
 8000b28:	b083      	sub	sp, #12
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
 8000b2e:	460b      	mov	r3, r1
 8000b30:	70fb      	strb	r3, [r7, #3]

	if(EnOrDi == ENABLE){
 8000b32:	78fb      	ldrb	r3, [r7, #3]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d106      	bne.n	8000b46 <SPI_SSOEConfig+0x20>
		pSPIx->CR2 |=  (1 << SPI_CR2_SSOE);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f043 0204 	orr.w	r2, r3, #4
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	605a      	str	r2, [r3, #4]
	} else{
		pSPIx->CR2 &=  ~(1 << SPI_CR2_SSOE);
	}
}
 8000b44:	e005      	b.n	8000b52 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &=  ~(1 << SPI_CR2_SSOE);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f023 0204 	bic.w	r2, r3, #4
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	605a      	str	r2, [r3, #4]
}
 8000b52:	bf00      	nop
 8000b54:	370c      	adds	r7, #12
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
	...

08000b60 <__libc_init_array>:
 8000b60:	b570      	push	{r4, r5, r6, lr}
 8000b62:	4e0d      	ldr	r6, [pc, #52]	; (8000b98 <__libc_init_array+0x38>)
 8000b64:	4c0d      	ldr	r4, [pc, #52]	; (8000b9c <__libc_init_array+0x3c>)
 8000b66:	1ba4      	subs	r4, r4, r6
 8000b68:	10a4      	asrs	r4, r4, #2
 8000b6a:	2500      	movs	r5, #0
 8000b6c:	42a5      	cmp	r5, r4
 8000b6e:	d109      	bne.n	8000b84 <__libc_init_array+0x24>
 8000b70:	4e0b      	ldr	r6, [pc, #44]	; (8000ba0 <__libc_init_array+0x40>)
 8000b72:	4c0c      	ldr	r4, [pc, #48]	; (8000ba4 <__libc_init_array+0x44>)
 8000b74:	f000 f824 	bl	8000bc0 <_init>
 8000b78:	1ba4      	subs	r4, r4, r6
 8000b7a:	10a4      	asrs	r4, r4, #2
 8000b7c:	2500      	movs	r5, #0
 8000b7e:	42a5      	cmp	r5, r4
 8000b80:	d105      	bne.n	8000b8e <__libc_init_array+0x2e>
 8000b82:	bd70      	pop	{r4, r5, r6, pc}
 8000b84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b88:	4798      	blx	r3
 8000b8a:	3501      	adds	r5, #1
 8000b8c:	e7ee      	b.n	8000b6c <__libc_init_array+0xc>
 8000b8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b92:	4798      	blx	r3
 8000b94:	3501      	adds	r5, #1
 8000b96:	e7f2      	b.n	8000b7e <__libc_init_array+0x1e>
 8000b98:	08000c38 	.word	0x08000c38
 8000b9c:	08000c38 	.word	0x08000c38
 8000ba0:	08000c38 	.word	0x08000c38
 8000ba4:	08000c3c 	.word	0x08000c3c

08000ba8 <memcpy>:
 8000ba8:	b510      	push	{r4, lr}
 8000baa:	1e43      	subs	r3, r0, #1
 8000bac:	440a      	add	r2, r1
 8000bae:	4291      	cmp	r1, r2
 8000bb0:	d100      	bne.n	8000bb4 <memcpy+0xc>
 8000bb2:	bd10      	pop	{r4, pc}
 8000bb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000bb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000bbc:	e7f7      	b.n	8000bae <memcpy+0x6>
	...

08000bc0 <_init>:
 8000bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bc2:	bf00      	nop
 8000bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bc6:	bc08      	pop	{r3}
 8000bc8:	469e      	mov	lr, r3
 8000bca:	4770      	bx	lr

08000bcc <_fini>:
 8000bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bce:	bf00      	nop
 8000bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bd2:	bc08      	pop	{r3}
 8000bd4:	469e      	mov	lr, r3
 8000bd6:	4770      	bx	lr
