
DJI-A-Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d50  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  08008f00  08008f00  00009f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009380  08009380  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009380  08009380  0000a380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009388  08009388  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009388  08009388  0000a388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800938c  0800938c  0000a38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08009390  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b05c  2**0
                  CONTENTS
 10 .bss          00000dfc  2000005c  2000005c  0000b05c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000e58  20000e58  0000b05c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015a5f  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034f6  00000000  00000000  00020aeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001128  00000000  00000000  00023fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d32  00000000  00000000  00025110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025cdb  00000000  00000000  00025e42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000180f3  00000000  00000000  0004bb1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc5b9  00000000  00000000  00063c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001401c9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f3c  00000000  00000000  0014020c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  00145148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008ee8 	.word	0x08008ee8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000060 	.word	0x20000060
 80001ec:	08008ee8 	.word	0x08008ee8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2f>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000620:	bf24      	itt	cs
 8000622:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000626:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800062a:	d90d      	bls.n	8000648 <__aeabi_d2f+0x30>
 800062c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000630:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000634:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000638:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800063c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000640:	bf08      	it	eq
 8000642:	f020 0001 	biceq.w	r0, r0, #1
 8000646:	4770      	bx	lr
 8000648:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800064c:	d121      	bne.n	8000692 <__aeabi_d2f+0x7a>
 800064e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000652:	bfbc      	itt	lt
 8000654:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000658:	4770      	bxlt	lr
 800065a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000662:	f1c2 0218 	rsb	r2, r2, #24
 8000666:	f1c2 0c20 	rsb	ip, r2, #32
 800066a:	fa10 f30c 	lsls.w	r3, r0, ip
 800066e:	fa20 f002 	lsr.w	r0, r0, r2
 8000672:	bf18      	it	ne
 8000674:	f040 0001 	orrne.w	r0, r0, #1
 8000678:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800067c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000680:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000684:	ea40 000c 	orr.w	r0, r0, ip
 8000688:	fa23 f302 	lsr.w	r3, r3, r2
 800068c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000690:	e7cc      	b.n	800062c <__aeabi_d2f+0x14>
 8000692:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000696:	d107      	bne.n	80006a8 <__aeabi_d2f+0x90>
 8000698:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800069c:	bf1e      	ittt	ne
 800069e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006a2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006a6:	4770      	bxne	lr
 80006a8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006ac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006b0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <__aeabi_uldivmod>:
 80006b8:	b953      	cbnz	r3, 80006d0 <__aeabi_uldivmod+0x18>
 80006ba:	b94a      	cbnz	r2, 80006d0 <__aeabi_uldivmod+0x18>
 80006bc:	2900      	cmp	r1, #0
 80006be:	bf08      	it	eq
 80006c0:	2800      	cmpeq	r0, #0
 80006c2:	bf1c      	itt	ne
 80006c4:	f04f 31ff 	movne.w	r1, #4294967295
 80006c8:	f04f 30ff 	movne.w	r0, #4294967295
 80006cc:	f000 b988 	b.w	80009e0 <__aeabi_idiv0>
 80006d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006d8:	f000 f806 	bl	80006e8 <__udivmoddi4>
 80006dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e4:	b004      	add	sp, #16
 80006e6:	4770      	bx	lr

080006e8 <__udivmoddi4>:
 80006e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006ec:	9d08      	ldr	r5, [sp, #32]
 80006ee:	468e      	mov	lr, r1
 80006f0:	4604      	mov	r4, r0
 80006f2:	4688      	mov	r8, r1
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d14a      	bne.n	800078e <__udivmoddi4+0xa6>
 80006f8:	428a      	cmp	r2, r1
 80006fa:	4617      	mov	r7, r2
 80006fc:	d962      	bls.n	80007c4 <__udivmoddi4+0xdc>
 80006fe:	fab2 f682 	clz	r6, r2
 8000702:	b14e      	cbz	r6, 8000718 <__udivmoddi4+0x30>
 8000704:	f1c6 0320 	rsb	r3, r6, #32
 8000708:	fa01 f806 	lsl.w	r8, r1, r6
 800070c:	fa20 f303 	lsr.w	r3, r0, r3
 8000710:	40b7      	lsls	r7, r6
 8000712:	ea43 0808 	orr.w	r8, r3, r8
 8000716:	40b4      	lsls	r4, r6
 8000718:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800071c:	fa1f fc87 	uxth.w	ip, r7
 8000720:	fbb8 f1fe 	udiv	r1, r8, lr
 8000724:	0c23      	lsrs	r3, r4, #16
 8000726:	fb0e 8811 	mls	r8, lr, r1, r8
 800072a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800072e:	fb01 f20c 	mul.w	r2, r1, ip
 8000732:	429a      	cmp	r2, r3
 8000734:	d909      	bls.n	800074a <__udivmoddi4+0x62>
 8000736:	18fb      	adds	r3, r7, r3
 8000738:	f101 30ff 	add.w	r0, r1, #4294967295
 800073c:	f080 80ea 	bcs.w	8000914 <__udivmoddi4+0x22c>
 8000740:	429a      	cmp	r2, r3
 8000742:	f240 80e7 	bls.w	8000914 <__udivmoddi4+0x22c>
 8000746:	3902      	subs	r1, #2
 8000748:	443b      	add	r3, r7
 800074a:	1a9a      	subs	r2, r3, r2
 800074c:	b2a3      	uxth	r3, r4
 800074e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000752:	fb0e 2210 	mls	r2, lr, r0, r2
 8000756:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800075a:	fb00 fc0c 	mul.w	ip, r0, ip
 800075e:	459c      	cmp	ip, r3
 8000760:	d909      	bls.n	8000776 <__udivmoddi4+0x8e>
 8000762:	18fb      	adds	r3, r7, r3
 8000764:	f100 32ff 	add.w	r2, r0, #4294967295
 8000768:	f080 80d6 	bcs.w	8000918 <__udivmoddi4+0x230>
 800076c:	459c      	cmp	ip, r3
 800076e:	f240 80d3 	bls.w	8000918 <__udivmoddi4+0x230>
 8000772:	443b      	add	r3, r7
 8000774:	3802      	subs	r0, #2
 8000776:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800077a:	eba3 030c 	sub.w	r3, r3, ip
 800077e:	2100      	movs	r1, #0
 8000780:	b11d      	cbz	r5, 800078a <__udivmoddi4+0xa2>
 8000782:	40f3      	lsrs	r3, r6
 8000784:	2200      	movs	r2, #0
 8000786:	e9c5 3200 	strd	r3, r2, [r5]
 800078a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800078e:	428b      	cmp	r3, r1
 8000790:	d905      	bls.n	800079e <__udivmoddi4+0xb6>
 8000792:	b10d      	cbz	r5, 8000798 <__udivmoddi4+0xb0>
 8000794:	e9c5 0100 	strd	r0, r1, [r5]
 8000798:	2100      	movs	r1, #0
 800079a:	4608      	mov	r0, r1
 800079c:	e7f5      	b.n	800078a <__udivmoddi4+0xa2>
 800079e:	fab3 f183 	clz	r1, r3
 80007a2:	2900      	cmp	r1, #0
 80007a4:	d146      	bne.n	8000834 <__udivmoddi4+0x14c>
 80007a6:	4573      	cmp	r3, lr
 80007a8:	d302      	bcc.n	80007b0 <__udivmoddi4+0xc8>
 80007aa:	4282      	cmp	r2, r0
 80007ac:	f200 8105 	bhi.w	80009ba <__udivmoddi4+0x2d2>
 80007b0:	1a84      	subs	r4, r0, r2
 80007b2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007b6:	2001      	movs	r0, #1
 80007b8:	4690      	mov	r8, r2
 80007ba:	2d00      	cmp	r5, #0
 80007bc:	d0e5      	beq.n	800078a <__udivmoddi4+0xa2>
 80007be:	e9c5 4800 	strd	r4, r8, [r5]
 80007c2:	e7e2      	b.n	800078a <__udivmoddi4+0xa2>
 80007c4:	2a00      	cmp	r2, #0
 80007c6:	f000 8090 	beq.w	80008ea <__udivmoddi4+0x202>
 80007ca:	fab2 f682 	clz	r6, r2
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	f040 80a4 	bne.w	800091c <__udivmoddi4+0x234>
 80007d4:	1a8a      	subs	r2, r1, r2
 80007d6:	0c03      	lsrs	r3, r0, #16
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	b280      	uxth	r0, r0
 80007de:	b2bc      	uxth	r4, r7
 80007e0:	2101      	movs	r1, #1
 80007e2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007e6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007ee:	fb04 f20c 	mul.w	r2, r4, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d907      	bls.n	8000806 <__udivmoddi4+0x11e>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007fc:	d202      	bcs.n	8000804 <__udivmoddi4+0x11c>
 80007fe:	429a      	cmp	r2, r3
 8000800:	f200 80e0 	bhi.w	80009c4 <__udivmoddi4+0x2dc>
 8000804:	46c4      	mov	ip, r8
 8000806:	1a9b      	subs	r3, r3, r2
 8000808:	fbb3 f2fe 	udiv	r2, r3, lr
 800080c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000810:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000814:	fb02 f404 	mul.w	r4, r2, r4
 8000818:	429c      	cmp	r4, r3
 800081a:	d907      	bls.n	800082c <__udivmoddi4+0x144>
 800081c:	18fb      	adds	r3, r7, r3
 800081e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000822:	d202      	bcs.n	800082a <__udivmoddi4+0x142>
 8000824:	429c      	cmp	r4, r3
 8000826:	f200 80ca 	bhi.w	80009be <__udivmoddi4+0x2d6>
 800082a:	4602      	mov	r2, r0
 800082c:	1b1b      	subs	r3, r3, r4
 800082e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000832:	e7a5      	b.n	8000780 <__udivmoddi4+0x98>
 8000834:	f1c1 0620 	rsb	r6, r1, #32
 8000838:	408b      	lsls	r3, r1
 800083a:	fa22 f706 	lsr.w	r7, r2, r6
 800083e:	431f      	orrs	r7, r3
 8000840:	fa0e f401 	lsl.w	r4, lr, r1
 8000844:	fa20 f306 	lsr.w	r3, r0, r6
 8000848:	fa2e fe06 	lsr.w	lr, lr, r6
 800084c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000850:	4323      	orrs	r3, r4
 8000852:	fa00 f801 	lsl.w	r8, r0, r1
 8000856:	fa1f fc87 	uxth.w	ip, r7
 800085a:	fbbe f0f9 	udiv	r0, lr, r9
 800085e:	0c1c      	lsrs	r4, r3, #16
 8000860:	fb09 ee10 	mls	lr, r9, r0, lr
 8000864:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000868:	fb00 fe0c 	mul.w	lr, r0, ip
 800086c:	45a6      	cmp	lr, r4
 800086e:	fa02 f201 	lsl.w	r2, r2, r1
 8000872:	d909      	bls.n	8000888 <__udivmoddi4+0x1a0>
 8000874:	193c      	adds	r4, r7, r4
 8000876:	f100 3aff 	add.w	sl, r0, #4294967295
 800087a:	f080 809c 	bcs.w	80009b6 <__udivmoddi4+0x2ce>
 800087e:	45a6      	cmp	lr, r4
 8000880:	f240 8099 	bls.w	80009b6 <__udivmoddi4+0x2ce>
 8000884:	3802      	subs	r0, #2
 8000886:	443c      	add	r4, r7
 8000888:	eba4 040e 	sub.w	r4, r4, lr
 800088c:	fa1f fe83 	uxth.w	lr, r3
 8000890:	fbb4 f3f9 	udiv	r3, r4, r9
 8000894:	fb09 4413 	mls	r4, r9, r3, r4
 8000898:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800089c:	fb03 fc0c 	mul.w	ip, r3, ip
 80008a0:	45a4      	cmp	ip, r4
 80008a2:	d908      	bls.n	80008b6 <__udivmoddi4+0x1ce>
 80008a4:	193c      	adds	r4, r7, r4
 80008a6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008aa:	f080 8082 	bcs.w	80009b2 <__udivmoddi4+0x2ca>
 80008ae:	45a4      	cmp	ip, r4
 80008b0:	d97f      	bls.n	80009b2 <__udivmoddi4+0x2ca>
 80008b2:	3b02      	subs	r3, #2
 80008b4:	443c      	add	r4, r7
 80008b6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008ba:	eba4 040c 	sub.w	r4, r4, ip
 80008be:	fba0 ec02 	umull	lr, ip, r0, r2
 80008c2:	4564      	cmp	r4, ip
 80008c4:	4673      	mov	r3, lr
 80008c6:	46e1      	mov	r9, ip
 80008c8:	d362      	bcc.n	8000990 <__udivmoddi4+0x2a8>
 80008ca:	d05f      	beq.n	800098c <__udivmoddi4+0x2a4>
 80008cc:	b15d      	cbz	r5, 80008e6 <__udivmoddi4+0x1fe>
 80008ce:	ebb8 0203 	subs.w	r2, r8, r3
 80008d2:	eb64 0409 	sbc.w	r4, r4, r9
 80008d6:	fa04 f606 	lsl.w	r6, r4, r6
 80008da:	fa22 f301 	lsr.w	r3, r2, r1
 80008de:	431e      	orrs	r6, r3
 80008e0:	40cc      	lsrs	r4, r1
 80008e2:	e9c5 6400 	strd	r6, r4, [r5]
 80008e6:	2100      	movs	r1, #0
 80008e8:	e74f      	b.n	800078a <__udivmoddi4+0xa2>
 80008ea:	fbb1 fcf2 	udiv	ip, r1, r2
 80008ee:	0c01      	lsrs	r1, r0, #16
 80008f0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008f4:	b280      	uxth	r0, r0
 80008f6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008fa:	463b      	mov	r3, r7
 80008fc:	4638      	mov	r0, r7
 80008fe:	463c      	mov	r4, r7
 8000900:	46b8      	mov	r8, r7
 8000902:	46be      	mov	lr, r7
 8000904:	2620      	movs	r6, #32
 8000906:	fbb1 f1f7 	udiv	r1, r1, r7
 800090a:	eba2 0208 	sub.w	r2, r2, r8
 800090e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000912:	e766      	b.n	80007e2 <__udivmoddi4+0xfa>
 8000914:	4601      	mov	r1, r0
 8000916:	e718      	b.n	800074a <__udivmoddi4+0x62>
 8000918:	4610      	mov	r0, r2
 800091a:	e72c      	b.n	8000776 <__udivmoddi4+0x8e>
 800091c:	f1c6 0220 	rsb	r2, r6, #32
 8000920:	fa2e f302 	lsr.w	r3, lr, r2
 8000924:	40b7      	lsls	r7, r6
 8000926:	40b1      	lsls	r1, r6
 8000928:	fa20 f202 	lsr.w	r2, r0, r2
 800092c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000930:	430a      	orrs	r2, r1
 8000932:	fbb3 f8fe 	udiv	r8, r3, lr
 8000936:	b2bc      	uxth	r4, r7
 8000938:	fb0e 3318 	mls	r3, lr, r8, r3
 800093c:	0c11      	lsrs	r1, r2, #16
 800093e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000942:	fb08 f904 	mul.w	r9, r8, r4
 8000946:	40b0      	lsls	r0, r6
 8000948:	4589      	cmp	r9, r1
 800094a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800094e:	b280      	uxth	r0, r0
 8000950:	d93e      	bls.n	80009d0 <__udivmoddi4+0x2e8>
 8000952:	1879      	adds	r1, r7, r1
 8000954:	f108 3cff 	add.w	ip, r8, #4294967295
 8000958:	d201      	bcs.n	800095e <__udivmoddi4+0x276>
 800095a:	4589      	cmp	r9, r1
 800095c:	d81f      	bhi.n	800099e <__udivmoddi4+0x2b6>
 800095e:	eba1 0109 	sub.w	r1, r1, r9
 8000962:	fbb1 f9fe 	udiv	r9, r1, lr
 8000966:	fb09 f804 	mul.w	r8, r9, r4
 800096a:	fb0e 1119 	mls	r1, lr, r9, r1
 800096e:	b292      	uxth	r2, r2
 8000970:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000974:	4542      	cmp	r2, r8
 8000976:	d229      	bcs.n	80009cc <__udivmoddi4+0x2e4>
 8000978:	18ba      	adds	r2, r7, r2
 800097a:	f109 31ff 	add.w	r1, r9, #4294967295
 800097e:	d2c4      	bcs.n	800090a <__udivmoddi4+0x222>
 8000980:	4542      	cmp	r2, r8
 8000982:	d2c2      	bcs.n	800090a <__udivmoddi4+0x222>
 8000984:	f1a9 0102 	sub.w	r1, r9, #2
 8000988:	443a      	add	r2, r7
 800098a:	e7be      	b.n	800090a <__udivmoddi4+0x222>
 800098c:	45f0      	cmp	r8, lr
 800098e:	d29d      	bcs.n	80008cc <__udivmoddi4+0x1e4>
 8000990:	ebbe 0302 	subs.w	r3, lr, r2
 8000994:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000998:	3801      	subs	r0, #1
 800099a:	46e1      	mov	r9, ip
 800099c:	e796      	b.n	80008cc <__udivmoddi4+0x1e4>
 800099e:	eba7 0909 	sub.w	r9, r7, r9
 80009a2:	4449      	add	r1, r9
 80009a4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009a8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009ac:	fb09 f804 	mul.w	r8, r9, r4
 80009b0:	e7db      	b.n	800096a <__udivmoddi4+0x282>
 80009b2:	4673      	mov	r3, lr
 80009b4:	e77f      	b.n	80008b6 <__udivmoddi4+0x1ce>
 80009b6:	4650      	mov	r0, sl
 80009b8:	e766      	b.n	8000888 <__udivmoddi4+0x1a0>
 80009ba:	4608      	mov	r0, r1
 80009bc:	e6fd      	b.n	80007ba <__udivmoddi4+0xd2>
 80009be:	443b      	add	r3, r7
 80009c0:	3a02      	subs	r2, #2
 80009c2:	e733      	b.n	800082c <__udivmoddi4+0x144>
 80009c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009c8:	443b      	add	r3, r7
 80009ca:	e71c      	b.n	8000806 <__udivmoddi4+0x11e>
 80009cc:	4649      	mov	r1, r9
 80009ce:	e79c      	b.n	800090a <__udivmoddi4+0x222>
 80009d0:	eba1 0109 	sub.w	r1, r1, r9
 80009d4:	46c4      	mov	ip, r8
 80009d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009da:	fb09 f804 	mul.w	r8, r9, r4
 80009de:	e7c4      	b.n	800096a <__udivmoddi4+0x282>

080009e0 <__aeabi_idiv0>:
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop

080009e4 <LOOP_EVENT_Handle>:

/* 全局注册表 --------------------------------------------------------------*/
void (*loop_event[MAX_LOOP_EVENT])(void) = {0};
uint8_t loop_event_num = 0;

void LOOP_EVENT_Handle(void) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
    for (uint8_t event_index = 0 ; event_index < loop_event_num ; event_index++) {
 80009ea:	2300      	movs	r3, #0
 80009ec:	71fb      	strb	r3, [r7, #7]
 80009ee:	e007      	b.n	8000a00 <LOOP_EVENT_Handle+0x1c>
        loop_event[event_index]();
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	4a08      	ldr	r2, [pc, #32]	@ (8000a14 <LOOP_EVENT_Handle+0x30>)
 80009f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009f8:	4798      	blx	r3
    for (uint8_t event_index = 0 ; event_index < loop_event_num ; event_index++) {
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	3301      	adds	r3, #1
 80009fe:	71fb      	strb	r3, [r7, #7]
 8000a00:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <LOOP_EVENT_Handle+0x34>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	79fa      	ldrb	r2, [r7, #7]
 8000a06:	429a      	cmp	r2, r3
 8000a08:	d3f2      	bcc.n	80009f0 <LOOP_EVENT_Handle+0xc>
    }
}
 8000a0a:	bf00      	nop
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	20000078 	.word	0x20000078
 8000a18:	200000f8 	.word	0x200000f8

08000a1c <user_debug_uart_callback>:

/* 接口定义 --------------------------------------------------------------------*/

// 调试串口
UART_DRIVES user_debug_uart = {0};
void user_debug_uart_callback(void * user_uart) {
 8000a1c:	b590      	push	{r4, r7, lr}
 8000a1e:	b0cd      	sub	sp, #308	@ 0x134
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a26:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000a2a:	6018      	str	r0, [r3, #0]
    UART_DRIVES *uart = (UART_DRIVES*)user_uart;
 8000a2c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a30:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    uint8_t message[UART_BUFFER_SIZE] = {0};
 8000a3a:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8000a3e:	2280      	movs	r2, #128	@ 0x80
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f006 fed2 	bl	80077ec <memset>
    const uint16_t size = RBuffer_GetWithLen(&uart->rx_ringBuffer,message,RBuffer_GetLength(&uart->rx_ringBuffer));
 8000a48:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000a4c:	f503 7483 	add.w	r4, r3, #262	@ 0x106
 8000a50:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000a54:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f005 fdbb 	bl	80065d4 <RBuffer_GetLength>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	461a      	mov	r2, r3
 8000a62:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8000a66:	4619      	mov	r1, r3
 8000a68:	4620      	mov	r0, r4
 8000a6a:	f005 fe36 	bl	80066da <RBuffer_GetWithLen>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a
    if (size) {
 8000a74:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d019      	beq.n	8000ab0 <user_debug_uart_callback+0x94>
        char temp[UART_BUFFER_SIZE+32] = {0};
 8000a7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a80:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000a84:	4618      	mov	r0, r3
 8000a86:	23a0      	movs	r3, #160	@ 0xa0
 8000a88:	461a      	mov	r2, r3
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	f006 feae 	bl	80077ec <memset>
        sprintf(temp, "message: %s\ndata.size: %d\n", (char *)message,size);
 8000a90:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8000a94:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8000a98:	f107 0008 	add.w	r0, r7, #8
 8000a9c:	4907      	ldr	r1, [pc, #28]	@ (8000abc <user_debug_uart_callback+0xa0>)
 8000a9e:	f006 fe83 	bl	80077a8 <siprintf>
        UART_QSend(uart, temp);
 8000aa2:	f107 0308 	add.w	r3, r7, #8
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000aac:	f006 fcd2 	bl	8007454 <UART_QSend>
    }
}
 8000ab0:	bf00      	nop
 8000ab2:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd90      	pop	{r4, r7, pc}
 8000aba:	bf00      	nop
 8000abc:	08008f00 	.word	0x08008f00

08000ac0 <user_can_1_callback>:
LED_DRIVES red_led = {0};
LED_DRIVES green_led = {0};

// can 总线
CAN_DRIVES user_can_1 = {0};
void user_can_1_callback(void * user_can) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
    CAN_DRIVES *can = (CAN_DRIVES*)user_can;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	60fb      	str	r3, [r7, #12]
    DJI_Motor_Handle(can);
 8000acc:	68f8      	ldr	r0, [r7, #12]
 8000ace:	f006 fa0f 	bl	8006ef0 <DJI_Motor_Handle>
}
 8000ad2:	bf00      	nop
 8000ad4:	3710      	adds	r7, #16
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
	...

08000adc <user_can_2_callback>:

CAN_DRIVES user_can_2 = {0};
CAN_CONNECTION can_connection = {0};
void user_can_2_callback(void * user_can) {
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
    const CAN_DRIVES *can = (CAN_DRIVES*)user_can;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	60fb      	str	r3, [r7, #12]
    if (can->rx_msg.StdId == CAN_CONNET_ID) {
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000af0:	d139      	bne.n	8000b66 <user_can_2_callback+0x8a>
        const uint8_t *receive_data = can->rx_msg.Data;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	3317      	adds	r3, #23
 8000af6:	60bb      	str	r3, [r7, #8]

        can_connection.ch2 = (int16_t) (receive_data[0] << 0 | receive_data[1] << 8);
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	b21a      	sxth	r2, r3
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	3301      	adds	r3, #1
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	b21b      	sxth	r3, r3
 8000b06:	021b      	lsls	r3, r3, #8
 8000b08:	b21b      	sxth	r3, r3
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	b21a      	sxth	r2, r3
 8000b0e:	4b19      	ldr	r3, [pc, #100]	@ (8000b74 <user_can_2_callback+0x98>)
 8000b10:	809a      	strh	r2, [r3, #4]
        can_connection.ch3 = (int16_t) (receive_data[2] << 0 | receive_data[3] << 8);
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	3302      	adds	r3, #2
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	b21a      	sxth	r2, r3
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	3303      	adds	r3, #3
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	b21b      	sxth	r3, r3
 8000b22:	021b      	lsls	r3, r3, #8
 8000b24:	b21b      	sxth	r3, r3
 8000b26:	4313      	orrs	r3, r2
 8000b28:	b21a      	sxth	r2, r3
 8000b2a:	4b12      	ldr	r3, [pc, #72]	@ (8000b74 <user_can_2_callback+0x98>)
 8000b2c:	80da      	strh	r2, [r3, #6]
        can_connection.ch0 = (int16_t) (receive_data[4] << 0 | receive_data[5] << 8);
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	3304      	adds	r3, #4
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	b21a      	sxth	r2, r3
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	3305      	adds	r3, #5
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	b21b      	sxth	r3, r3
 8000b3e:	021b      	lsls	r3, r3, #8
 8000b40:	b21b      	sxth	r3, r3
 8000b42:	4313      	orrs	r3, r2
 8000b44:	b21a      	sxth	r2, r3
 8000b46:	4b0b      	ldr	r3, [pc, #44]	@ (8000b74 <user_can_2_callback+0x98>)
 8000b48:	801a      	strh	r2, [r3, #0]
        can_connection.ch1 = (int16_t) (receive_data[6] << 0 | receive_data[7] << 8);
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	3306      	adds	r3, #6
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	b21a      	sxth	r2, r3
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	3307      	adds	r3, #7
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	b21b      	sxth	r3, r3
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	b21b      	sxth	r3, r3
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	b21a      	sxth	r2, r3
 8000b62:	4b04      	ldr	r3, [pc, #16]	@ (8000b74 <user_can_2_callback+0x98>)
 8000b64:	805a      	strh	r2, [r3, #2]
    }
}
 8000b66:	bf00      	nop
 8000b68:	3714      	adds	r7, #20
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	20000680 	.word	0x20000680

08000b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b08a      	sub	sp, #40	@ 0x28
 8000b7c:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b7e:	f000 ff99 	bl	8001ab4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b82:	f000 f949 	bl	8000e18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b86:	f000 facd 	bl	8001124 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b8a:	f000 fa9b 	bl	80010c4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000b8e:	f000 fa43 	bl	8001018 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000b92:	f000 fa6d 	bl	8001070 <MX_USART6_UART_Init>
  MX_CAN1_Init();
 8000b96:	f000 f9af 	bl	8000ef8 <MX_CAN1_Init>
  MX_TIM14_Init();
 8000b9a:	f000 fa19 	bl	8000fd0 <MX_TIM14_Init>
  MX_CAN2_Init();
 8000b9e:	f000 f9e1 	bl	8000f64 <MX_CAN2_Init>
  /* USER CODE BEGIN 2 */
  UART_Init(&user_debug_uart, &huart6, user_debug_uart_callback);
 8000ba2:	4a78      	ldr	r2, [pc, #480]	@ (8000d84 <main+0x20c>)
 8000ba4:	4978      	ldr	r1, [pc, #480]	@ (8000d88 <main+0x210>)
 8000ba6:	4879      	ldr	r0, [pc, #484]	@ (8000d8c <main+0x214>)
 8000ba8:	f006 fc08 	bl	80073bc <UART_Init>

  DBUS_Init(&user_dbus_DR16, &huart1);
 8000bac:	4978      	ldr	r1, [pc, #480]	@ (8000d90 <main+0x218>)
 8000bae:	4879      	ldr	r0, [pc, #484]	@ (8000d94 <main+0x21c>)
 8000bb0:	f006 f816 	bl	8006be0 <DBUS_Init>

  LED_Init(&red_led, LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000bba:	4977      	ldr	r1, [pc, #476]	@ (8000d98 <main+0x220>)
 8000bbc:	4877      	ldr	r0, [pc, #476]	@ (8000d9c <main+0x224>)
 8000bbe:	f006 fb85 	bl	80072cc <LED_Init>
  LED_Init(&green_led, LED_GREEN_GPIO_Port, LED_GREEN_Pin, 1);
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000bc8:	4975      	ldr	r1, [pc, #468]	@ (8000da0 <main+0x228>)
 8000bca:	4876      	ldr	r0, [pc, #472]	@ (8000da4 <main+0x22c>)
 8000bcc:	f006 fb7e 	bl	80072cc <LED_Init>

  CAN_Init(&user_can_1, &hcan1, user_can_1_callback);
 8000bd0:	4a75      	ldr	r2, [pc, #468]	@ (8000da8 <main+0x230>)
 8000bd2:	4976      	ldr	r1, [pc, #472]	@ (8000dac <main+0x234>)
 8000bd4:	4876      	ldr	r0, [pc, #472]	@ (8000db0 <main+0x238>)
 8000bd6:	f005 fdd1 	bl	800677c <CAN_Init>
  CAN_Init(&user_can_2, &hcan2, user_can_2_callback);
 8000bda:	4a76      	ldr	r2, [pc, #472]	@ (8000db4 <main+0x23c>)
 8000bdc:	4976      	ldr	r1, [pc, #472]	@ (8000db8 <main+0x240>)
 8000bde:	4877      	ldr	r0, [pc, #476]	@ (8000dbc <main+0x244>)
 8000be0:	f005 fdcc 	bl	800677c <CAN_Init>

  DJI_Motor_Init(&FR_GM6020, &user_can_1, 5, GM6020, Rotor_angle, 32.0f , 0.0f, 170.0f, 16000, 0);
 8000be4:	2300      	movs	r3, #0
 8000be6:	9300      	str	r3, [sp, #0]
 8000be8:	ed9f 2a75 	vldr	s4, [pc, #468]	@ 8000dc0 <main+0x248>
 8000bec:	eddf 1a75 	vldr	s3, [pc, #468]	@ 8000dc4 <main+0x24c>
 8000bf0:	ed9f 1a75 	vldr	s2, [pc, #468]	@ 8000dc8 <main+0x250>
 8000bf4:	eddf 0a72 	vldr	s1, [pc, #456]	@ 8000dc0 <main+0x248>
 8000bf8:	ed9f 0a74 	vldr	s0, [pc, #464]	@ 8000dcc <main+0x254>
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	2205      	movs	r2, #5
 8000c00:	496b      	ldr	r1, [pc, #428]	@ (8000db0 <main+0x238>)
 8000c02:	4873      	ldr	r0, [pc, #460]	@ (8000dd0 <main+0x258>)
 8000c04:	f006 f8a6 	bl	8006d54 <DJI_Motor_Init>
  DJI_Motor_Init(&FL_GM6020, &user_can_1, 3, GM6020, Rotor_angle, 32.0f , 0.0f, 170.0f, 16000, 0);
 8000c08:	2300      	movs	r3, #0
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	ed9f 2a6c 	vldr	s4, [pc, #432]	@ 8000dc0 <main+0x248>
 8000c10:	eddf 1a6c 	vldr	s3, [pc, #432]	@ 8000dc4 <main+0x24c>
 8000c14:	ed9f 1a6c 	vldr	s2, [pc, #432]	@ 8000dc8 <main+0x250>
 8000c18:	eddf 0a69 	vldr	s1, [pc, #420]	@ 8000dc0 <main+0x248>
 8000c1c:	ed9f 0a6b 	vldr	s0, [pc, #428]	@ 8000dcc <main+0x254>
 8000c20:	2300      	movs	r3, #0
 8000c22:	2203      	movs	r2, #3
 8000c24:	4962      	ldr	r1, [pc, #392]	@ (8000db0 <main+0x238>)
 8000c26:	486b      	ldr	r0, [pc, #428]	@ (8000dd4 <main+0x25c>)
 8000c28:	f006 f894 	bl	8006d54 <DJI_Motor_Init>
  DJI_Motor_Init(&RR_GM6020, &user_can_1, 2, GM6020, Rotor_angle, 32.0f , 0.0f, 170.0f, 16000, 0);
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	9300      	str	r3, [sp, #0]
 8000c30:	ed9f 2a63 	vldr	s4, [pc, #396]	@ 8000dc0 <main+0x248>
 8000c34:	eddf 1a63 	vldr	s3, [pc, #396]	@ 8000dc4 <main+0x24c>
 8000c38:	ed9f 1a63 	vldr	s2, [pc, #396]	@ 8000dc8 <main+0x250>
 8000c3c:	eddf 0a60 	vldr	s1, [pc, #384]	@ 8000dc0 <main+0x248>
 8000c40:	ed9f 0a62 	vldr	s0, [pc, #392]	@ 8000dcc <main+0x254>
 8000c44:	2300      	movs	r3, #0
 8000c46:	2202      	movs	r2, #2
 8000c48:	4959      	ldr	r1, [pc, #356]	@ (8000db0 <main+0x238>)
 8000c4a:	4863      	ldr	r0, [pc, #396]	@ (8000dd8 <main+0x260>)
 8000c4c:	f006 f882 	bl	8006d54 <DJI_Motor_Init>
  DJI_Motor_Init(&RL_GM6020, &user_can_1, 4, GM6020, Rotor_angle, 32.0f , 0.0f, 170.0f, 16000, 0);
 8000c50:	2300      	movs	r3, #0
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	ed9f 2a5a 	vldr	s4, [pc, #360]	@ 8000dc0 <main+0x248>
 8000c58:	eddf 1a5a 	vldr	s3, [pc, #360]	@ 8000dc4 <main+0x24c>
 8000c5c:	ed9f 1a5a 	vldr	s2, [pc, #360]	@ 8000dc8 <main+0x250>
 8000c60:	eddf 0a57 	vldr	s1, [pc, #348]	@ 8000dc0 <main+0x248>
 8000c64:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 8000dcc <main+0x254>
 8000c68:	2300      	movs	r3, #0
 8000c6a:	2204      	movs	r2, #4
 8000c6c:	4950      	ldr	r1, [pc, #320]	@ (8000db0 <main+0x238>)
 8000c6e:	485b      	ldr	r0, [pc, #364]	@ (8000ddc <main+0x264>)
 8000c70:	f006 f870 	bl	8006d54 <DJI_Motor_Init>

  DJI_Motor_Init(&FR_M3508, &user_can_1, 1, M3508_gear, Rotor_speed, 3.0f , 0.0f, 3.0f, 6000, 0);
 8000c74:	2301      	movs	r3, #1
 8000c76:	9300      	str	r3, [sp, #0]
 8000c78:	ed9f 2a51 	vldr	s4, [pc, #324]	@ 8000dc0 <main+0x248>
 8000c7c:	eddf 1a58 	vldr	s3, [pc, #352]	@ 8000de0 <main+0x268>
 8000c80:	eeb0 1a08 	vmov.f32	s2, #8	@ 0x40400000  3.0
 8000c84:	eddf 0a4e 	vldr	s1, [pc, #312]	@ 8000dc0 <main+0x248>
 8000c88:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	2201      	movs	r2, #1
 8000c90:	4947      	ldr	r1, [pc, #284]	@ (8000db0 <main+0x238>)
 8000c92:	4854      	ldr	r0, [pc, #336]	@ (8000de4 <main+0x26c>)
 8000c94:	f006 f85e 	bl	8006d54 <DJI_Motor_Init>
  DJI_Motor_Init(&FL_M3508, &user_can_1, 3, M3508_gear, Rotor_speed, 3.0f , 0.0f, 3.0f, 6000, 0);
 8000c98:	2301      	movs	r3, #1
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	ed9f 2a48 	vldr	s4, [pc, #288]	@ 8000dc0 <main+0x248>
 8000ca0:	eddf 1a4f 	vldr	s3, [pc, #316]	@ 8000de0 <main+0x268>
 8000ca4:	eeb0 1a08 	vmov.f32	s2, #8	@ 0x40400000  3.0
 8000ca8:	eddf 0a45 	vldr	s1, [pc, #276]	@ 8000dc0 <main+0x248>
 8000cac:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	493e      	ldr	r1, [pc, #248]	@ (8000db0 <main+0x238>)
 8000cb6:	484c      	ldr	r0, [pc, #304]	@ (8000de8 <main+0x270>)
 8000cb8:	f006 f84c 	bl	8006d54 <DJI_Motor_Init>
  DJI_Motor_Init(&RR_M3508, &user_can_1, 2, M3508_gear, Rotor_speed, 3.0f , 0.0f, 3.0f, 6000, 0);
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	9300      	str	r3, [sp, #0]
 8000cc0:	ed9f 2a3f 	vldr	s4, [pc, #252]	@ 8000dc0 <main+0x248>
 8000cc4:	eddf 1a46 	vldr	s3, [pc, #280]	@ 8000de0 <main+0x268>
 8000cc8:	eeb0 1a08 	vmov.f32	s2, #8	@ 0x40400000  3.0
 8000ccc:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 8000dc0 <main+0x248>
 8000cd0:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	2202      	movs	r2, #2
 8000cd8:	4935      	ldr	r1, [pc, #212]	@ (8000db0 <main+0x238>)
 8000cda:	4844      	ldr	r0, [pc, #272]	@ (8000dec <main+0x274>)
 8000cdc:	f006 f83a 	bl	8006d54 <DJI_Motor_Init>
  DJI_Motor_Init(&RL_M3508, &user_can_1, 4, M3508_gear, Rotor_speed, 3.0f , 0.0f, 3.0f, 6000, 0);
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	9300      	str	r3, [sp, #0]
 8000ce4:	ed9f 2a36 	vldr	s4, [pc, #216]	@ 8000dc0 <main+0x248>
 8000ce8:	eddf 1a3d 	vldr	s3, [pc, #244]	@ 8000de0 <main+0x268>
 8000cec:	eeb0 1a08 	vmov.f32	s2, #8	@ 0x40400000  3.0
 8000cf0:	eddf 0a33 	vldr	s1, [pc, #204]	@ 8000dc0 <main+0x248>
 8000cf4:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	2204      	movs	r2, #4
 8000cfc:	492c      	ldr	r1, [pc, #176]	@ (8000db0 <main+0x238>)
 8000cfe:	483c      	ldr	r0, [pc, #240]	@ (8000df0 <main+0x278>)
 8000d00:	f006 f828 	bl	8006d54 <DJI_Motor_Init>

  DJI_Motor_Init(&YAW_GM6020, &user_can_1, 1, GM6020, Rotor_angle, 7.0f , 0.0f, 130.0f, 16000, 0);
 8000d04:	2300      	movs	r3, #0
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	ed9f 2a2d 	vldr	s4, [pc, #180]	@ 8000dc0 <main+0x248>
 8000d0c:	eddf 1a2d 	vldr	s3, [pc, #180]	@ 8000dc4 <main+0x24c>
 8000d10:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 8000df4 <main+0x27c>
 8000d14:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8000dc0 <main+0x248>
 8000d18:	eeb1 0a0c 	vmov.f32	s0, #28	@ 0x40e00000  7.0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	2201      	movs	r2, #1
 8000d20:	4923      	ldr	r1, [pc, #140]	@ (8000db0 <main+0x238>)
 8000d22:	4835      	ldr	r0, [pc, #212]	@ (8000df8 <main+0x280>)
 8000d24:	f006 f816 	bl	8006d54 <DJI_Motor_Init>

  SwerveChassis_Init(&user_swerve_chassis, 0.430835f, 0.114f / 2, 15.764705882f,
 8000d28:	f04f 33ff 	mov.w	r3, #4294967295
 8000d2c:	9308      	str	r3, [sp, #32]
 8000d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d32:	9307      	str	r3, [sp, #28]
 8000d34:	f04f 33ff 	mov.w	r3, #4294967295
 8000d38:	9306      	str	r3, [sp, #24]
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3e:	9305      	str	r3, [sp, #20]
 8000d40:	4b25      	ldr	r3, [pc, #148]	@ (8000dd8 <main+0x260>)
 8000d42:	9304      	str	r3, [sp, #16]
 8000d44:	4b25      	ldr	r3, [pc, #148]	@ (8000ddc <main+0x264>)
 8000d46:	9303      	str	r3, [sp, #12]
 8000d48:	4b21      	ldr	r3, [pc, #132]	@ (8000dd0 <main+0x258>)
 8000d4a:	9302      	str	r3, [sp, #8]
 8000d4c:	4b21      	ldr	r3, [pc, #132]	@ (8000dd4 <main+0x25c>)
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	4b26      	ldr	r3, [pc, #152]	@ (8000dec <main+0x274>)
 8000d52:	9300      	str	r3, [sp, #0]
 8000d54:	ed9f 3a29 	vldr	s6, [pc, #164]	@ 8000dfc <main+0x284>
 8000d58:	eddf 2a29 	vldr	s5, [pc, #164]	@ 8000e00 <main+0x288>
 8000d5c:	ed9f 2a29 	vldr	s4, [pc, #164]	@ 8000e04 <main+0x28c>
 8000d60:	eddf 1a26 	vldr	s3, [pc, #152]	@ 8000dfc <main+0x284>
 8000d64:	4b22      	ldr	r3, [pc, #136]	@ (8000df0 <main+0x278>)
 8000d66:	4a1f      	ldr	r2, [pc, #124]	@ (8000de4 <main+0x26c>)
 8000d68:	491f      	ldr	r1, [pc, #124]	@ (8000de8 <main+0x270>)
 8000d6a:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 8000e08 <main+0x290>
 8000d6e:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8000e0c <main+0x294>
 8000d72:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8000e10 <main+0x298>
 8000d76:	4827      	ldr	r0, [pc, #156]	@ (8000e14 <main+0x29c>)
 8000d78:	f004 ff7f 	bl	8005c7a <SwerveChassis_Init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    LOOP_EVENT_Handle();
 8000d7c:	f7ff fe32 	bl	80009e4 <LOOP_EVENT_Handle>
 8000d80:	e7fc      	b.n	8000d7c <main+0x204>
 8000d82:	bf00      	nop
 8000d84:	08000a1d 	.word	0x08000a1d
 8000d88:	20000b24 	.word	0x20000b24
 8000d8c:	200000fc 	.word	0x200000fc
 8000d90:	20000adc 	.word	0x20000adc
 8000d94:	2000061c 	.word	0x2000061c
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	20000630 	.word	0x20000630
 8000da0:	40021400 	.word	0x40021400
 8000da4:	20000638 	.word	0x20000638
 8000da8:	08000ac1 	.word	0x08000ac1
 8000dac:	20000a44 	.word	0x20000a44
 8000db0:	20000640 	.word	0x20000640
 8000db4:	08000add 	.word	0x08000add
 8000db8:	20000a6c 	.word	0x20000a6c
 8000dbc:	20000660 	.word	0x20000660
 8000dc0:	00000000 	.word	0x00000000
 8000dc4:	467a0000 	.word	0x467a0000
 8000dc8:	432a0000 	.word	0x432a0000
 8000dcc:	42000000 	.word	0x42000000
 8000dd0:	20000688 	.word	0x20000688
 8000dd4:	200006e0 	.word	0x200006e0
 8000dd8:	20000738 	.word	0x20000738
 8000ddc:	20000790 	.word	0x20000790
 8000de0:	45bb8000 	.word	0x45bb8000
 8000de4:	200007e8 	.word	0x200007e8
 8000de8:	20000840 	.word	0x20000840
 8000dec:	20000898 	.word	0x20000898
 8000df0:	200008f0 	.word	0x200008f0
 8000df4:	43020000 	.word	0x43020000
 8000df8:	20000948 	.word	0x20000948
 8000dfc:	43700000 	.word	0x43700000
 8000e00:	43160000 	.word	0x43160000
 8000e04:	43340000 	.word	0x43340000
 8000e08:	417c3c3c 	.word	0x417c3c3c
 8000e0c:	3d6978d5 	.word	0x3d6978d5
 8000e10:	3edc9668 	.word	0x3edc9668
 8000e14:	200009a0 	.word	0x200009a0

08000e18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b094      	sub	sp, #80	@ 0x50
 8000e1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1e:	f107 0320 	add.w	r3, r7, #32
 8000e22:	2230      	movs	r2, #48	@ 0x30
 8000e24:	2100      	movs	r1, #0
 8000e26:	4618      	mov	r0, r3
 8000e28:	f006 fce0 	bl	80077ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e2c:	f107 030c 	add.w	r3, r7, #12
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	60bb      	str	r3, [r7, #8]
 8000e40:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef0 <SystemClock_Config+0xd8>)
 8000e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e44:	4a2a      	ldr	r2, [pc, #168]	@ (8000ef0 <SystemClock_Config+0xd8>)
 8000e46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e4c:	4b28      	ldr	r3, [pc, #160]	@ (8000ef0 <SystemClock_Config+0xd8>)
 8000e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e58:	2300      	movs	r3, #0
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	4b25      	ldr	r3, [pc, #148]	@ (8000ef4 <SystemClock_Config+0xdc>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a24      	ldr	r2, [pc, #144]	@ (8000ef4 <SystemClock_Config+0xdc>)
 8000e62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e66:	6013      	str	r3, [r2, #0]
 8000e68:	4b22      	ldr	r3, [pc, #136]	@ (8000ef4 <SystemClock_Config+0xdc>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e70:	607b      	str	r3, [r7, #4]
 8000e72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e74:	2301      	movs	r3, #1
 8000e76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e82:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8000e88:	2306      	movs	r3, #6
 8000e8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000e8c:	23b4      	movs	r3, #180	@ 0xb4
 8000e8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e90:	2302      	movs	r3, #2
 8000e92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e94:	2304      	movs	r3, #4
 8000e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e98:	f107 0320 	add.w	r3, r7, #32
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f002 fc47 	bl	8003730 <HAL_RCC_OscConfig>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ea8:	f000 f9f2 	bl	8001290 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000eac:	f002 fbf0 	bl	8003690 <HAL_PWREx_EnableOverDrive>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000eb6:	f000 f9eb 	bl	8001290 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eba:	230f      	movs	r3, #15
 8000ebc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ec6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000eca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ecc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ed0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ed2:	f107 030c 	add.w	r3, r7, #12
 8000ed6:	2105      	movs	r1, #5
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f002 fea1 	bl	8003c20 <HAL_RCC_ClockConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000ee4:	f000 f9d4 	bl	8001290 <Error_Handler>
  }
}
 8000ee8:	bf00      	nop
 8000eea:	3750      	adds	r7, #80	@ 0x50
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40007000 	.word	0x40007000

08000ef8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000efc:	4b17      	ldr	r3, [pc, #92]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000efe:	4a18      	ldr	r2, [pc, #96]	@ (8000f60 <MX_CAN1_Init+0x68>)
 8000f00:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8000f02:	4b16      	ldr	r3, [pc, #88]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f04:	2205      	movs	r2, #5
 8000f06:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000f08:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f0e:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f16:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f1a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f1e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000f22:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000f24:	4b0d      	ldr	r3, [pc, #52]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000f30:	4b0a      	ldr	r3, [pc, #40]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000f36:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f3c:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f42:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f48:	4804      	ldr	r0, [pc, #16]	@ (8000f5c <MX_CAN1_Init+0x64>)
 8000f4a:	f000 fe25 	bl	8001b98 <HAL_CAN_Init>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000f54:	f000 f99c 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000a44 	.word	0x20000a44
 8000f60:	40006400 	.word	0x40006400

08000f64 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000f68:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000f6a:	4a18      	ldr	r2, [pc, #96]	@ (8000fcc <MX_CAN2_Init+0x68>)
 8000f6c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 5;
 8000f6e:	4b16      	ldr	r3, [pc, #88]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000f70:	2205      	movs	r2, #5
 8000f72:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000f74:	4b14      	ldr	r3, [pc, #80]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f7a:	4b13      	ldr	r3, [pc, #76]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000f80:	4b11      	ldr	r3, [pc, #68]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000f82:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f86:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_5TQ;
 8000f88:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000f8a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000f8e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000f90:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8000f96:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000fa2:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000fa8:	4b07      	ldr	r3, [pc, #28]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000fae:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000fb4:	4804      	ldr	r0, [pc, #16]	@ (8000fc8 <MX_CAN2_Init+0x64>)
 8000fb6:	f000 fdef 	bl	8001b98 <HAL_CAN_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000fc0:	f000 f966 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20000a6c 	.word	0x20000a6c
 8000fcc:	40006800 	.word	0x40006800

08000fd0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8001010 <MX_TIM14_Init+0x40>)
 8000fd6:	4a0f      	ldr	r2, [pc, #60]	@ (8001014 <MX_TIM14_Init+0x44>)
 8000fd8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 45000-1;
 8000fda:	4b0d      	ldr	r3, [pc, #52]	@ (8001010 <MX_TIM14_Init+0x40>)
 8000fdc:	f64a 72c7 	movw	r2, #44999	@ 0xafc7
 8000fe0:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <MX_TIM14_Init+0x40>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000-1;
 8000fe8:	4b09      	ldr	r3, [pc, #36]	@ (8001010 <MX_TIM14_Init+0x40>)
 8000fea:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000fee:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff0:	4b07      	ldr	r3, [pc, #28]	@ (8001010 <MX_TIM14_Init+0x40>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ff6:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <MX_TIM14_Init+0x40>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ffc:	4804      	ldr	r0, [pc, #16]	@ (8001010 <MX_TIM14_Init+0x40>)
 8000ffe:	f002 ffef 	bl	8003fe0 <HAL_TIM_Base_Init>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8001008:	f000 f942 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000a94 	.word	0x20000a94
 8001014:	40002000 	.word	0x40002000

08001018 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 800101e:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <MX_USART1_UART_Init+0x50>)
 8001020:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 8001022:	4b10      	ldr	r3, [pc, #64]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001024:	4a11      	ldr	r2, [pc, #68]	@ (800106c <MX_USART1_UART_Init+0x54>)
 8001026:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001028:	4b0e      	ldr	r3, [pc, #56]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800102e:	4b0d      	ldr	r3, [pc, #52]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8001034:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001036:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800103a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800103c:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 800103e:	220c      	movs	r2, #12
 8001040:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001042:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001048:	4b06      	ldr	r3, [pc, #24]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 800104a:	2200      	movs	r2, #0
 800104c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800104e:	4805      	ldr	r0, [pc, #20]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001050:	f003 f8bc 	bl	80041cc <HAL_UART_Init>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800105a:	f000 f919 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000adc 	.word	0x20000adc
 8001068:	40011000 	.word	0x40011000
 800106c:	000186a0 	.word	0x000186a0

08001070 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001074:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <MX_USART6_UART_Init+0x4c>)
 8001076:	4a12      	ldr	r2, [pc, #72]	@ (80010c0 <MX_USART6_UART_Init+0x50>)
 8001078:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800107a:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <MX_USART6_UART_Init+0x4c>)
 800107c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001080:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <MX_USART6_UART_Init+0x4c>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001088:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <MX_USART6_UART_Init+0x4c>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800108e:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <MX_USART6_UART_Init+0x4c>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001094:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <MX_USART6_UART_Init+0x4c>)
 8001096:	220c      	movs	r2, #12
 8001098:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109a:	4b08      	ldr	r3, [pc, #32]	@ (80010bc <MX_USART6_UART_Init+0x4c>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a0:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <MX_USART6_UART_Init+0x4c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80010a6:	4805      	ldr	r0, [pc, #20]	@ (80010bc <MX_USART6_UART_Init+0x4c>)
 80010a8:	f003 f890 	bl	80041cc <HAL_UART_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80010b2:	f000 f8ed 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000b24 	.word	0x20000b24
 80010c0:	40011400 	.word	0x40011400

080010c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	4b14      	ldr	r3, [pc, #80]	@ (8001120 <MX_DMA_Init+0x5c>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	4a13      	ldr	r2, [pc, #76]	@ (8001120 <MX_DMA_Init+0x5c>)
 80010d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010da:	4b11      	ldr	r3, [pc, #68]	@ (8001120 <MX_DMA_Init+0x5c>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2100      	movs	r1, #0
 80010ea:	2039      	movs	r0, #57	@ 0x39
 80010ec:	f001 fc95 	bl	8002a1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80010f0:	2039      	movs	r0, #57	@ 0x39
 80010f2:	f001 fcae 	bl	8002a52 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2100      	movs	r1, #0
 80010fa:	203a      	movs	r0, #58	@ 0x3a
 80010fc:	f001 fc8d 	bl	8002a1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001100:	203a      	movs	r0, #58	@ 0x3a
 8001102:	f001 fca6 	bl	8002a52 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001106:	2200      	movs	r2, #0
 8001108:	2100      	movs	r1, #0
 800110a:	2045      	movs	r0, #69	@ 0x45
 800110c:	f001 fc85 	bl	8002a1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001110:	2045      	movs	r0, #69	@ 0x45
 8001112:	f001 fc9e 	bl	8002a52 <HAL_NVIC_EnableIRQ>

}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40023800 	.word	0x40023800

08001124 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08c      	sub	sp, #48	@ 0x30
 8001128:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112a:	f107 031c 	add.w	r3, r7, #28
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]
 8001134:	609a      	str	r2, [r3, #8]
 8001136:	60da      	str	r2, [r3, #12]
 8001138:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	61bb      	str	r3, [r7, #24]
 800113e:	4b50      	ldr	r3, [pc, #320]	@ (8001280 <MX_GPIO_Init+0x15c>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	4a4f      	ldr	r2, [pc, #316]	@ (8001280 <MX_GPIO_Init+0x15c>)
 8001144:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001148:	6313      	str	r3, [r2, #48]	@ 0x30
 800114a:	4b4d      	ldr	r3, [pc, #308]	@ (8001280 <MX_GPIO_Init+0x15c>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001152:	61bb      	str	r3, [r7, #24]
 8001154:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
 800115a:	4b49      	ldr	r3, [pc, #292]	@ (8001280 <MX_GPIO_Init+0x15c>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	4a48      	ldr	r2, [pc, #288]	@ (8001280 <MX_GPIO_Init+0x15c>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	6313      	str	r3, [r2, #48]	@ 0x30
 8001166:	4b46      	ldr	r3, [pc, #280]	@ (8001280 <MX_GPIO_Init+0x15c>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	617b      	str	r3, [r7, #20]
 8001170:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
 8001176:	4b42      	ldr	r3, [pc, #264]	@ (8001280 <MX_GPIO_Init+0x15c>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a41      	ldr	r2, [pc, #260]	@ (8001280 <MX_GPIO_Init+0x15c>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b3f      	ldr	r3, [pc, #252]	@ (8001280 <MX_GPIO_Init+0x15c>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	4b3b      	ldr	r3, [pc, #236]	@ (8001280 <MX_GPIO_Init+0x15c>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	4a3a      	ldr	r2, [pc, #232]	@ (8001280 <MX_GPIO_Init+0x15c>)
 8001198:	f043 0308 	orr.w	r3, r3, #8
 800119c:	6313      	str	r3, [r2, #48]	@ 0x30
 800119e:	4b38      	ldr	r3, [pc, #224]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	60bb      	str	r3, [r7, #8]
 80011ae:	4b34      	ldr	r3, [pc, #208]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	4a33      	ldr	r2, [pc, #204]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ba:	4b31      	ldr	r3, [pc, #196]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	4a2c      	ldr	r2, [pc, #176]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011d0:	f043 0310 	orr.w	r3, r3, #16
 80011d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	f003 0310 	and.w	r3, r3, #16
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	603b      	str	r3, [r7, #0]
 80011e6:	4b26      	ldr	r3, [pc, #152]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	4a25      	ldr	r2, [pc, #148]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011ec:	f043 0320 	orr.w	r3, r3, #32
 80011f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f2:	4b23      	ldr	r3, [pc, #140]	@ (8001280 <MX_GPIO_Init+0x15c>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	f003 0320 	and.w	r3, r3, #32
 80011fa:	603b      	str	r3, [r7, #0]
 80011fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 80011fe:	2201      	movs	r2, #1
 8001200:	213c      	movs	r1, #60	@ 0x3c
 8001202:	4820      	ldr	r0, [pc, #128]	@ (8001284 <MX_GPIO_Init+0x160>)
 8001204:	f002 fa2a 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8001208:	2201      	movs	r2, #1
 800120a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800120e:	481e      	ldr	r0, [pc, #120]	@ (8001288 <MX_GPIO_Init+0x164>)
 8001210:	f002 fa24 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8001214:	2201      	movs	r2, #1
 8001216:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800121a:	481c      	ldr	r0, [pc, #112]	@ (800128c <MX_GPIO_Init+0x168>)
 800121c:	f002 fa1e 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PH2 PH3 PH4 PH5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001220:	233c      	movs	r3, #60	@ 0x3c
 8001222:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001224:	2301      	movs	r3, #1
 8001226:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001228:	2301      	movs	r3, #1
 800122a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122c:	2300      	movs	r3, #0
 800122e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001230:	f107 031c 	add.w	r3, r7, #28
 8001234:	4619      	mov	r1, r3
 8001236:	4813      	ldr	r0, [pc, #76]	@ (8001284 <MX_GPIO_Init+0x160>)
 8001238:	f002 f864 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 800123c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001240:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001242:	2301      	movs	r3, #1
 8001244:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001246:	2301      	movs	r3, #1
 8001248:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124a:	2300      	movs	r3, #0
 800124c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	4619      	mov	r1, r3
 8001254:	480c      	ldr	r0, [pc, #48]	@ (8001288 <MX_GPIO_Init+0x164>)
 8001256:	f002 f855 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800125a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800125e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001260:	2301      	movs	r3, #1
 8001262:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001264:	2301      	movs	r3, #1
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001268:	2300      	movs	r3, #0
 800126a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800126c:	f107 031c 	add.w	r3, r7, #28
 8001270:	4619      	mov	r1, r3
 8001272:	4806      	ldr	r0, [pc, #24]	@ (800128c <MX_GPIO_Init+0x168>)
 8001274:	f002 f846 	bl	8003304 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001278:	bf00      	nop
 800127a:	3730      	adds	r7, #48	@ 0x30
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40023800 	.word	0x40023800
 8001284:	40021c00 	.word	0x40021c00
 8001288:	40021000 	.word	0x40021000
 800128c:	40021400 	.word	0x40021400

08001290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001294:	b672      	cpsid	i
}
 8001296:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <Error_Handler+0x8>

0800129c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	4b10      	ldr	r3, [pc, #64]	@ (80012e8 <HAL_MspInit+0x4c>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012aa:	4a0f      	ldr	r2, [pc, #60]	@ (80012e8 <HAL_MspInit+0x4c>)
 80012ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80012b2:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <HAL_MspInit+0x4c>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	603b      	str	r3, [r7, #0]
 80012c2:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <HAL_MspInit+0x4c>)
 80012c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c6:	4a08      	ldr	r2, [pc, #32]	@ (80012e8 <HAL_MspInit+0x4c>)
 80012c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ce:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <HAL_MspInit+0x4c>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012d6:	603b      	str	r3, [r7, #0]
 80012d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	40023800 	.word	0x40023800

080012ec <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08c      	sub	sp, #48	@ 0x30
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	f107 031c 	add.w	r3, r7, #28
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a4a      	ldr	r2, [pc, #296]	@ (8001434 <HAL_CAN_MspInit+0x148>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d13d      	bne.n	800138a <HAL_CAN_MspInit+0x9e>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800130e:	4b4a      	ldr	r3, [pc, #296]	@ (8001438 <HAL_CAN_MspInit+0x14c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	3301      	adds	r3, #1
 8001314:	4a48      	ldr	r2, [pc, #288]	@ (8001438 <HAL_CAN_MspInit+0x14c>)
 8001316:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001318:	4b47      	ldr	r3, [pc, #284]	@ (8001438 <HAL_CAN_MspInit+0x14c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d10d      	bne.n	800133c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001320:	2300      	movs	r3, #0
 8001322:	61bb      	str	r3, [r7, #24]
 8001324:	4b45      	ldr	r3, [pc, #276]	@ (800143c <HAL_CAN_MspInit+0x150>)
 8001326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001328:	4a44      	ldr	r2, [pc, #272]	@ (800143c <HAL_CAN_MspInit+0x150>)
 800132a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800132e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001330:	4b42      	ldr	r3, [pc, #264]	@ (800143c <HAL_CAN_MspInit+0x150>)
 8001332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001334:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001338:	61bb      	str	r3, [r7, #24]
 800133a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
 8001340:	4b3e      	ldr	r3, [pc, #248]	@ (800143c <HAL_CAN_MspInit+0x150>)
 8001342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001344:	4a3d      	ldr	r2, [pc, #244]	@ (800143c <HAL_CAN_MspInit+0x150>)
 8001346:	f043 0308 	orr.w	r3, r3, #8
 800134a:	6313      	str	r3, [r2, #48]	@ 0x30
 800134c:	4b3b      	ldr	r3, [pc, #236]	@ (800143c <HAL_CAN_MspInit+0x150>)
 800134e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001350:	f003 0308 	and.w	r3, r3, #8
 8001354:	617b      	str	r3, [r7, #20]
 8001356:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001358:	2303      	movs	r3, #3
 800135a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135c:	2302      	movs	r3, #2
 800135e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001364:	2303      	movs	r3, #3
 8001366:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001368:	2309      	movs	r3, #9
 800136a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	4833      	ldr	r0, [pc, #204]	@ (8001440 <HAL_CAN_MspInit+0x154>)
 8001374:	f001 ffc6 	bl	8003304 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001378:	2200      	movs	r2, #0
 800137a:	2100      	movs	r1, #0
 800137c:	2014      	movs	r0, #20
 800137e:	f001 fb4c 	bl	8002a1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001382:	2014      	movs	r0, #20
 8001384:	f001 fb65 	bl	8002a52 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001388:	e050      	b.n	800142c <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a2d      	ldr	r2, [pc, #180]	@ (8001444 <HAL_CAN_MspInit+0x158>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d14b      	bne.n	800142c <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001394:	2300      	movs	r3, #0
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	4b28      	ldr	r3, [pc, #160]	@ (800143c <HAL_CAN_MspInit+0x150>)
 800139a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139c:	4a27      	ldr	r2, [pc, #156]	@ (800143c <HAL_CAN_MspInit+0x150>)
 800139e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80013a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80013a4:	4b25      	ldr	r3, [pc, #148]	@ (800143c <HAL_CAN_MspInit+0x150>)
 80013a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80013b0:	4b21      	ldr	r3, [pc, #132]	@ (8001438 <HAL_CAN_MspInit+0x14c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	3301      	adds	r3, #1
 80013b6:	4a20      	ldr	r2, [pc, #128]	@ (8001438 <HAL_CAN_MspInit+0x14c>)
 80013b8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80013ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001438 <HAL_CAN_MspInit+0x14c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d10d      	bne.n	80013de <HAL_CAN_MspInit+0xf2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	4b1d      	ldr	r3, [pc, #116]	@ (800143c <HAL_CAN_MspInit+0x150>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ca:	4a1c      	ldr	r2, [pc, #112]	@ (800143c <HAL_CAN_MspInit+0x150>)
 80013cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d2:	4b1a      	ldr	r3, [pc, #104]	@ (800143c <HAL_CAN_MspInit+0x150>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	60bb      	str	r3, [r7, #8]
 80013e2:	4b16      	ldr	r3, [pc, #88]	@ (800143c <HAL_CAN_MspInit+0x150>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a15      	ldr	r2, [pc, #84]	@ (800143c <HAL_CAN_MspInit+0x150>)
 80013e8:	f043 0302 	orr.w	r3, r3, #2
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b13      	ldr	r3, [pc, #76]	@ (800143c <HAL_CAN_MspInit+0x150>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80013fa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80013fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001400:	2302      	movs	r3, #2
 8001402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001408:	2303      	movs	r3, #3
 800140a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800140c:	2309      	movs	r3, #9
 800140e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001410:	f107 031c 	add.w	r3, r7, #28
 8001414:	4619      	mov	r1, r3
 8001416:	480c      	ldr	r0, [pc, #48]	@ (8001448 <HAL_CAN_MspInit+0x15c>)
 8001418:	f001 ff74 	bl	8003304 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800141c:	2200      	movs	r2, #0
 800141e:	2100      	movs	r1, #0
 8001420:	2040      	movs	r0, #64	@ 0x40
 8001422:	f001 fafa 	bl	8002a1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001426:	2040      	movs	r0, #64	@ 0x40
 8001428:	f001 fb13 	bl	8002a52 <HAL_NVIC_EnableIRQ>
}
 800142c:	bf00      	nop
 800142e:	3730      	adds	r7, #48	@ 0x30
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40006400 	.word	0x40006400
 8001438:	20000c8c 	.word	0x20000c8c
 800143c:	40023800 	.word	0x40023800
 8001440:	40020c00 	.word	0x40020c00
 8001444:	40006800 	.word	0x40006800
 8001448:	40020400 	.word	0x40020400

0800144c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a0b      	ldr	r2, [pc, #44]	@ (8001488 <HAL_TIM_Base_MspInit+0x3c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d10d      	bne.n	800147a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <HAL_TIM_Base_MspInit+0x40>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001466:	4a09      	ldr	r2, [pc, #36]	@ (800148c <HAL_TIM_Base_MspInit+0x40>)
 8001468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800146c:	6413      	str	r3, [r2, #64]	@ 0x40
 800146e:	4b07      	ldr	r3, [pc, #28]	@ (800148c <HAL_TIM_Base_MspInit+0x40>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 800147a:	bf00      	nop
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40002000 	.word	0x40002000
 800148c:	40023800 	.word	0x40023800

08001490 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08c      	sub	sp, #48	@ 0x30
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 031c 	add.w	r3, r7, #28
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a80      	ldr	r2, [pc, #512]	@ (80016b0 <HAL_UART_MspInit+0x220>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d163      	bne.n	800157a <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	61bb      	str	r3, [r7, #24]
 80014b6:	4b7f      	ldr	r3, [pc, #508]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 80014b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ba:	4a7e      	ldr	r2, [pc, #504]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 80014bc:	f043 0310 	orr.w	r3, r3, #16
 80014c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014c2:	4b7c      	ldr	r3, [pc, #496]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 80014c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c6:	f003 0310 	and.w	r3, r3, #16
 80014ca:	61bb      	str	r3, [r7, #24]
 80014cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	617b      	str	r3, [r7, #20]
 80014d2:	4b78      	ldr	r3, [pc, #480]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	4a77      	ldr	r2, [pc, #476]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 80014d8:	f043 0302 	orr.w	r3, r3, #2
 80014dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014de:	4b75      	ldr	r3, [pc, #468]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80014ea:	23c0      	movs	r3, #192	@ 0xc0
 80014ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ee:	2302      	movs	r3, #2
 80014f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f6:	2303      	movs	r3, #3
 80014f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014fa:	2307      	movs	r3, #7
 80014fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fe:	f107 031c 	add.w	r3, r7, #28
 8001502:	4619      	mov	r1, r3
 8001504:	486c      	ldr	r0, [pc, #432]	@ (80016b8 <HAL_UART_MspInit+0x228>)
 8001506:	f001 fefd 	bl	8003304 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800150a:	4b6c      	ldr	r3, [pc, #432]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 800150c:	4a6c      	ldr	r2, [pc, #432]	@ (80016c0 <HAL_UART_MspInit+0x230>)
 800150e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001510:	4b6a      	ldr	r3, [pc, #424]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 8001512:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001516:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001518:	4b68      	ldr	r3, [pc, #416]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800151e:	4b67      	ldr	r3, [pc, #412]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001524:	4b65      	ldr	r3, [pc, #404]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 8001526:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800152a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800152c:	4b63      	ldr	r3, [pc, #396]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 800152e:	2200      	movs	r2, #0
 8001530:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001532:	4b62      	ldr	r3, [pc, #392]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 8001534:	2200      	movs	r2, #0
 8001536:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001538:	4b60      	ldr	r3, [pc, #384]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 800153a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800153e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001540:	4b5e      	ldr	r3, [pc, #376]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 8001542:	2200      	movs	r2, #0
 8001544:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001546:	4b5d      	ldr	r3, [pc, #372]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 8001548:	2200      	movs	r2, #0
 800154a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800154c:	485b      	ldr	r0, [pc, #364]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 800154e:	f001 fa9b 	bl	8002a88 <HAL_DMA_Init>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001558:	f7ff fe9a 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4a57      	ldr	r2, [pc, #348]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 8001560:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001562:	4a56      	ldr	r2, [pc, #344]	@ (80016bc <HAL_UART_MspInit+0x22c>)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001568:	2200      	movs	r2, #0
 800156a:	2100      	movs	r1, #0
 800156c:	2025      	movs	r0, #37	@ 0x25
 800156e:	f001 fa54 	bl	8002a1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001572:	2025      	movs	r0, #37	@ 0x25
 8001574:	f001 fa6d 	bl	8002a52 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001578:	e096      	b.n	80016a8 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART6)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a51      	ldr	r2, [pc, #324]	@ (80016c4 <HAL_UART_MspInit+0x234>)
 8001580:	4293      	cmp	r3, r2
 8001582:	f040 8091 	bne.w	80016a8 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	613b      	str	r3, [r7, #16]
 800158a:	4b4a      	ldr	r3, [pc, #296]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 800158c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158e:	4a49      	ldr	r2, [pc, #292]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 8001590:	f043 0320 	orr.w	r3, r3, #32
 8001594:	6453      	str	r3, [r2, #68]	@ 0x44
 8001596:	4b47      	ldr	r3, [pc, #284]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 8001598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159a:	f003 0320 	and.w	r3, r3, #32
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	4b43      	ldr	r3, [pc, #268]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	4a42      	ldr	r2, [pc, #264]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 80015ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b2:	4b40      	ldr	r3, [pc, #256]	@ (80016b4 <HAL_UART_MspInit+0x224>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80015be:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80015c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c4:	2302      	movs	r3, #2
 80015c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015cc:	2303      	movs	r3, #3
 80015ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80015d0:	2308      	movs	r3, #8
 80015d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015d4:	f107 031c 	add.w	r3, r7, #28
 80015d8:	4619      	mov	r1, r3
 80015da:	483b      	ldr	r0, [pc, #236]	@ (80016c8 <HAL_UART_MspInit+0x238>)
 80015dc:	f001 fe92 	bl	8003304 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80015e0:	4b3a      	ldr	r3, [pc, #232]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 80015e2:	4a3b      	ldr	r2, [pc, #236]	@ (80016d0 <HAL_UART_MspInit+0x240>)
 80015e4:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80015e6:	4b39      	ldr	r3, [pc, #228]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 80015e8:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80015ec:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015ee:	4b37      	ldr	r3, [pc, #220]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015f4:	4b35      	ldr	r3, [pc, #212]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015fa:	4b34      	ldr	r3, [pc, #208]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 80015fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001600:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001602:	4b32      	ldr	r3, [pc, #200]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 8001604:	2200      	movs	r2, #0
 8001606:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001608:	4b30      	ldr	r3, [pc, #192]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 800160a:	2200      	movs	r2, #0
 800160c:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800160e:	4b2f      	ldr	r3, [pc, #188]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 8001610:	2200      	movs	r2, #0
 8001612:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001614:	4b2d      	ldr	r3, [pc, #180]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 8001616:	2200      	movs	r2, #0
 8001618:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800161a:	4b2c      	ldr	r3, [pc, #176]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 800161c:	2200      	movs	r2, #0
 800161e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001620:	482a      	ldr	r0, [pc, #168]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 8001622:	f001 fa31 	bl	8002a88 <HAL_DMA_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 800162c:	f7ff fe30 	bl	8001290 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a26      	ldr	r2, [pc, #152]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 8001634:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001636:	4a25      	ldr	r2, [pc, #148]	@ (80016cc <HAL_UART_MspInit+0x23c>)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800163c:	4b25      	ldr	r3, [pc, #148]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 800163e:	4a26      	ldr	r2, [pc, #152]	@ (80016d8 <HAL_UART_MspInit+0x248>)
 8001640:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001642:	4b24      	ldr	r3, [pc, #144]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 8001644:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001648:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800164a:	4b22      	ldr	r3, [pc, #136]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 800164c:	2240      	movs	r2, #64	@ 0x40
 800164e:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001650:	4b20      	ldr	r3, [pc, #128]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 8001652:	2200      	movs	r2, #0
 8001654:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001656:	4b1f      	ldr	r3, [pc, #124]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 8001658:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800165c:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800165e:	4b1d      	ldr	r3, [pc, #116]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 8001660:	2200      	movs	r2, #0
 8001662:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001664:	4b1b      	ldr	r3, [pc, #108]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 8001666:	2200      	movs	r2, #0
 8001668:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800166a:	4b1a      	ldr	r3, [pc, #104]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 800166c:	2200      	movs	r2, #0
 800166e:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001670:	4b18      	ldr	r3, [pc, #96]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 8001672:	2200      	movs	r2, #0
 8001674:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001676:	4b17      	ldr	r3, [pc, #92]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 8001678:	2200      	movs	r2, #0
 800167a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800167c:	4815      	ldr	r0, [pc, #84]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 800167e:	f001 fa03 	bl	8002a88 <HAL_DMA_Init>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8001688:	f7ff fe02 	bl	8001290 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4a11      	ldr	r2, [pc, #68]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 8001690:	639a      	str	r2, [r3, #56]	@ 0x38
 8001692:	4a10      	ldr	r2, [pc, #64]	@ (80016d4 <HAL_UART_MspInit+0x244>)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001698:	2200      	movs	r2, #0
 800169a:	2100      	movs	r1, #0
 800169c:	2047      	movs	r0, #71	@ 0x47
 800169e:	f001 f9bc 	bl	8002a1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80016a2:	2047      	movs	r0, #71	@ 0x47
 80016a4:	f001 f9d5 	bl	8002a52 <HAL_NVIC_EnableIRQ>
}
 80016a8:	bf00      	nop
 80016aa:	3730      	adds	r7, #48	@ 0x30
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40011000 	.word	0x40011000
 80016b4:	40023800 	.word	0x40023800
 80016b8:	40020400 	.word	0x40020400
 80016bc:	20000b6c 	.word	0x20000b6c
 80016c0:	40026440 	.word	0x40026440
 80016c4:	40011400 	.word	0x40011400
 80016c8:	40021800 	.word	0x40021800
 80016cc:	20000bcc 	.word	0x20000bcc
 80016d0:	40026428 	.word	0x40026428
 80016d4:	20000c2c 	.word	0x20000c2c
 80016d8:	400264a0 	.word	0x400264a0

080016dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1) {
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <NMI_Handler+0x4>

080016e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <HardFault_Handler+0x4>

080016ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <MemManage_Handler+0x4>

080016f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <BusFault_Handler+0x4>

080016fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <UsageFault_Handler+0x4>

08001704 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr

08001712 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001712:	b480      	push	{r7}
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
	...

08001730 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001730:	b5b0      	push	{r4, r5, r7, lr}
 8001732:	ed2d 8b02 	vpush	{d8}
 8001736:	b088      	sub	sp, #32
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  const float vx = can_connection.ch3;
 800173a:	4b72      	ldr	r3, [pc, #456]	@ (8001904 <SysTick_Handler+0x1d4>)
 800173c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001740:	ee07 3a90 	vmov	s15, r3
 8001744:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001748:	edc7 7a07 	vstr	s15, [r7, #28]
  const float vy = can_connection.ch2;
 800174c:	4b6d      	ldr	r3, [pc, #436]	@ (8001904 <SysTick_Handler+0x1d4>)
 800174e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001752:	ee07 3a90 	vmov	s15, r3
 8001756:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800175a:	edc7 7a06 	vstr	s15, [r7, #24]

  SwerveChassis_InverseKinematics(&user_swerve_chassis);
 800175e:	486a      	ldr	r0, [pc, #424]	@ (8001908 <SysTick_Handler+0x1d8>)
 8001760:	f004 fcd0 	bl	8006104 <SwerveChassis_InverseKinematics>
  orientation_angle = Math_WrapAngleDeg(orientation_angle + user_swerve_chassis.omega_current * 0.12975f + (float)can_connection.ch0 * 0.001f);
 8001764:	4b68      	ldr	r3, [pc, #416]	@ (8001908 <SysTick_Handler+0x1d8>)
 8001766:	edd3 7a05 	vldr	s15, [r3, #20]
 800176a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800190c <SysTick_Handler+0x1dc>
 800176e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001772:	4b67      	ldr	r3, [pc, #412]	@ (8001910 <SysTick_Handler+0x1e0>)
 8001774:	edd3 7a00 	vldr	s15, [r3]
 8001778:	ee37 7a27 	vadd.f32	s14, s14, s15
 800177c:	4b61      	ldr	r3, [pc, #388]	@ (8001904 <SysTick_Handler+0x1d4>)
 800177e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001782:	ee07 3a90 	vmov	s15, r3
 8001786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800178a:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8001914 <SysTick_Handler+0x1e4>
 800178e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001796:	eeb0 0a67 	vmov.f32	s0, s15
 800179a:	f003 ff6d 	bl	8005678 <Math_WrapAngleDeg>
 800179e:	eef0 7a40 	vmov.f32	s15, s0
 80017a2:	4b5b      	ldr	r3, [pc, #364]	@ (8001910 <SysTick_Handler+0x1e0>)
 80017a4:	edc3 7a00 	vstr	s15, [r3]

  const CartesianCoord_Point input_vector = {0.007f * vx, 0.007f * vy, 0};
 80017a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80017ac:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001918 <SysTick_Handler+0x1e8>
 80017b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b4:	edc7 7a03 	vstr	s15, [r7, #12]
 80017b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80017bc:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001918 <SysTick_Handler+0x1e8>
 80017c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017c4:	edc7 7a04 	vstr	s15, [r7, #16]
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
  CartesianCoord_Point move_vector = {0};
 80017ce:	463b      	mov	r3, r7
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
  RotateZ_Cartesian(&input_vector, -orientation_angle, &move_vector);
 80017d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001910 <SysTick_Handler+0x1e0>)
 80017da:	edd3 7a00 	vldr	s15, [r3]
 80017de:	eef1 7a67 	vneg.f32	s15, s15
 80017e2:	463a      	mov	r2, r7
 80017e4:	f107 030c 	add.w	r3, r7, #12
 80017e8:	4611      	mov	r1, r2
 80017ea:	eeb0 0a67 	vmov.f32	s0, s15
 80017ee:	4618      	mov	r0, r3
 80017f0:	f004 f8fb 	bl	80059ea <RotateZ_Cartesian>

  SwerveChassis_Kinematics(&user_swerve_chassis, move_vector.x, move_vector.y, 1.5 + 32.0f * can_connection.ch3 * can_connection.ch3 / 435600.0f  + 32.0f * can_connection.ch2 * can_connection.ch2 / 435600.0f );
 80017f4:	ed97 8a00 	vldr	s16, [r7]
 80017f8:	edd7 8a01 	vldr	s17, [r7, #4]
 80017fc:	4b41      	ldr	r3, [pc, #260]	@ (8001904 <SysTick_Handler+0x1d4>)
 80017fe:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001802:	ee07 3a90 	vmov	s15, r3
 8001806:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800180a:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800191c <SysTick_Handler+0x1ec>
 800180e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001812:	4b3c      	ldr	r3, [pc, #240]	@ (8001904 <SysTick_Handler+0x1d4>)
 8001814:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001818:	ee07 3a90 	vmov	s15, r3
 800181c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001824:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001920 <SysTick_Handler+0x1f0>
 8001828:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800182c:	ee16 0a90 	vmov	r0, s13
 8001830:	f7fe fe9a 	bl	8000568 <__aeabi_f2d>
 8001834:	f04f 0200 	mov.w	r2, #0
 8001838:	4b3a      	ldr	r3, [pc, #232]	@ (8001924 <SysTick_Handler+0x1f4>)
 800183a:	f7fe fd37 	bl	80002ac <__adddf3>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4614      	mov	r4, r2
 8001844:	461d      	mov	r5, r3
 8001846:	4b2f      	ldr	r3, [pc, #188]	@ (8001904 <SysTick_Handler+0x1d4>)
 8001848:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800184c:	ee07 3a90 	vmov	s15, r3
 8001850:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001854:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800191c <SysTick_Handler+0x1ec>
 8001858:	ee27 7a87 	vmul.f32	s14, s15, s14
 800185c:	4b29      	ldr	r3, [pc, #164]	@ (8001904 <SysTick_Handler+0x1d4>)
 800185e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001862:	ee07 3a90 	vmov	s15, r3
 8001866:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800186a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800186e:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001920 <SysTick_Handler+0x1f0>
 8001872:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001876:	ee16 0a90 	vmov	r0, s13
 800187a:	f7fe fe75 	bl	8000568 <__aeabi_f2d>
 800187e:	4602      	mov	r2, r0
 8001880:	460b      	mov	r3, r1
 8001882:	4620      	mov	r0, r4
 8001884:	4629      	mov	r1, r5
 8001886:	f7fe fd11 	bl	80002ac <__adddf3>
 800188a:	4602      	mov	r2, r0
 800188c:	460b      	mov	r3, r1
 800188e:	4610      	mov	r0, r2
 8001890:	4619      	mov	r1, r3
 8001892:	f7fe fec1 	bl	8000618 <__aeabi_d2f>
 8001896:	4603      	mov	r3, r0
 8001898:	ee01 3a10 	vmov	s2, r3
 800189c:	eef0 0a68 	vmov.f32	s1, s17
 80018a0:	eeb0 0a48 	vmov.f32	s0, s16
 80018a4:	4818      	ldr	r0, [pc, #96]	@ (8001908 <SysTick_Handler+0x1d8>)
 80018a6:	f004 fa55 	bl	8005d54 <SwerveChassis_Kinematics>
  // SwerveChassis_Kinematics(&user_swerve_chassis, move_vector.x, move_vector.y, 0.07f * (float)can_connection.ch0);
  SwerveChassis_Execute(&user_swerve_chassis);
 80018aa:	4817      	ldr	r0, [pc, #92]	@ (8001908 <SysTick_Handler+0x1d8>)
 80018ac:	f004 fb66 	bl	8005f7c <SwerveChassis_Execute>

  DJI_Motor_Target(&YAW_GM6020, (Math_WrapAngleDeg(orientation_angle + 230.0f) + 180.0f) / 360.0f * 8191);
 80018b0:	4b17      	ldr	r3, [pc, #92]	@ (8001910 <SysTick_Handler+0x1e0>)
 80018b2:	edd3 7a00 	vldr	s15, [r3]
 80018b6:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001928 <SysTick_Handler+0x1f8>
 80018ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018be:	eeb0 0a67 	vmov.f32	s0, s15
 80018c2:	f003 fed9 	bl	8005678 <Math_WrapAngleDeg>
 80018c6:	eef0 7a40 	vmov.f32	s15, s0
 80018ca:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800192c <SysTick_Handler+0x1fc>
 80018ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80018d2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001930 <SysTick_Handler+0x200>
 80018d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018da:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001934 <SysTick_Handler+0x204>
 80018de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018e2:	eeb0 0a67 	vmov.f32	s0, s15
 80018e6:	4814      	ldr	r0, [pc, #80]	@ (8001938 <SysTick_Handler+0x208>)
 80018e8:	f005 fa24 	bl	8006d34 <DJI_Motor_Target>
  DJI_Motor_Execute(&user_can_1);
 80018ec:	4813      	ldr	r0, [pc, #76]	@ (800193c <SysTick_Handler+0x20c>)
 80018ee:	f005 fbb3 	bl	8007058 <DJI_Motor_Execute>

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f2:	f000 f931 	bl	8001b58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	3720      	adds	r7, #32
 80018fa:	46bd      	mov	sp, r7
 80018fc:	ecbd 8b02 	vpop	{d8}
 8001900:	bdb0      	pop	{r4, r5, r7, pc}
 8001902:	bf00      	nop
 8001904:	20000680 	.word	0x20000680
 8001908:	200009a0 	.word	0x200009a0
 800190c:	3e04dd2f 	.word	0x3e04dd2f
 8001910:	20000c90 	.word	0x20000c90
 8001914:	3a83126f 	.word	0x3a83126f
 8001918:	3be56042 	.word	0x3be56042
 800191c:	42000000 	.word	0x42000000
 8001920:	48d4b200 	.word	0x48d4b200
 8001924:	3ff80000 	.word	0x3ff80000
 8001928:	43660000 	.word	0x43660000
 800192c:	43340000 	.word	0x43340000
 8001930:	43b40000 	.word	0x43b40000
 8001934:	45fff800 	.word	0x45fff800
 8001938:	20000948 	.word	0x20000948
 800193c:	20000640 	.word	0x20000640

08001940 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001944:	4802      	ldr	r0, [pc, #8]	@ (8001950 <CAN1_RX0_IRQHandler+0x10>)
 8001946:	f000 fd5d 	bl	8002404 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000a44 	.word	0x20000a44

08001954 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  DBUS_receive_handler(&huart1);
 8001958:	4803      	ldr	r0, [pc, #12]	@ (8001968 <USART1_IRQHandler+0x14>)
 800195a:	f005 f927 	bl	8006bac <DBUS_receive_handler>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800195e:	4802      	ldr	r0, [pc, #8]	@ (8001968 <USART1_IRQHandler+0x14>)
 8001960:	f002 fd5a 	bl	8004418 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20000adc 	.word	0x20000adc

0800196c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001970:	4802      	ldr	r0, [pc, #8]	@ (800197c <DMA2_Stream1_IRQHandler+0x10>)
 8001972:	f001 fa5d 	bl	8002e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000bcc 	.word	0x20000bcc

08001980 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <DMA2_Stream2_IRQHandler+0x10>)
 8001986:	f001 fa53 	bl	8002e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000b6c 	.word	0x20000b6c

08001994 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001998:	4802      	ldr	r0, [pc, #8]	@ (80019a4 <CAN2_RX0_IRQHandler+0x10>)
 800199a:	f000 fd33 	bl	8002404 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000a6c 	.word	0x20000a6c

080019a8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80019ac:	4802      	ldr	r0, [pc, #8]	@ (80019b8 <DMA2_Stream6_IRQHandler+0x10>)
 80019ae:	f001 fa3f 	bl	8002e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000c2c 	.word	0x20000c2c

080019bc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80019c0:	4802      	ldr	r0, [pc, #8]	@ (80019cc <USART6_IRQHandler+0x10>)
 80019c2:	f002 fd29 	bl	8004418 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000b24 	.word	0x20000b24

080019d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019d8:	4a14      	ldr	r2, [pc, #80]	@ (8001a2c <_sbrk+0x5c>)
 80019da:	4b15      	ldr	r3, [pc, #84]	@ (8001a30 <_sbrk+0x60>)
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e4:	4b13      	ldr	r3, [pc, #76]	@ (8001a34 <_sbrk+0x64>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d102      	bne.n	80019f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019ec:	4b11      	ldr	r3, [pc, #68]	@ (8001a34 <_sbrk+0x64>)
 80019ee:	4a12      	ldr	r2, [pc, #72]	@ (8001a38 <_sbrk+0x68>)
 80019f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019f2:	4b10      	ldr	r3, [pc, #64]	@ (8001a34 <_sbrk+0x64>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4413      	add	r3, r2
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d207      	bcs.n	8001a10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a00:	f005 ff0c 	bl	800781c <__errno>
 8001a04:	4603      	mov	r3, r0
 8001a06:	220c      	movs	r2, #12
 8001a08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0e:	e009      	b.n	8001a24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a10:	4b08      	ldr	r3, [pc, #32]	@ (8001a34 <_sbrk+0x64>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a16:	4b07      	ldr	r3, [pc, #28]	@ (8001a34 <_sbrk+0x64>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	4a05      	ldr	r2, [pc, #20]	@ (8001a34 <_sbrk+0x64>)
 8001a20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a22:	68fb      	ldr	r3, [r7, #12]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20030000 	.word	0x20030000
 8001a30:	00000400 	.word	0x00000400
 8001a34:	20000c94 	.word	0x20000c94
 8001a38:	20000e58 	.word	0x20000e58

08001a3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a40:	4b06      	ldr	r3, [pc, #24]	@ (8001a5c <SystemInit+0x20>)
 8001a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a46:	4a05      	ldr	r2, [pc, #20]	@ (8001a5c <SystemInit+0x20>)
 8001a48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a98 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a64:	f7ff ffea 	bl	8001a3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a68:	480c      	ldr	r0, [pc, #48]	@ (8001a9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a6a:	490d      	ldr	r1, [pc, #52]	@ (8001aa0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a70:	e002      	b.n	8001a78 <LoopCopyDataInit>

08001a72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a76:	3304      	adds	r3, #4

08001a78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a7c:	d3f9      	bcc.n	8001a72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a80:	4c0a      	ldr	r4, [pc, #40]	@ (8001aac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a84:	e001      	b.n	8001a8a <LoopFillZerobss>

08001a86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a88:	3204      	adds	r2, #4

08001a8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a8c:	d3fb      	bcc.n	8001a86 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a8e:	f005 fecb 	bl	8007828 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a92:	f7ff f871 	bl	8000b78 <main>
  bx  lr    
 8001a96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a98:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001a9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001aa4:	08009390 	.word	0x08009390
  ldr r2, =_sbss
 8001aa8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001aac:	20000e58 	.word	0x20000e58

08001ab0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ab0:	e7fe      	b.n	8001ab0 <ADC_IRQHandler>
	...

08001ab4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <HAL_Init+0x40>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a0d      	ldr	r2, [pc, #52]	@ (8001af4 <HAL_Init+0x40>)
 8001abe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ac2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8001af4 <HAL_Init+0x40>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8001af4 <HAL_Init+0x40>)
 8001aca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ace:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad0:	4b08      	ldr	r3, [pc, #32]	@ (8001af4 <HAL_Init+0x40>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a07      	ldr	r2, [pc, #28]	@ (8001af4 <HAL_Init+0x40>)
 8001ad6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ada:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001adc:	2003      	movs	r0, #3
 8001ade:	f000 ff91 	bl	8002a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ae2:	200a      	movs	r0, #10
 8001ae4:	f000 f808 	bl	8001af8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ae8:	f7ff fbd8 	bl	800129c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40023c00 	.word	0x40023c00

08001af8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b00:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <HAL_InitTick+0x54>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <HAL_InitTick+0x58>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b16:	4618      	mov	r0, r3
 8001b18:	f000 ffa9 	bl	8002a6e <HAL_SYSTICK_Config>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e00e      	b.n	8001b44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b0f      	cmp	r3, #15
 8001b2a:	d80a      	bhi.n	8001b42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	6879      	ldr	r1, [r7, #4]
 8001b30:	f04f 30ff 	mov.w	r0, #4294967295
 8001b34:	f000 ff71 	bl	8002a1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b38:	4a06      	ldr	r2, [pc, #24]	@ (8001b54 <HAL_InitTick+0x5c>)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	e000      	b.n	8001b44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	20000000 	.word	0x20000000
 8001b50:	20000008 	.word	0x20000008
 8001b54:	20000004 	.word	0x20000004

08001b58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b5c:	4b06      	ldr	r3, [pc, #24]	@ (8001b78 <HAL_IncTick+0x20>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <HAL_IncTick+0x24>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4413      	add	r3, r2
 8001b68:	4a04      	ldr	r2, [pc, #16]	@ (8001b7c <HAL_IncTick+0x24>)
 8001b6a:	6013      	str	r3, [r2, #0]
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	20000008 	.word	0x20000008
 8001b7c:	20000c98 	.word	0x20000c98

08001b80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return uwTick;
 8001b84:	4b03      	ldr	r3, [pc, #12]	@ (8001b94 <HAL_GetTick+0x14>)
 8001b86:	681b      	ldr	r3, [r3, #0]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	20000c98 	.word	0x20000c98

08001b98 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e0ed      	b.n	8001d86 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d102      	bne.n	8001bbc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff fb98 	bl	80012ec <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f042 0201 	orr.w	r2, r2, #1
 8001bca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bcc:	f7ff ffd8 	bl	8001b80 <HAL_GetTick>
 8001bd0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bd2:	e012      	b.n	8001bfa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001bd4:	f7ff ffd4 	bl	8001b80 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b0a      	cmp	r3, #10
 8001be0:	d90b      	bls.n	8001bfa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2205      	movs	r2, #5
 8001bf2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e0c5      	b.n	8001d86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d0e5      	beq.n	8001bd4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f022 0202 	bic.w	r2, r2, #2
 8001c16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c18:	f7ff ffb2 	bl	8001b80 <HAL_GetTick>
 8001c1c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c1e:	e012      	b.n	8001c46 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c20:	f7ff ffae 	bl	8001b80 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b0a      	cmp	r3, #10
 8001c2c:	d90b      	bls.n	8001c46 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c32:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2205      	movs	r2, #5
 8001c3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e09f      	b.n	8001d86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f003 0302 	and.w	r3, r3, #2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1e5      	bne.n	8001c20 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	7e1b      	ldrb	r3, [r3, #24]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d108      	bne.n	8001c6e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	e007      	b.n	8001c7e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	7e5b      	ldrb	r3, [r3, #25]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d108      	bne.n	8001c98 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	e007      	b.n	8001ca8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ca6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	7e9b      	ldrb	r3, [r3, #26]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d108      	bne.n	8001cc2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f042 0220 	orr.w	r2, r2, #32
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	e007      	b.n	8001cd2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f022 0220 	bic.w	r2, r2, #32
 8001cd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	7edb      	ldrb	r3, [r3, #27]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d108      	bne.n	8001cec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 0210 	bic.w	r2, r2, #16
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	e007      	b.n	8001cfc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f042 0210 	orr.w	r2, r2, #16
 8001cfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	7f1b      	ldrb	r3, [r3, #28]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d108      	bne.n	8001d16 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f042 0208 	orr.w	r2, r2, #8
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	e007      	b.n	8001d26 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 0208 	bic.w	r2, r2, #8
 8001d24:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	7f5b      	ldrb	r3, [r3, #29]
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d108      	bne.n	8001d40 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f042 0204 	orr.w	r2, r2, #4
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	e007      	b.n	8001d50 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 0204 	bic.w	r2, r2, #4
 8001d4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689a      	ldr	r2, [r3, #8]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	695b      	ldr	r3, [r3, #20]
 8001d64:	ea42 0103 	orr.w	r1, r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	1e5a      	subs	r2, r3, #1
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	430a      	orrs	r2, r1
 8001d74:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
	...

08001d90 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b087      	sub	sp, #28
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001da0:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8001da2:	7dfb      	ldrb	r3, [r7, #23]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d003      	beq.n	8001db0 <HAL_CAN_ConfigFilter+0x20>
 8001da8:	7dfb      	ldrb	r3, [r7, #23]
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	f040 80be 	bne.w	8001f2c <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001db0:	4b65      	ldr	r3, [pc, #404]	@ (8001f48 <HAL_CAN_ConfigFilter+0x1b8>)
 8001db2:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dba:	f043 0201 	orr.w	r2, r3, #1
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dca:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dde:	021b      	lsls	r3, r3, #8
 8001de0:	431a      	orrs	r2, r3
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	695b      	ldr	r3, [r3, #20]
 8001dec:	f003 031f 	and.w	r3, r3, #31
 8001df0:	2201      	movs	r2, #1
 8001df2:	fa02 f303 	lsl.w	r3, r2, r3
 8001df6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	43db      	mvns	r3, r3
 8001e02:	401a      	ands	r2, r3
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d123      	bne.n	8001e5a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	43db      	mvns	r3, r3
 8001e1c:	401a      	ands	r2, r3
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e34:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	3248      	adds	r2, #72	@ 0x48
 8001e3a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e4e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e50:	6939      	ldr	r1, [r7, #16]
 8001e52:	3348      	adds	r3, #72	@ 0x48
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	440b      	add	r3, r1
 8001e58:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d122      	bne.n	8001ea8 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e82:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	3248      	adds	r2, #72	@ 0x48
 8001e88:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e9c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e9e:	6939      	ldr	r1, [r7, #16]
 8001ea0:	3348      	adds	r3, #72	@ 0x48
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	440b      	add	r3, r1
 8001ea6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d109      	bne.n	8001ec4 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	401a      	ands	r2, r3
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001ec2:	e007      	b.n	8001ed4 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d109      	bne.n	8001ef0 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	401a      	ands	r2, r3
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001eee:	e007      	b.n	8001f00 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	431a      	orrs	r2, r3
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d107      	bne.n	8001f18 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	431a      	orrs	r2, r3
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f1e:	f023 0201 	bic.w	r2, r3, #1
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	e006      	b.n	8001f3a <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f30:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
  }
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	371c      	adds	r7, #28
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40006400 	.word	0x40006400

08001f4c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d12e      	bne.n	8001fbe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2202      	movs	r2, #2
 8001f64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f022 0201 	bic.w	r2, r2, #1
 8001f76:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001f78:	f7ff fe02 	bl	8001b80 <HAL_GetTick>
 8001f7c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f7e:	e012      	b.n	8001fa6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f80:	f7ff fdfe 	bl	8001b80 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b0a      	cmp	r3, #10
 8001f8c:	d90b      	bls.n	8001fa6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f92:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2205      	movs	r2, #5
 8001f9e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e012      	b.n	8001fcc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1e5      	bne.n	8001f80 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	e006      	b.n	8001fcc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
  }
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3710      	adds	r7, #16
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b089      	sub	sp, #36	@ 0x24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
 8001fe0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fe8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001ff2:	7ffb      	ldrb	r3, [r7, #31]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d003      	beq.n	8002000 <HAL_CAN_AddTxMessage+0x2c>
 8001ff8:	7ffb      	ldrb	r3, [r7, #31]
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	f040 80ad 	bne.w	800215a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d10a      	bne.n	8002020 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002010:	2b00      	cmp	r3, #0
 8002012:	d105      	bne.n	8002020 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 8095 	beq.w	800214a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	0e1b      	lsrs	r3, r3, #24
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800202a:	2201      	movs	r2, #1
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	409a      	lsls	r2, r3
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d10d      	bne.n	8002058 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002046:	68f9      	ldr	r1, [r7, #12]
 8002048:	6809      	ldr	r1, [r1, #0]
 800204a:	431a      	orrs	r2, r3
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	3318      	adds	r3, #24
 8002050:	011b      	lsls	r3, r3, #4
 8002052:	440b      	add	r3, r1
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	e00f      	b.n	8002078 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002062:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002068:	68f9      	ldr	r1, [r7, #12]
 800206a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800206c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	3318      	adds	r3, #24
 8002072:	011b      	lsls	r3, r3, #4
 8002074:	440b      	add	r3, r1
 8002076:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6819      	ldr	r1, [r3, #0]
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	691a      	ldr	r2, [r3, #16]
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	3318      	adds	r3, #24
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	440b      	add	r3, r1
 8002088:	3304      	adds	r3, #4
 800208a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	7d1b      	ldrb	r3, [r3, #20]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d111      	bne.n	80020b8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	3318      	adds	r3, #24
 800209c:	011b      	lsls	r3, r3, #4
 800209e:	4413      	add	r3, r2
 80020a0:	3304      	adds	r3, #4
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	68fa      	ldr	r2, [r7, #12]
 80020a6:	6811      	ldr	r1, [r2, #0]
 80020a8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	3318      	adds	r3, #24
 80020b0:	011b      	lsls	r3, r3, #4
 80020b2:	440b      	add	r3, r1
 80020b4:	3304      	adds	r3, #4
 80020b6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3307      	adds	r3, #7
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	061a      	lsls	r2, r3, #24
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3306      	adds	r3, #6
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	041b      	lsls	r3, r3, #16
 80020c8:	431a      	orrs	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	3305      	adds	r3, #5
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	021b      	lsls	r3, r3, #8
 80020d2:	4313      	orrs	r3, r2
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	3204      	adds	r2, #4
 80020d8:	7812      	ldrb	r2, [r2, #0]
 80020da:	4610      	mov	r0, r2
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	6811      	ldr	r1, [r2, #0]
 80020e0:	ea43 0200 	orr.w	r2, r3, r0
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	011b      	lsls	r3, r3, #4
 80020e8:	440b      	add	r3, r1
 80020ea:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80020ee:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3303      	adds	r3, #3
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	061a      	lsls	r2, r3, #24
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3302      	adds	r3, #2
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	041b      	lsls	r3, r3, #16
 8002100:	431a      	orrs	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	3301      	adds	r3, #1
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	021b      	lsls	r3, r3, #8
 800210a:	4313      	orrs	r3, r2
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	7812      	ldrb	r2, [r2, #0]
 8002110:	4610      	mov	r0, r2
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	6811      	ldr	r1, [r2, #0]
 8002116:	ea43 0200 	orr.w	r2, r3, r0
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	011b      	lsls	r3, r3, #4
 800211e:	440b      	add	r3, r1
 8002120:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002124:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	3318      	adds	r3, #24
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	4413      	add	r3, r2
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	6811      	ldr	r1, [r2, #0]
 8002138:	f043 0201 	orr.w	r2, r3, #1
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	3318      	adds	r3, #24
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	440b      	add	r3, r1
 8002144:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002146:	2300      	movs	r3, #0
 8002148:	e00e      	b.n	8002168 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e006      	b.n	8002168 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
  }
}
 8002168:	4618      	mov	r0, r3
 800216a:	3724      	adds	r7, #36	@ 0x24
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
 8002180:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002188:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800218a:	7dfb      	ldrb	r3, [r7, #23]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d003      	beq.n	8002198 <HAL_CAN_GetRxMessage+0x24>
 8002190:	7dfb      	ldrb	r3, [r7, #23]
 8002192:	2b02      	cmp	r3, #2
 8002194:	f040 8103 	bne.w	800239e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d10e      	bne.n	80021bc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	f003 0303 	and.w	r3, r3, #3
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d116      	bne.n	80021da <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e0f7      	b.n	80023ac <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	f003 0303 	and.w	r3, r3, #3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d107      	bne.n	80021da <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ce:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e0e8      	b.n	80023ac <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	331b      	adds	r3, #27
 80021e2:	011b      	lsls	r3, r3, #4
 80021e4:	4413      	add	r3, r2
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0204 	and.w	r2, r3, #4
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10c      	bne.n	8002212 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	331b      	adds	r3, #27
 8002200:	011b      	lsls	r3, r3, #4
 8002202:	4413      	add	r3, r2
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	0d5b      	lsrs	r3, r3, #21
 8002208:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	e00b      	b.n	800222a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	331b      	adds	r3, #27
 800221a:	011b      	lsls	r3, r3, #4
 800221c:	4413      	add	r3, r2
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	331b      	adds	r3, #27
 8002232:	011b      	lsls	r3, r3, #4
 8002234:	4413      	add	r3, r2
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0202 	and.w	r2, r3, #2
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	331b      	adds	r3, #27
 8002248:	011b      	lsls	r3, r3, #4
 800224a:	4413      	add	r3, r2
 800224c:	3304      	adds	r3, #4
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0308 	and.w	r3, r3, #8
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2208      	movs	r2, #8
 800225c:	611a      	str	r2, [r3, #16]
 800225e:	e00b      	b.n	8002278 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	331b      	adds	r3, #27
 8002268:	011b      	lsls	r3, r3, #4
 800226a:	4413      	add	r3, r2
 800226c:	3304      	adds	r3, #4
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 020f 	and.w	r2, r3, #15
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	331b      	adds	r3, #27
 8002280:	011b      	lsls	r3, r3, #4
 8002282:	4413      	add	r3, r2
 8002284:	3304      	adds	r3, #4
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	0a1b      	lsrs	r3, r3, #8
 800228a:	b2da      	uxtb	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	331b      	adds	r3, #27
 8002298:	011b      	lsls	r3, r3, #4
 800229a:	4413      	add	r3, r2
 800229c:	3304      	adds	r3, #4
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	0c1b      	lsrs	r3, r3, #16
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	011b      	lsls	r3, r3, #4
 80022b0:	4413      	add	r3, r2
 80022b2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	011b      	lsls	r3, r3, #4
 80022c6:	4413      	add	r3, r2
 80022c8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	0a1a      	lsrs	r2, r3, #8
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	3301      	adds	r3, #1
 80022d4:	b2d2      	uxtb	r2, r2
 80022d6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	011b      	lsls	r3, r3, #4
 80022e0:	4413      	add	r3, r2
 80022e2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	0c1a      	lsrs	r2, r3, #16
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	3302      	adds	r3, #2
 80022ee:	b2d2      	uxtb	r2, r2
 80022f0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	4413      	add	r3, r2
 80022fc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	0e1a      	lsrs	r2, r3, #24
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	3303      	adds	r3, #3
 8002308:	b2d2      	uxtb	r2, r2
 800230a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	4413      	add	r3, r2
 8002316:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	3304      	adds	r3, #4
 8002320:	b2d2      	uxtb	r2, r2
 8002322:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	011b      	lsls	r3, r3, #4
 800232c:	4413      	add	r3, r2
 800232e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	0a1a      	lsrs	r2, r3, #8
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	3305      	adds	r3, #5
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	011b      	lsls	r3, r3, #4
 8002346:	4413      	add	r3, r2
 8002348:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	0c1a      	lsrs	r2, r3, #16
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	3306      	adds	r3, #6
 8002354:	b2d2      	uxtb	r2, r2
 8002356:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	4413      	add	r3, r2
 8002362:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	0e1a      	lsrs	r2, r3, #24
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	3307      	adds	r3, #7
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d108      	bne.n	800238a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68da      	ldr	r2, [r3, #12]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f042 0220 	orr.w	r2, r2, #32
 8002386:	60da      	str	r2, [r3, #12]
 8002388:	e007      	b.n	800239a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	691a      	ldr	r2, [r3, #16]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f042 0220 	orr.w	r2, r2, #32
 8002398:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	e006      	b.n	80023ac <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
  }
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	371c      	adds	r7, #28
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023c8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80023ca:	7bfb      	ldrb	r3, [r7, #15]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d002      	beq.n	80023d6 <HAL_CAN_ActivateNotification+0x1e>
 80023d0:	7bfb      	ldrb	r3, [r7, #15]
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d109      	bne.n	80023ea <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6959      	ldr	r1, [r3, #20]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80023e6:	2300      	movs	r3, #0
 80023e8:	e006      	b.n	80023f8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ee:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
  }
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b08a      	sub	sp, #40	@ 0x28
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800240c:	2300      	movs	r3, #0
 800240e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002440:	6a3b      	ldr	r3, [r7, #32]
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	2b00      	cmp	r3, #0
 8002448:	d07c      	beq.n	8002544 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	2b00      	cmp	r3, #0
 8002452:	d023      	beq.n	800249c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2201      	movs	r2, #1
 800245a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f983 	bl	8002772 <HAL_CAN_TxMailbox0CompleteCallback>
 800246c:	e016      	b.n	800249c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	d004      	beq.n	8002482 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800247e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002480:	e00c      	b.n	800249c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	f003 0308 	and.w	r3, r3, #8
 8002488:	2b00      	cmp	r3, #0
 800248a:	d004      	beq.n	8002496 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800248c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002492:	627b      	str	r3, [r7, #36]	@ 0x24
 8002494:	e002      	b.n	800249c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f989 	bl	80027ae <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d024      	beq.n	80024f0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024ae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f963 	bl	8002786 <HAL_CAN_TxMailbox1CompleteCallback>
 80024c0:	e016      	b.n	80024f0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d004      	beq.n	80024d6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80024cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80024d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80024d4:	e00c      	b.n	80024f0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d004      	beq.n	80024ea <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80024e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80024e8:	e002      	b.n	80024f0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f969 	bl	80027c2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d024      	beq.n	8002544 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002502:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f943 	bl	800279a <HAL_CAN_TxMailbox2CompleteCallback>
 8002514:	e016      	b.n	8002544 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d004      	beq.n	800252a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002522:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002526:	627b      	str	r3, [r7, #36]	@ 0x24
 8002528:	e00c      	b.n	8002544 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d004      	beq.n	800253e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002536:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800253a:	627b      	str	r3, [r7, #36]	@ 0x24
 800253c:	e002      	b.n	8002544 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 f949 	bl	80027d6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002544:	6a3b      	ldr	r3, [r7, #32]
 8002546:	f003 0308 	and.w	r3, r3, #8
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00c      	beq.n	8002568 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f003 0310 	and.w	r3, r3, #16
 8002554:	2b00      	cmp	r3, #0
 8002556:	d007      	beq.n	8002568 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800255e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2210      	movs	r2, #16
 8002566:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002568:	6a3b      	ldr	r3, [r7, #32]
 800256a:	f003 0304 	and.w	r3, r3, #4
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00b      	beq.n	800258a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	f003 0308 	and.w	r3, r3, #8
 8002578:	2b00      	cmp	r3, #0
 800257a:	d006      	beq.n	800258a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2208      	movs	r2, #8
 8002582:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f000 f930 	bl	80027ea <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800258a:	6a3b      	ldr	r3, [r7, #32]
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d009      	beq.n	80025a8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f004 f97c 	bl	80068a0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80025a8:	6a3b      	ldr	r3, [r7, #32]
 80025aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d00c      	beq.n	80025cc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	f003 0310 	and.w	r3, r3, #16
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d007      	beq.n	80025cc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80025bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025c2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2210      	movs	r2, #16
 80025ca:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80025cc:	6a3b      	ldr	r3, [r7, #32]
 80025ce:	f003 0320 	and.w	r3, r3, #32
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00b      	beq.n	80025ee <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	f003 0308 	and.w	r3, r3, #8
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d006      	beq.n	80025ee <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2208      	movs	r2, #8
 80025e6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 f912 	bl	8002812 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80025ee:	6a3b      	ldr	r3, [r7, #32]
 80025f0:	f003 0310 	and.w	r3, r3, #16
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d009      	beq.n	800260c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	f003 0303 	and.w	r3, r3, #3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d002      	beq.n	800260c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 f8f9 	bl	80027fe <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800260c:	6a3b      	ldr	r3, [r7, #32]
 800260e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00b      	beq.n	800262e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	f003 0310 	and.w	r3, r3, #16
 800261c:	2b00      	cmp	r3, #0
 800261e:	d006      	beq.n	800262e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2210      	movs	r2, #16
 8002626:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f8fc 	bl	8002826 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800262e:	6a3b      	ldr	r3, [r7, #32]
 8002630:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00b      	beq.n	8002650 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	f003 0308 	and.w	r3, r3, #8
 800263e:	2b00      	cmp	r3, #0
 8002640:	d006      	beq.n	8002650 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2208      	movs	r2, #8
 8002648:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f8f5 	bl	800283a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002650:	6a3b      	ldr	r3, [r7, #32]
 8002652:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d07b      	beq.n	8002752 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	f003 0304 	and.w	r3, r3, #4
 8002660:	2b00      	cmp	r3, #0
 8002662:	d072      	beq.n	800274a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002664:	6a3b      	ldr	r3, [r7, #32]
 8002666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800266a:	2b00      	cmp	r3, #0
 800266c:	d008      	beq.n	8002680 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002674:	2b00      	cmp	r3, #0
 8002676:	d003      	beq.n	8002680 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	f043 0301 	orr.w	r3, r3, #1
 800267e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002680:	6a3b      	ldr	r3, [r7, #32]
 8002682:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002686:	2b00      	cmp	r3, #0
 8002688:	d008      	beq.n	800269c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002690:	2b00      	cmp	r3, #0
 8002692:	d003      	beq.n	800269c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002696:	f043 0302 	orr.w	r3, r3, #2
 800269a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d008      	beq.n	80026b8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80026b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b2:	f043 0304 	orr.w	r3, r3, #4
 80026b6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80026b8:	6a3b      	ldr	r3, [r7, #32]
 80026ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d043      	beq.n	800274a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d03e      	beq.n	800274a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026d2:	2b60      	cmp	r3, #96	@ 0x60
 80026d4:	d02b      	beq.n	800272e <HAL_CAN_IRQHandler+0x32a>
 80026d6:	2b60      	cmp	r3, #96	@ 0x60
 80026d8:	d82e      	bhi.n	8002738 <HAL_CAN_IRQHandler+0x334>
 80026da:	2b50      	cmp	r3, #80	@ 0x50
 80026dc:	d022      	beq.n	8002724 <HAL_CAN_IRQHandler+0x320>
 80026de:	2b50      	cmp	r3, #80	@ 0x50
 80026e0:	d82a      	bhi.n	8002738 <HAL_CAN_IRQHandler+0x334>
 80026e2:	2b40      	cmp	r3, #64	@ 0x40
 80026e4:	d019      	beq.n	800271a <HAL_CAN_IRQHandler+0x316>
 80026e6:	2b40      	cmp	r3, #64	@ 0x40
 80026e8:	d826      	bhi.n	8002738 <HAL_CAN_IRQHandler+0x334>
 80026ea:	2b30      	cmp	r3, #48	@ 0x30
 80026ec:	d010      	beq.n	8002710 <HAL_CAN_IRQHandler+0x30c>
 80026ee:	2b30      	cmp	r3, #48	@ 0x30
 80026f0:	d822      	bhi.n	8002738 <HAL_CAN_IRQHandler+0x334>
 80026f2:	2b10      	cmp	r3, #16
 80026f4:	d002      	beq.n	80026fc <HAL_CAN_IRQHandler+0x2f8>
 80026f6:	2b20      	cmp	r3, #32
 80026f8:	d005      	beq.n	8002706 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80026fa:	e01d      	b.n	8002738 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80026fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fe:	f043 0308 	orr.w	r3, r3, #8
 8002702:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002704:	e019      	b.n	800273a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002708:	f043 0310 	orr.w	r3, r3, #16
 800270c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800270e:	e014      	b.n	800273a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002712:	f043 0320 	orr.w	r3, r3, #32
 8002716:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002718:	e00f      	b.n	800273a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800271a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002720:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002722:	e00a      	b.n	800273a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800272a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800272c:	e005      	b.n	800273a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002736:	e000      	b.n	800273a <HAL_CAN_IRQHandler+0x336>
            break;
 8002738:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	699a      	ldr	r2, [r3, #24]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002748:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2204      	movs	r2, #4
 8002750:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002754:	2b00      	cmp	r3, #0
 8002756:	d008      	beq.n	800276a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800275c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275e:	431a      	orrs	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 f872 	bl	800284e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800276a:	bf00      	nop
 800276c:	3728      	adds	r7, #40	@ 0x28
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80027b6:	bf00      	nop
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr

080027ea <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b083      	sub	sp, #12
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002806:	bf00      	nop
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr

08002812 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr

08002826 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800282e:	bf00      	nop
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr

0800283a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800283a:	b480      	push	{r7}
 800283c:	b083      	sub	sp, #12
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
	...

08002864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002874:	4b0c      	ldr	r3, [pc, #48]	@ (80028a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002880:	4013      	ands	r3, r2
 8002882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800288c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002890:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002896:	4a04      	ldr	r2, [pc, #16]	@ (80028a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	60d3      	str	r3, [r2, #12]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	e000ed00 	.word	0xe000ed00

080028ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028b0:	4b04      	ldr	r3, [pc, #16]	@ (80028c4 <__NVIC_GetPriorityGrouping+0x18>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	0a1b      	lsrs	r3, r3, #8
 80028b6:	f003 0307 	and.w	r3, r3, #7
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	db0b      	blt.n	80028f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	f003 021f 	and.w	r2, r3, #31
 80028e0:	4907      	ldr	r1, [pc, #28]	@ (8002900 <__NVIC_EnableIRQ+0x38>)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	2001      	movs	r0, #1
 80028ea:	fa00 f202 	lsl.w	r2, r0, r2
 80028ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	e000e100 	.word	0xe000e100

08002904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	6039      	str	r1, [r7, #0]
 800290e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002914:	2b00      	cmp	r3, #0
 8002916:	db0a      	blt.n	800292e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	b2da      	uxtb	r2, r3
 800291c:	490c      	ldr	r1, [pc, #48]	@ (8002950 <__NVIC_SetPriority+0x4c>)
 800291e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002922:	0112      	lsls	r2, r2, #4
 8002924:	b2d2      	uxtb	r2, r2
 8002926:	440b      	add	r3, r1
 8002928:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800292c:	e00a      	b.n	8002944 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	b2da      	uxtb	r2, r3
 8002932:	4908      	ldr	r1, [pc, #32]	@ (8002954 <__NVIC_SetPriority+0x50>)
 8002934:	79fb      	ldrb	r3, [r7, #7]
 8002936:	f003 030f 	and.w	r3, r3, #15
 800293a:	3b04      	subs	r3, #4
 800293c:	0112      	lsls	r2, r2, #4
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	440b      	add	r3, r1
 8002942:	761a      	strb	r2, [r3, #24]
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000e100 	.word	0xe000e100
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002958:	b480      	push	{r7}
 800295a:	b089      	sub	sp, #36	@ 0x24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	f1c3 0307 	rsb	r3, r3, #7
 8002972:	2b04      	cmp	r3, #4
 8002974:	bf28      	it	cs
 8002976:	2304      	movcs	r3, #4
 8002978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3304      	adds	r3, #4
 800297e:	2b06      	cmp	r3, #6
 8002980:	d902      	bls.n	8002988 <NVIC_EncodePriority+0x30>
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	3b03      	subs	r3, #3
 8002986:	e000      	b.n	800298a <NVIC_EncodePriority+0x32>
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800298c:	f04f 32ff 	mov.w	r2, #4294967295
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43da      	mvns	r2, r3
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	401a      	ands	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029a0:	f04f 31ff 	mov.w	r1, #4294967295
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	fa01 f303 	lsl.w	r3, r1, r3
 80029aa:	43d9      	mvns	r1, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b0:	4313      	orrs	r3, r2
         );
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3724      	adds	r7, #36	@ 0x24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029d0:	d301      	bcc.n	80029d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029d2:	2301      	movs	r3, #1
 80029d4:	e00f      	b.n	80029f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002a00 <SysTick_Config+0x40>)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3b01      	subs	r3, #1
 80029dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029de:	210f      	movs	r1, #15
 80029e0:	f04f 30ff 	mov.w	r0, #4294967295
 80029e4:	f7ff ff8e 	bl	8002904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029e8:	4b05      	ldr	r3, [pc, #20]	@ (8002a00 <SysTick_Config+0x40>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ee:	4b04      	ldr	r3, [pc, #16]	@ (8002a00 <SysTick_Config+0x40>)
 80029f0:	2207      	movs	r2, #7
 80029f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	e000e010 	.word	0xe000e010

08002a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f7ff ff29 	bl	8002864 <__NVIC_SetPriorityGrouping>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b086      	sub	sp, #24
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	4603      	mov	r3, r0
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
 8002a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a2c:	f7ff ff3e 	bl	80028ac <__NVIC_GetPriorityGrouping>
 8002a30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	68b9      	ldr	r1, [r7, #8]
 8002a36:	6978      	ldr	r0, [r7, #20]
 8002a38:	f7ff ff8e 	bl	8002958 <NVIC_EncodePriority>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a42:	4611      	mov	r1, r2
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff5d 	bl	8002904 <__NVIC_SetPriority>
}
 8002a4a:	bf00      	nop
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	4603      	mov	r3, r0
 8002a5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff ff31 	bl	80028c8 <__NVIC_EnableIRQ>
}
 8002a66:	bf00      	nop
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b082      	sub	sp, #8
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff ffa2 	bl	80029c0 <SysTick_Config>
 8002a7c:	4603      	mov	r3, r0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a94:	f7ff f874 	bl	8001b80 <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e099      	b.n	8002bd8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f022 0201 	bic.w	r2, r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ac4:	e00f      	b.n	8002ae6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ac6:	f7ff f85b 	bl	8001b80 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b05      	cmp	r3, #5
 8002ad2:	d908      	bls.n	8002ae6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2203      	movs	r2, #3
 8002ade:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e078      	b.n	8002bd8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1e8      	bne.n	8002ac6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	4b38      	ldr	r3, [pc, #224]	@ (8002be0 <HAL_DMA_Init+0x158>)
 8002b00:	4013      	ands	r3, r2
 8002b02:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685a      	ldr	r2, [r3, #4]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b12:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3c:	2b04      	cmp	r3, #4
 8002b3e:	d107      	bne.n	8002b50 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	f023 0307 	bic.w	r3, r3, #7
 8002b66:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6c:	697a      	ldr	r2, [r7, #20]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	d117      	bne.n	8002baa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00e      	beq.n	8002baa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 fb3d 	bl	800320c <DMA_CheckFifoParam>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d008      	beq.n	8002baa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2240      	movs	r2, #64	@ 0x40
 8002b9c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e016      	b.n	8002bd8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	697a      	ldr	r2, [r7, #20]
 8002bb0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 faf4 	bl	80031a0 <DMA_CalcBaseAndBitshift>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc0:	223f      	movs	r2, #63	@ 0x3f
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	f010803f 	.word	0xf010803f

08002be4 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d101      	bne.n	8002c04 <HAL_DMA_Start+0x20>
 8002c00:	2302      	movs	r3, #2
 8002c02:	e026      	b.n	8002c52 <HAL_DMA_Start+0x6e>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d115      	bne.n	8002c44 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	68b9      	ldr	r1, [r7, #8]
 8002c2c:	68f8      	ldr	r0, [r7, #12]
 8002c2e:	f000 fa89 	bl	8003144 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f042 0201 	orr.w	r2, r2, #1
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	e005      	b.n	8002c50 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8002c50:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3718      	adds	r7, #24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b086      	sub	sp, #24
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	60f8      	str	r0, [r7, #12]
 8002c62:	60b9      	str	r1, [r7, #8]
 8002c64:	607a      	str	r2, [r7, #4]
 8002c66:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c70:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <HAL_DMA_Start_IT+0x26>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	e040      	b.n	8002d02 <HAL_DMA_Start_IT+0xa8>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d12f      	bne.n	8002cf4 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2202      	movs	r2, #2
 8002c98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	68b9      	ldr	r1, [r7, #8]
 8002ca8:	68f8      	ldr	r0, [r7, #12]
 8002caa:	f000 fa4b 	bl	8003144 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb2:	223f      	movs	r2, #63	@ 0x3f
 8002cb4:	409a      	lsls	r2, r3
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f042 0216 	orr.w	r2, r2, #22
 8002cc8:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d007      	beq.n	8002ce2 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f042 0208 	orr.w	r2, r2, #8
 8002ce0:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f042 0201 	orr.w	r2, r2, #1
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	e005      	b.n	8002d00 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d00:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b084      	sub	sp, #16
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d16:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d18:	f7fe ff32 	bl	8001b80 <HAL_GetTick>
 8002d1c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d008      	beq.n	8002d3c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2280      	movs	r2, #128	@ 0x80
 8002d2e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e052      	b.n	8002de2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f022 0216 	bic.w	r2, r2, #22
 8002d4a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	695a      	ldr	r2, [r3, #20]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d5a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d103      	bne.n	8002d6c <HAL_DMA_Abort+0x62>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d007      	beq.n	8002d7c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 0208 	bic.w	r2, r2, #8
 8002d7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f022 0201 	bic.w	r2, r2, #1
 8002d8a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d8c:	e013      	b.n	8002db6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d8e:	f7fe fef7 	bl	8001b80 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b05      	cmp	r3, #5
 8002d9a:	d90c      	bls.n	8002db6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2203      	movs	r2, #3
 8002da6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e015      	b.n	8002de2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d1e4      	bne.n	8002d8e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc8:	223f      	movs	r2, #63	@ 0x3f
 8002dca:	409a      	lsls	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b083      	sub	sp, #12
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d004      	beq.n	8002e08 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2280      	movs	r2, #128	@ 0x80
 8002e02:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e00c      	b.n	8002e22 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2205      	movs	r2, #5
 8002e0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 0201 	bic.w	r2, r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e3c:	4b8e      	ldr	r3, [pc, #568]	@ (8003078 <HAL_DMA_IRQHandler+0x248>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a8e      	ldr	r2, [pc, #568]	@ (800307c <HAL_DMA_IRQHandler+0x24c>)
 8002e42:	fba2 2303 	umull	r2, r3, r2, r3
 8002e46:	0a9b      	lsrs	r3, r3, #10
 8002e48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5a:	2208      	movs	r2, #8
 8002e5c:	409a      	lsls	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	4013      	ands	r3, r2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d01a      	beq.n	8002e9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d013      	beq.n	8002e9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 0204 	bic.w	r2, r2, #4
 8002e82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e88:	2208      	movs	r2, #8
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e94:	f043 0201 	orr.w	r2, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	409a      	lsls	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d012      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00b      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	409a      	lsls	r2, r3
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eca:	f043 0202 	orr.w	r2, r3, #2
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed6:	2204      	movs	r2, #4
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	4013      	ands	r3, r2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d012      	beq.n	8002f08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0302 	and.w	r3, r3, #2
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00b      	beq.n	8002f08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef4:	2204      	movs	r2, #4
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f00:	f043 0204 	orr.w	r2, r3, #4
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0c:	2210      	movs	r2, #16
 8002f0e:	409a      	lsls	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d043      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d03c      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2a:	2210      	movs	r2, #16
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d018      	beq.n	8002f72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d108      	bne.n	8002f60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d024      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	4798      	blx	r3
 8002f5e:	e01f      	b.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d01b      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	4798      	blx	r3
 8002f70:	e016      	b.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d107      	bne.n	8002f90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 0208 	bic.w	r2, r2, #8
 8002f8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d003      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 808f 	beq.w	80030d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0310 	and.w	r3, r3, #16
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	f000 8087 	beq.w	80030d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	409a      	lsls	r2, r3
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b05      	cmp	r3, #5
 8002fd8:	d136      	bne.n	8003048 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0216 	bic.w	r2, r2, #22
 8002fe8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	695a      	ldr	r2, [r3, #20]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ff8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d103      	bne.n	800300a <HAL_DMA_IRQHandler+0x1da>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003006:	2b00      	cmp	r3, #0
 8003008:	d007      	beq.n	800301a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 0208 	bic.w	r2, r2, #8
 8003018:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301e:	223f      	movs	r2, #63	@ 0x3f
 8003020:	409a      	lsls	r2, r3
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800303a:	2b00      	cmp	r3, #0
 800303c:	d07e      	beq.n	800313c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	4798      	blx	r3
        }
        return;
 8003046:	e079      	b.n	800313c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d01d      	beq.n	8003092 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10d      	bne.n	8003080 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003068:	2b00      	cmp	r3, #0
 800306a:	d031      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	4798      	blx	r3
 8003074:	e02c      	b.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
 8003076:	bf00      	nop
 8003078:	20000000 	.word	0x20000000
 800307c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003084:	2b00      	cmp	r3, #0
 8003086:	d023      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	4798      	blx	r3
 8003090:	e01e      	b.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10f      	bne.n	80030c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0210 	bic.w	r2, r2, #16
 80030ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d032      	beq.n	800313e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d022      	beq.n	800312a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2205      	movs	r2, #5
 80030e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0201 	bic.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	3301      	adds	r3, #1
 8003100:	60bb      	str	r3, [r7, #8]
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	429a      	cmp	r2, r3
 8003106:	d307      	bcc.n	8003118 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0301 	and.w	r3, r3, #1
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f2      	bne.n	80030fc <HAL_DMA_IRQHandler+0x2cc>
 8003116:	e000      	b.n	800311a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003118:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800312e:	2b00      	cmp	r3, #0
 8003130:	d005      	beq.n	800313e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	4798      	blx	r3
 800313a:	e000      	b.n	800313e <HAL_DMA_IRQHandler+0x30e>
        return;
 800313c:	bf00      	nop
    }
  }
}
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003160:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	2b40      	cmp	r3, #64	@ 0x40
 8003170:	d108      	bne.n	8003184 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68ba      	ldr	r2, [r7, #8]
 8003180:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003182:	e007      	b.n	8003194 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68ba      	ldr	r2, [r7, #8]
 800318a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	60da      	str	r2, [r3, #12]
}
 8003194:	bf00      	nop
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	3b10      	subs	r3, #16
 80031b0:	4a14      	ldr	r2, [pc, #80]	@ (8003204 <DMA_CalcBaseAndBitshift+0x64>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80031ba:	4a13      	ldr	r2, [pc, #76]	@ (8003208 <DMA_CalcBaseAndBitshift+0x68>)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	4413      	add	r3, r2
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	461a      	mov	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2b03      	cmp	r3, #3
 80031cc:	d909      	bls.n	80031e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80031d6:	f023 0303 	bic.w	r3, r3, #3
 80031da:	1d1a      	adds	r2, r3, #4
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	659a      	str	r2, [r3, #88]	@ 0x58
 80031e0:	e007      	b.n	80031f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80031ea:	f023 0303 	bic.w	r3, r3, #3
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3714      	adds	r7, #20
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	aaaaaaab 	.word	0xaaaaaaab
 8003208:	08008f34 	.word	0x08008f34

0800320c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003214:	2300      	movs	r3, #0
 8003216:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d11f      	bne.n	8003266 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	2b03      	cmp	r3, #3
 800322a:	d856      	bhi.n	80032da <DMA_CheckFifoParam+0xce>
 800322c:	a201      	add	r2, pc, #4	@ (adr r2, 8003234 <DMA_CheckFifoParam+0x28>)
 800322e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003232:	bf00      	nop
 8003234:	08003245 	.word	0x08003245
 8003238:	08003257 	.word	0x08003257
 800323c:	08003245 	.word	0x08003245
 8003240:	080032db 	.word	0x080032db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003248:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d046      	beq.n	80032de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003254:	e043      	b.n	80032de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800325a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800325e:	d140      	bne.n	80032e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003264:	e03d      	b.n	80032e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800326e:	d121      	bne.n	80032b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	2b03      	cmp	r3, #3
 8003274:	d837      	bhi.n	80032e6 <DMA_CheckFifoParam+0xda>
 8003276:	a201      	add	r2, pc, #4	@ (adr r2, 800327c <DMA_CheckFifoParam+0x70>)
 8003278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327c:	0800328d 	.word	0x0800328d
 8003280:	08003293 	.word	0x08003293
 8003284:	0800328d 	.word	0x0800328d
 8003288:	080032a5 	.word	0x080032a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	73fb      	strb	r3, [r7, #15]
      break;
 8003290:	e030      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003296:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d025      	beq.n	80032ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032a2:	e022      	b.n	80032ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80032ac:	d11f      	bne.n	80032ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80032b2:	e01c      	b.n	80032ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d903      	bls.n	80032c2 <DMA_CheckFifoParam+0xb6>
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	2b03      	cmp	r3, #3
 80032be:	d003      	beq.n	80032c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80032c0:	e018      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	73fb      	strb	r3, [r7, #15]
      break;
 80032c6:	e015      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00e      	beq.n	80032f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	73fb      	strb	r3, [r7, #15]
      break;
 80032d8:	e00b      	b.n	80032f2 <DMA_CheckFifoParam+0xe6>
      break;
 80032da:	bf00      	nop
 80032dc:	e00a      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032de:	bf00      	nop
 80032e0:	e008      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032e2:	bf00      	nop
 80032e4:	e006      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032e6:	bf00      	nop
 80032e8:	e004      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032ea:	bf00      	nop
 80032ec:	e002      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80032ee:	bf00      	nop
 80032f0:	e000      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032f2:	bf00      	nop
    }
  } 
  
  return status; 
 80032f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop

08003304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003304:	b480      	push	{r7}
 8003306:	b089      	sub	sp, #36	@ 0x24
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003316:	2300      	movs	r3, #0
 8003318:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
 800331e:	e177      	b.n	8003610 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003320:	2201      	movs	r2, #1
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	4013      	ands	r3, r2
 8003332:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	429a      	cmp	r2, r3
 800333a:	f040 8166 	bne.w	800360a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f003 0303 	and.w	r3, r3, #3
 8003346:	2b01      	cmp	r3, #1
 8003348:	d005      	beq.n	8003356 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003352:	2b02      	cmp	r3, #2
 8003354:	d130      	bne.n	80033b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	2203      	movs	r2, #3
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	43db      	mvns	r3, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4013      	ands	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	68da      	ldr	r2, [r3, #12]
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4313      	orrs	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800338c:	2201      	movs	r2, #1
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	43db      	mvns	r3, r3
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4013      	ands	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	091b      	lsrs	r3, r3, #4
 80033a2:	f003 0201 	and.w	r2, r3, #1
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d017      	beq.n	80033f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	2203      	movs	r2, #3
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4013      	ands	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f003 0303 	and.w	r3, r3, #3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d123      	bne.n	8003448 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	08da      	lsrs	r2, r3, #3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3208      	adds	r2, #8
 8003408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800340c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	220f      	movs	r2, #15
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	691a      	ldr	r2, [r3, #16]
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	08da      	lsrs	r2, r3, #3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	3208      	adds	r2, #8
 8003442:	69b9      	ldr	r1, [r7, #24]
 8003444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	2203      	movs	r2, #3
 8003454:	fa02 f303 	lsl.w	r3, r2, r3
 8003458:	43db      	mvns	r3, r3
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	4013      	ands	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f003 0203 	and.w	r2, r3, #3
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	4313      	orrs	r3, r2
 8003474:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 80c0 	beq.w	800360a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	60fb      	str	r3, [r7, #12]
 800348e:	4b66      	ldr	r3, [pc, #408]	@ (8003628 <HAL_GPIO_Init+0x324>)
 8003490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003492:	4a65      	ldr	r2, [pc, #404]	@ (8003628 <HAL_GPIO_Init+0x324>)
 8003494:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003498:	6453      	str	r3, [r2, #68]	@ 0x44
 800349a:	4b63      	ldr	r3, [pc, #396]	@ (8003628 <HAL_GPIO_Init+0x324>)
 800349c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800349e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034a6:	4a61      	ldr	r2, [pc, #388]	@ (800362c <HAL_GPIO_Init+0x328>)
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	089b      	lsrs	r3, r3, #2
 80034ac:	3302      	adds	r3, #2
 80034ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f003 0303 	and.w	r3, r3, #3
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	220f      	movs	r2, #15
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a58      	ldr	r2, [pc, #352]	@ (8003630 <HAL_GPIO_Init+0x32c>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d037      	beq.n	8003542 <HAL_GPIO_Init+0x23e>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a57      	ldr	r2, [pc, #348]	@ (8003634 <HAL_GPIO_Init+0x330>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d031      	beq.n	800353e <HAL_GPIO_Init+0x23a>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a56      	ldr	r2, [pc, #344]	@ (8003638 <HAL_GPIO_Init+0x334>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d02b      	beq.n	800353a <HAL_GPIO_Init+0x236>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a55      	ldr	r2, [pc, #340]	@ (800363c <HAL_GPIO_Init+0x338>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d025      	beq.n	8003536 <HAL_GPIO_Init+0x232>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a54      	ldr	r2, [pc, #336]	@ (8003640 <HAL_GPIO_Init+0x33c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d01f      	beq.n	8003532 <HAL_GPIO_Init+0x22e>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a53      	ldr	r2, [pc, #332]	@ (8003644 <HAL_GPIO_Init+0x340>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d019      	beq.n	800352e <HAL_GPIO_Init+0x22a>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a52      	ldr	r2, [pc, #328]	@ (8003648 <HAL_GPIO_Init+0x344>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d013      	beq.n	800352a <HAL_GPIO_Init+0x226>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a51      	ldr	r2, [pc, #324]	@ (800364c <HAL_GPIO_Init+0x348>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d00d      	beq.n	8003526 <HAL_GPIO_Init+0x222>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a50      	ldr	r2, [pc, #320]	@ (8003650 <HAL_GPIO_Init+0x34c>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d007      	beq.n	8003522 <HAL_GPIO_Init+0x21e>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a4f      	ldr	r2, [pc, #316]	@ (8003654 <HAL_GPIO_Init+0x350>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d101      	bne.n	800351e <HAL_GPIO_Init+0x21a>
 800351a:	2309      	movs	r3, #9
 800351c:	e012      	b.n	8003544 <HAL_GPIO_Init+0x240>
 800351e:	230a      	movs	r3, #10
 8003520:	e010      	b.n	8003544 <HAL_GPIO_Init+0x240>
 8003522:	2308      	movs	r3, #8
 8003524:	e00e      	b.n	8003544 <HAL_GPIO_Init+0x240>
 8003526:	2307      	movs	r3, #7
 8003528:	e00c      	b.n	8003544 <HAL_GPIO_Init+0x240>
 800352a:	2306      	movs	r3, #6
 800352c:	e00a      	b.n	8003544 <HAL_GPIO_Init+0x240>
 800352e:	2305      	movs	r3, #5
 8003530:	e008      	b.n	8003544 <HAL_GPIO_Init+0x240>
 8003532:	2304      	movs	r3, #4
 8003534:	e006      	b.n	8003544 <HAL_GPIO_Init+0x240>
 8003536:	2303      	movs	r3, #3
 8003538:	e004      	b.n	8003544 <HAL_GPIO_Init+0x240>
 800353a:	2302      	movs	r3, #2
 800353c:	e002      	b.n	8003544 <HAL_GPIO_Init+0x240>
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <HAL_GPIO_Init+0x240>
 8003542:	2300      	movs	r3, #0
 8003544:	69fa      	ldr	r2, [r7, #28]
 8003546:	f002 0203 	and.w	r2, r2, #3
 800354a:	0092      	lsls	r2, r2, #2
 800354c:	4093      	lsls	r3, r2
 800354e:	69ba      	ldr	r2, [r7, #24]
 8003550:	4313      	orrs	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003554:	4935      	ldr	r1, [pc, #212]	@ (800362c <HAL_GPIO_Init+0x328>)
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	089b      	lsrs	r3, r3, #2
 800355a:	3302      	adds	r3, #2
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003562:	4b3d      	ldr	r3, [pc, #244]	@ (8003658 <HAL_GPIO_Init+0x354>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	43db      	mvns	r3, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4013      	ands	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d003      	beq.n	8003586 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800357e:	69ba      	ldr	r2, [r7, #24]
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	4313      	orrs	r3, r2
 8003584:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003586:	4a34      	ldr	r2, [pc, #208]	@ (8003658 <HAL_GPIO_Init+0x354>)
 8003588:	69bb      	ldr	r3, [r7, #24]
 800358a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800358c:	4b32      	ldr	r3, [pc, #200]	@ (8003658 <HAL_GPIO_Init+0x354>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	43db      	mvns	r3, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4013      	ands	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d003      	beq.n	80035b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035b0:	4a29      	ldr	r2, [pc, #164]	@ (8003658 <HAL_GPIO_Init+0x354>)
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035b6:	4b28      	ldr	r3, [pc, #160]	@ (8003658 <HAL_GPIO_Init+0x354>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	43db      	mvns	r3, r3
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	4013      	ands	r3, r2
 80035c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035da:	4a1f      	ldr	r2, [pc, #124]	@ (8003658 <HAL_GPIO_Init+0x354>)
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003658 <HAL_GPIO_Init+0x354>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	43db      	mvns	r3, r3
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	4013      	ands	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d003      	beq.n	8003604 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	4313      	orrs	r3, r2
 8003602:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003604:	4a14      	ldr	r2, [pc, #80]	@ (8003658 <HAL_GPIO_Init+0x354>)
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	3301      	adds	r3, #1
 800360e:	61fb      	str	r3, [r7, #28]
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	2b0f      	cmp	r3, #15
 8003614:	f67f ae84 	bls.w	8003320 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003618:	bf00      	nop
 800361a:	bf00      	nop
 800361c:	3724      	adds	r7, #36	@ 0x24
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	40023800 	.word	0x40023800
 800362c:	40013800 	.word	0x40013800
 8003630:	40020000 	.word	0x40020000
 8003634:	40020400 	.word	0x40020400
 8003638:	40020800 	.word	0x40020800
 800363c:	40020c00 	.word	0x40020c00
 8003640:	40021000 	.word	0x40021000
 8003644:	40021400 	.word	0x40021400
 8003648:	40021800 	.word	0x40021800
 800364c:	40021c00 	.word	0x40021c00
 8003650:	40022000 	.word	0x40022000
 8003654:	40022400 	.word	0x40022400
 8003658:	40013c00 	.word	0x40013c00

0800365c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	460b      	mov	r3, r1
 8003666:	807b      	strh	r3, [r7, #2]
 8003668:	4613      	mov	r3, r2
 800366a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800366c:	787b      	ldrb	r3, [r7, #1]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003672:	887a      	ldrh	r2, [r7, #2]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003678:	e003      	b.n	8003682 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800367a:	887b      	ldrh	r3, [r7, #2]
 800367c:	041a      	lsls	r2, r3, #16
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	619a      	str	r2, [r3, #24]
}
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
	...

08003690 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800369a:	2300      	movs	r3, #0
 800369c:	603b      	str	r3, [r7, #0]
 800369e:	4b20      	ldr	r3, [pc, #128]	@ (8003720 <HAL_PWREx_EnableOverDrive+0x90>)
 80036a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a2:	4a1f      	ldr	r2, [pc, #124]	@ (8003720 <HAL_PWREx_EnableOverDrive+0x90>)
 80036a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80036aa:	4b1d      	ldr	r3, [pc, #116]	@ (8003720 <HAL_PWREx_EnableOverDrive+0x90>)
 80036ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b2:	603b      	str	r3, [r7, #0]
 80036b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80036b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003724 <HAL_PWREx_EnableOverDrive+0x94>)
 80036b8:	2201      	movs	r2, #1
 80036ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036bc:	f7fe fa60 	bl	8001b80 <HAL_GetTick>
 80036c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036c2:	e009      	b.n	80036d8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80036c4:	f7fe fa5c 	bl	8001b80 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80036d2:	d901      	bls.n	80036d8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e01f      	b.n	8003718 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036d8:	4b13      	ldr	r3, [pc, #76]	@ (8003728 <HAL_PWREx_EnableOverDrive+0x98>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036e4:	d1ee      	bne.n	80036c4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80036e6:	4b11      	ldr	r3, [pc, #68]	@ (800372c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036e8:	2201      	movs	r2, #1
 80036ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036ec:	f7fe fa48 	bl	8001b80 <HAL_GetTick>
 80036f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80036f2:	e009      	b.n	8003708 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80036f4:	f7fe fa44 	bl	8001b80 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003702:	d901      	bls.n	8003708 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e007      	b.n	8003718 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003708:	4b07      	ldr	r3, [pc, #28]	@ (8003728 <HAL_PWREx_EnableOverDrive+0x98>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003710:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003714:	d1ee      	bne.n	80036f4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3708      	adds	r7, #8
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40023800 	.word	0x40023800
 8003724:	420e0040 	.word	0x420e0040
 8003728:	40007000 	.word	0x40007000
 800372c:	420e0044 	.word	0x420e0044

08003730 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b086      	sub	sp, #24
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e267      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b00      	cmp	r3, #0
 800374c:	d075      	beq.n	800383a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800374e:	4b88      	ldr	r3, [pc, #544]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 030c 	and.w	r3, r3, #12
 8003756:	2b04      	cmp	r3, #4
 8003758:	d00c      	beq.n	8003774 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800375a:	4b85      	ldr	r3, [pc, #532]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003762:	2b08      	cmp	r3, #8
 8003764:	d112      	bne.n	800378c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003766:	4b82      	ldr	r3, [pc, #520]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800376e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003772:	d10b      	bne.n	800378c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003774:	4b7e      	ldr	r3, [pc, #504]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d05b      	beq.n	8003838 <HAL_RCC_OscConfig+0x108>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d157      	bne.n	8003838 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e242      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003794:	d106      	bne.n	80037a4 <HAL_RCC_OscConfig+0x74>
 8003796:	4b76      	ldr	r3, [pc, #472]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a75      	ldr	r2, [pc, #468]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 800379c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a0:	6013      	str	r3, [r2, #0]
 80037a2:	e01d      	b.n	80037e0 <HAL_RCC_OscConfig+0xb0>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037ac:	d10c      	bne.n	80037c8 <HAL_RCC_OscConfig+0x98>
 80037ae:	4b70      	ldr	r3, [pc, #448]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a6f      	ldr	r2, [pc, #444]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80037b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037b8:	6013      	str	r3, [r2, #0]
 80037ba:	4b6d      	ldr	r3, [pc, #436]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a6c      	ldr	r2, [pc, #432]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80037c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	e00b      	b.n	80037e0 <HAL_RCC_OscConfig+0xb0>
 80037c8:	4b69      	ldr	r3, [pc, #420]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a68      	ldr	r2, [pc, #416]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80037ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037d2:	6013      	str	r3, [r2, #0]
 80037d4:	4b66      	ldr	r3, [pc, #408]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a65      	ldr	r2, [pc, #404]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80037da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d013      	beq.n	8003810 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e8:	f7fe f9ca 	bl	8001b80 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037f0:	f7fe f9c6 	bl	8001b80 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b64      	cmp	r3, #100	@ 0x64
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e207      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003802:	4b5b      	ldr	r3, [pc, #364]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d0f0      	beq.n	80037f0 <HAL_RCC_OscConfig+0xc0>
 800380e:	e014      	b.n	800383a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003810:	f7fe f9b6 	bl	8001b80 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003818:	f7fe f9b2 	bl	8001b80 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b64      	cmp	r3, #100	@ 0x64
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e1f3      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800382a:	4b51      	ldr	r3, [pc, #324]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1f0      	bne.n	8003818 <HAL_RCC_OscConfig+0xe8>
 8003836:	e000      	b.n	800383a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d063      	beq.n	800390e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003846:	4b4a      	ldr	r3, [pc, #296]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 030c 	and.w	r3, r3, #12
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00b      	beq.n	800386a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003852:	4b47      	ldr	r3, [pc, #284]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800385a:	2b08      	cmp	r3, #8
 800385c:	d11c      	bne.n	8003898 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800385e:	4b44      	ldr	r3, [pc, #272]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d116      	bne.n	8003898 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800386a:	4b41      	ldr	r3, [pc, #260]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d005      	beq.n	8003882 <HAL_RCC_OscConfig+0x152>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d001      	beq.n	8003882 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e1c7      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003882:	4b3b      	ldr	r3, [pc, #236]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	00db      	lsls	r3, r3, #3
 8003890:	4937      	ldr	r1, [pc, #220]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003892:	4313      	orrs	r3, r2
 8003894:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003896:	e03a      	b.n	800390e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d020      	beq.n	80038e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038a0:	4b34      	ldr	r3, [pc, #208]	@ (8003974 <HAL_RCC_OscConfig+0x244>)
 80038a2:	2201      	movs	r2, #1
 80038a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a6:	f7fe f96b 	bl	8001b80 <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ac:	e008      	b.n	80038c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ae:	f7fe f967 	bl	8001b80 <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e1a8      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d0f0      	beq.n	80038ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038cc:	4b28      	ldr	r3, [pc, #160]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	4925      	ldr	r1, [pc, #148]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	600b      	str	r3, [r1, #0]
 80038e0:	e015      	b.n	800390e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038e2:	4b24      	ldr	r3, [pc, #144]	@ (8003974 <HAL_RCC_OscConfig+0x244>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e8:	f7fe f94a 	bl	8001b80 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038f0:	f7fe f946 	bl	8001b80 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e187      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003902:	4b1b      	ldr	r3, [pc, #108]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1f0      	bne.n	80038f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0308 	and.w	r3, r3, #8
 8003916:	2b00      	cmp	r3, #0
 8003918:	d036      	beq.n	8003988 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d016      	beq.n	8003950 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003922:	4b15      	ldr	r3, [pc, #84]	@ (8003978 <HAL_RCC_OscConfig+0x248>)
 8003924:	2201      	movs	r2, #1
 8003926:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003928:	f7fe f92a 	bl	8001b80 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003930:	f7fe f926 	bl	8001b80 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e167      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003942:	4b0b      	ldr	r3, [pc, #44]	@ (8003970 <HAL_RCC_OscConfig+0x240>)
 8003944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0x200>
 800394e:	e01b      	b.n	8003988 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003950:	4b09      	ldr	r3, [pc, #36]	@ (8003978 <HAL_RCC_OscConfig+0x248>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003956:	f7fe f913 	bl	8001b80 <HAL_GetTick>
 800395a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800395c:	e00e      	b.n	800397c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800395e:	f7fe f90f 	bl	8001b80 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d907      	bls.n	800397c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e150      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
 8003970:	40023800 	.word	0x40023800
 8003974:	42470000 	.word	0x42470000
 8003978:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800397c:	4b88      	ldr	r3, [pc, #544]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 800397e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1ea      	bne.n	800395e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 8097 	beq.w	8003ac4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003996:	2300      	movs	r3, #0
 8003998:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800399a:	4b81      	ldr	r3, [pc, #516]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 800399c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10f      	bne.n	80039c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039a6:	2300      	movs	r3, #0
 80039a8:	60bb      	str	r3, [r7, #8]
 80039aa:	4b7d      	ldr	r3, [pc, #500]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ae:	4a7c      	ldr	r2, [pc, #496]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 80039b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80039b6:	4b7a      	ldr	r3, [pc, #488]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 80039b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039be:	60bb      	str	r3, [r7, #8]
 80039c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039c2:	2301      	movs	r3, #1
 80039c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c6:	4b77      	ldr	r3, [pc, #476]	@ (8003ba4 <HAL_RCC_OscConfig+0x474>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d118      	bne.n	8003a04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039d2:	4b74      	ldr	r3, [pc, #464]	@ (8003ba4 <HAL_RCC_OscConfig+0x474>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a73      	ldr	r2, [pc, #460]	@ (8003ba4 <HAL_RCC_OscConfig+0x474>)
 80039d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039de:	f7fe f8cf 	bl	8001b80 <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039e6:	f7fe f8cb 	bl	8001b80 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e10c      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039f8:	4b6a      	ldr	r3, [pc, #424]	@ (8003ba4 <HAL_RCC_OscConfig+0x474>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0f0      	beq.n	80039e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d106      	bne.n	8003a1a <HAL_RCC_OscConfig+0x2ea>
 8003a0c:	4b64      	ldr	r3, [pc, #400]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a10:	4a63      	ldr	r2, [pc, #396]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a18:	e01c      	b.n	8003a54 <HAL_RCC_OscConfig+0x324>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b05      	cmp	r3, #5
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCC_OscConfig+0x30c>
 8003a22:	4b5f      	ldr	r3, [pc, #380]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a26:	4a5e      	ldr	r2, [pc, #376]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a28:	f043 0304 	orr.w	r3, r3, #4
 8003a2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a2e:	4b5c      	ldr	r3, [pc, #368]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a32:	4a5b      	ldr	r2, [pc, #364]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a3a:	e00b      	b.n	8003a54 <HAL_RCC_OscConfig+0x324>
 8003a3c:	4b58      	ldr	r3, [pc, #352]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a40:	4a57      	ldr	r2, [pc, #348]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a42:	f023 0301 	bic.w	r3, r3, #1
 8003a46:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a48:	4b55      	ldr	r3, [pc, #340]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4c:	4a54      	ldr	r2, [pc, #336]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a4e:	f023 0304 	bic.w	r3, r3, #4
 8003a52:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d015      	beq.n	8003a88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a5c:	f7fe f890 	bl	8001b80 <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a62:	e00a      	b.n	8003a7a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a64:	f7fe f88c 	bl	8001b80 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e0cb      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7a:	4b49      	ldr	r3, [pc, #292]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0ee      	beq.n	8003a64 <HAL_RCC_OscConfig+0x334>
 8003a86:	e014      	b.n	8003ab2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a88:	f7fe f87a 	bl	8001b80 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a8e:	e00a      	b.n	8003aa6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a90:	f7fe f876 	bl	8001b80 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e0b5      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aa6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1ee      	bne.n	8003a90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ab2:	7dfb      	ldrb	r3, [r7, #23]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d105      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ab8:	4b39      	ldr	r3, [pc, #228]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abc:	4a38      	ldr	r2, [pc, #224]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003abe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ac2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f000 80a1 	beq.w	8003c10 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ace:	4b34      	ldr	r3, [pc, #208]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d05c      	beq.n	8003b94 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d141      	bne.n	8003b66 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ae2:	4b31      	ldr	r3, [pc, #196]	@ (8003ba8 <HAL_RCC_OscConfig+0x478>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae8:	f7fe f84a 	bl	8001b80 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af0:	f7fe f846 	bl	8001b80 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e087      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b02:	4b27      	ldr	r3, [pc, #156]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f0      	bne.n	8003af0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69da      	ldr	r2, [r3, #28]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b1c:	019b      	lsls	r3, r3, #6
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b24:	085b      	lsrs	r3, r3, #1
 8003b26:	3b01      	subs	r3, #1
 8003b28:	041b      	lsls	r3, r3, #16
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	061b      	lsls	r3, r3, #24
 8003b32:	491b      	ldr	r1, [pc, #108]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b38:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba8 <HAL_RCC_OscConfig+0x478>)
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3e:	f7fe f81f 	bl	8001b80 <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b44:	e008      	b.n	8003b58 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b46:	f7fe f81b 	bl	8001b80 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e05c      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b58:	4b11      	ldr	r3, [pc, #68]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0f0      	beq.n	8003b46 <HAL_RCC_OscConfig+0x416>
 8003b64:	e054      	b.n	8003c10 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b66:	4b10      	ldr	r3, [pc, #64]	@ (8003ba8 <HAL_RCC_OscConfig+0x478>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6c:	f7fe f808 	bl	8001b80 <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b74:	f7fe f804 	bl	8001b80 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e045      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b86:	4b06      	ldr	r3, [pc, #24]	@ (8003ba0 <HAL_RCC_OscConfig+0x470>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1f0      	bne.n	8003b74 <HAL_RCC_OscConfig+0x444>
 8003b92:	e03d      	b.n	8003c10 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d107      	bne.n	8003bac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e038      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
 8003ba0:	40023800 	.word	0x40023800
 8003ba4:	40007000 	.word	0x40007000
 8003ba8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bac:	4b1b      	ldr	r3, [pc, #108]	@ (8003c1c <HAL_RCC_OscConfig+0x4ec>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d028      	beq.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d121      	bne.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d11a      	bne.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bd6:	68fa      	ldr	r2, [r7, #12]
 8003bd8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bdc:	4013      	ands	r3, r2
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003be2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d111      	bne.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf2:	085b      	lsrs	r3, r3, #1
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d107      	bne.n	8003c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c06:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d001      	beq.n	8003c10 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e000      	b.n	8003c12 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3718      	adds	r7, #24
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	40023800 	.word	0x40023800

08003c20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e0cc      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c34:	4b68      	ldr	r3, [pc, #416]	@ (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 030f 	and.w	r3, r3, #15
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d90c      	bls.n	8003c5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c42:	4b65      	ldr	r3, [pc, #404]	@ (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	b2d2      	uxtb	r2, r2
 8003c48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c4a:	4b63      	ldr	r3, [pc, #396]	@ (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 030f 	and.w	r3, r3, #15
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d001      	beq.n	8003c5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e0b8      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d020      	beq.n	8003caa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0304 	and.w	r3, r3, #4
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d005      	beq.n	8003c80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c74:	4b59      	ldr	r3, [pc, #356]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	4a58      	ldr	r2, [pc, #352]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c7a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c7e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0308 	and.w	r3, r3, #8
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d005      	beq.n	8003c98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c8c:	4b53      	ldr	r3, [pc, #332]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	4a52      	ldr	r2, [pc, #328]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c92:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c98:	4b50      	ldr	r3, [pc, #320]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	494d      	ldr	r1, [pc, #308]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d044      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d107      	bne.n	8003cce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cbe:	4b47      	ldr	r3, [pc, #284]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d119      	bne.n	8003cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e07f      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d003      	beq.n	8003cde <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cda:	2b03      	cmp	r3, #3
 8003cdc:	d107      	bne.n	8003cee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cde:	4b3f      	ldr	r3, [pc, #252]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d109      	bne.n	8003cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e06f      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cee:	4b3b      	ldr	r3, [pc, #236]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e067      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cfe:	4b37      	ldr	r3, [pc, #220]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f023 0203 	bic.w	r2, r3, #3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	4934      	ldr	r1, [pc, #208]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d10:	f7fd ff36 	bl	8001b80 <HAL_GetTick>
 8003d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d16:	e00a      	b.n	8003d2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d18:	f7fd ff32 	bl	8001b80 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e04f      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d2e:	4b2b      	ldr	r3, [pc, #172]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 020c 	and.w	r2, r3, #12
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d1eb      	bne.n	8003d18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d40:	4b25      	ldr	r3, [pc, #148]	@ (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 030f 	and.w	r3, r3, #15
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d20c      	bcs.n	8003d68 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d4e:	4b22      	ldr	r3, [pc, #136]	@ (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	b2d2      	uxtb	r2, r2
 8003d54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d56:	4b20      	ldr	r3, [pc, #128]	@ (8003dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 030f 	and.w	r3, r3, #15
 8003d5e:	683a      	ldr	r2, [r7, #0]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d001      	beq.n	8003d68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e032      	b.n	8003dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d008      	beq.n	8003d86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d74:	4b19      	ldr	r3, [pc, #100]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	4916      	ldr	r1, [pc, #88]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d009      	beq.n	8003da6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d92:	4b12      	ldr	r3, [pc, #72]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	490e      	ldr	r1, [pc, #56]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003da6:	f000 f821 	bl	8003dec <HAL_RCC_GetSysClockFreq>
 8003daa:	4602      	mov	r2, r0
 8003dac:	4b0b      	ldr	r3, [pc, #44]	@ (8003ddc <HAL_RCC_ClockConfig+0x1bc>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	091b      	lsrs	r3, r3, #4
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	490a      	ldr	r1, [pc, #40]	@ (8003de0 <HAL_RCC_ClockConfig+0x1c0>)
 8003db8:	5ccb      	ldrb	r3, [r1, r3]
 8003dba:	fa22 f303 	lsr.w	r3, r2, r3
 8003dbe:	4a09      	ldr	r2, [pc, #36]	@ (8003de4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003dc2:	4b09      	ldr	r3, [pc, #36]	@ (8003de8 <HAL_RCC_ClockConfig+0x1c8>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7fd fe96 	bl	8001af8 <HAL_InitTick>

  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3710      	adds	r7, #16
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40023c00 	.word	0x40023c00
 8003ddc:	40023800 	.word	0x40023800
 8003de0:	08008f1c 	.word	0x08008f1c
 8003de4:	20000000 	.word	0x20000000
 8003de8:	20000004 	.word	0x20000004

08003dec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003df0:	b090      	sub	sp, #64	@ 0x40
 8003df2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003df4:	2300      	movs	r3, #0
 8003df6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003e00:	2300      	movs	r3, #0
 8003e02:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e04:	4b59      	ldr	r3, [pc, #356]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f003 030c 	and.w	r3, r3, #12
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d00d      	beq.n	8003e2c <HAL_RCC_GetSysClockFreq+0x40>
 8003e10:	2b08      	cmp	r3, #8
 8003e12:	f200 80a1 	bhi.w	8003f58 <HAL_RCC_GetSysClockFreq+0x16c>
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d002      	beq.n	8003e20 <HAL_RCC_GetSysClockFreq+0x34>
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	d003      	beq.n	8003e26 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e1e:	e09b      	b.n	8003f58 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e20:	4b53      	ldr	r3, [pc, #332]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e22:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e24:	e09b      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e26:	4b53      	ldr	r3, [pc, #332]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e28:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e2a:	e098      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e2c:	4b4f      	ldr	r3, [pc, #316]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e34:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e36:	4b4d      	ldr	r3, [pc, #308]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d028      	beq.n	8003e94 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e42:	4b4a      	ldr	r3, [pc, #296]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	099b      	lsrs	r3, r3, #6
 8003e48:	2200      	movs	r2, #0
 8003e4a:	623b      	str	r3, [r7, #32]
 8003e4c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003e4e:	6a3b      	ldr	r3, [r7, #32]
 8003e50:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003e54:	2100      	movs	r1, #0
 8003e56:	4b47      	ldr	r3, [pc, #284]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e58:	fb03 f201 	mul.w	r2, r3, r1
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	fb00 f303 	mul.w	r3, r0, r3
 8003e62:	4413      	add	r3, r2
 8003e64:	4a43      	ldr	r2, [pc, #268]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e66:	fba0 1202 	umull	r1, r2, r0, r2
 8003e6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e6c:	460a      	mov	r2, r1
 8003e6e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003e70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e72:	4413      	add	r3, r2
 8003e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e78:	2200      	movs	r2, #0
 8003e7a:	61bb      	str	r3, [r7, #24]
 8003e7c:	61fa      	str	r2, [r7, #28]
 8003e7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e82:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003e86:	f7fc fc17 	bl	80006b8 <__aeabi_uldivmod>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	4613      	mov	r3, r2
 8003e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e92:	e053      	b.n	8003f3c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e94:	4b35      	ldr	r3, [pc, #212]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	099b      	lsrs	r3, r3, #6
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	613b      	str	r3, [r7, #16]
 8003e9e:	617a      	str	r2, [r7, #20]
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003ea6:	f04f 0b00 	mov.w	fp, #0
 8003eaa:	4652      	mov	r2, sl
 8003eac:	465b      	mov	r3, fp
 8003eae:	f04f 0000 	mov.w	r0, #0
 8003eb2:	f04f 0100 	mov.w	r1, #0
 8003eb6:	0159      	lsls	r1, r3, #5
 8003eb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ebc:	0150      	lsls	r0, r2, #5
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	ebb2 080a 	subs.w	r8, r2, sl
 8003ec6:	eb63 090b 	sbc.w	r9, r3, fp
 8003eca:	f04f 0200 	mov.w	r2, #0
 8003ece:	f04f 0300 	mov.w	r3, #0
 8003ed2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003ed6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003eda:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003ede:	ebb2 0408 	subs.w	r4, r2, r8
 8003ee2:	eb63 0509 	sbc.w	r5, r3, r9
 8003ee6:	f04f 0200 	mov.w	r2, #0
 8003eea:	f04f 0300 	mov.w	r3, #0
 8003eee:	00eb      	lsls	r3, r5, #3
 8003ef0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ef4:	00e2      	lsls	r2, r4, #3
 8003ef6:	4614      	mov	r4, r2
 8003ef8:	461d      	mov	r5, r3
 8003efa:	eb14 030a 	adds.w	r3, r4, sl
 8003efe:	603b      	str	r3, [r7, #0]
 8003f00:	eb45 030b 	adc.w	r3, r5, fp
 8003f04:	607b      	str	r3, [r7, #4]
 8003f06:	f04f 0200 	mov.w	r2, #0
 8003f0a:	f04f 0300 	mov.w	r3, #0
 8003f0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f12:	4629      	mov	r1, r5
 8003f14:	028b      	lsls	r3, r1, #10
 8003f16:	4621      	mov	r1, r4
 8003f18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f1c:	4621      	mov	r1, r4
 8003f1e:	028a      	lsls	r2, r1, #10
 8003f20:	4610      	mov	r0, r2
 8003f22:	4619      	mov	r1, r3
 8003f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f26:	2200      	movs	r2, #0
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	60fa      	str	r2, [r7, #12]
 8003f2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f30:	f7fc fbc2 	bl	80006b8 <__aeabi_uldivmod>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4613      	mov	r3, r2
 8003f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x180>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	0c1b      	lsrs	r3, r3, #16
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	3301      	adds	r3, #1
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003f4c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f54:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f56:	e002      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f58:	4b05      	ldr	r3, [pc, #20]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x184>)
 8003f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3740      	adds	r7, #64	@ 0x40
 8003f64:	46bd      	mov	sp, r7
 8003f66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40023800 	.word	0x40023800
 8003f70:	00f42400 	.word	0x00f42400
 8003f74:	00b71b00 	.word	0x00b71b00

08003f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f7c:	4b03      	ldr	r3, [pc, #12]	@ (8003f8c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	20000000 	.word	0x20000000

08003f90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f94:	f7ff fff0 	bl	8003f78 <HAL_RCC_GetHCLKFreq>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	4b05      	ldr	r3, [pc, #20]	@ (8003fb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	0a9b      	lsrs	r3, r3, #10
 8003fa0:	f003 0307 	and.w	r3, r3, #7
 8003fa4:	4903      	ldr	r1, [pc, #12]	@ (8003fb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fa6:	5ccb      	ldrb	r3, [r1, r3]
 8003fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	08008f2c 	.word	0x08008f2c

08003fb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fbc:	f7ff ffdc 	bl	8003f78 <HAL_RCC_GetHCLKFreq>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	4b05      	ldr	r3, [pc, #20]	@ (8003fd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	0b5b      	lsrs	r3, r3, #13
 8003fc8:	f003 0307 	and.w	r3, r3, #7
 8003fcc:	4903      	ldr	r1, [pc, #12]	@ (8003fdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fce:	5ccb      	ldrb	r3, [r1, r3]
 8003fd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40023800 	.word	0x40023800
 8003fdc:	08008f2c 	.word	0x08008f2c

08003fe0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e041      	b.n	8004076 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d106      	bne.n	800400c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fd fa20 	bl	800144c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	3304      	adds	r3, #4
 800401c:	4619      	mov	r1, r3
 800401e:	4610      	mov	r0, r2
 8004020:	f000 f82e 	bl	8004080 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
	...

08004080 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a43      	ldr	r2, [pc, #268]	@ (80041a0 <TIM_Base_SetConfig+0x120>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d013      	beq.n	80040c0 <TIM_Base_SetConfig+0x40>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800409e:	d00f      	beq.n	80040c0 <TIM_Base_SetConfig+0x40>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a40      	ldr	r2, [pc, #256]	@ (80041a4 <TIM_Base_SetConfig+0x124>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d00b      	beq.n	80040c0 <TIM_Base_SetConfig+0x40>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a3f      	ldr	r2, [pc, #252]	@ (80041a8 <TIM_Base_SetConfig+0x128>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d007      	beq.n	80040c0 <TIM_Base_SetConfig+0x40>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a3e      	ldr	r2, [pc, #248]	@ (80041ac <TIM_Base_SetConfig+0x12c>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d003      	beq.n	80040c0 <TIM_Base_SetConfig+0x40>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a3d      	ldr	r2, [pc, #244]	@ (80041b0 <TIM_Base_SetConfig+0x130>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d108      	bne.n	80040d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a32      	ldr	r2, [pc, #200]	@ (80041a0 <TIM_Base_SetConfig+0x120>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d02b      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040e0:	d027      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a2f      	ldr	r2, [pc, #188]	@ (80041a4 <TIM_Base_SetConfig+0x124>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d023      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a2e      	ldr	r2, [pc, #184]	@ (80041a8 <TIM_Base_SetConfig+0x128>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d01f      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a2d      	ldr	r2, [pc, #180]	@ (80041ac <TIM_Base_SetConfig+0x12c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d01b      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a2c      	ldr	r2, [pc, #176]	@ (80041b0 <TIM_Base_SetConfig+0x130>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d017      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a2b      	ldr	r2, [pc, #172]	@ (80041b4 <TIM_Base_SetConfig+0x134>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d013      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a2a      	ldr	r2, [pc, #168]	@ (80041b8 <TIM_Base_SetConfig+0x138>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d00f      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a29      	ldr	r2, [pc, #164]	@ (80041bc <TIM_Base_SetConfig+0x13c>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d00b      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a28      	ldr	r2, [pc, #160]	@ (80041c0 <TIM_Base_SetConfig+0x140>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d007      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a27      	ldr	r2, [pc, #156]	@ (80041c4 <TIM_Base_SetConfig+0x144>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d003      	beq.n	8004132 <TIM_Base_SetConfig+0xb2>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a26      	ldr	r2, [pc, #152]	@ (80041c8 <TIM_Base_SetConfig+0x148>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d108      	bne.n	8004144 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004138:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	4313      	orrs	r3, r2
 8004142:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	4313      	orrs	r3, r2
 8004150:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	689a      	ldr	r2, [r3, #8]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a0e      	ldr	r2, [pc, #56]	@ (80041a0 <TIM_Base_SetConfig+0x120>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d003      	beq.n	8004172 <TIM_Base_SetConfig+0xf2>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a10      	ldr	r2, [pc, #64]	@ (80041b0 <TIM_Base_SetConfig+0x130>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d103      	bne.n	800417a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	691a      	ldr	r2, [r3, #16]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f043 0204 	orr.w	r2, r3, #4
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	601a      	str	r2, [r3, #0]
}
 8004192:	bf00      	nop
 8004194:	3714      	adds	r7, #20
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	40010000 	.word	0x40010000
 80041a4:	40000400 	.word	0x40000400
 80041a8:	40000800 	.word	0x40000800
 80041ac:	40000c00 	.word	0x40000c00
 80041b0:	40010400 	.word	0x40010400
 80041b4:	40014000 	.word	0x40014000
 80041b8:	40014400 	.word	0x40014400
 80041bc:	40014800 	.word	0x40014800
 80041c0:	40001800 	.word	0x40001800
 80041c4:	40001c00 	.word	0x40001c00
 80041c8:	40002000 	.word	0x40002000

080041cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e042      	b.n	8004264 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d106      	bne.n	80041f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7fd f94c 	bl	8001490 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2224      	movs	r2, #36	@ 0x24
 80041fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68da      	ldr	r2, [r3, #12]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800420e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f000 ff95 	bl	8005140 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	691a      	ldr	r2, [r3, #16]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004224:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695a      	ldr	r2, [r3, #20]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004234:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68da      	ldr	r2, [r3, #12]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004244:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2220      	movs	r2, #32
 8004250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2220      	movs	r2, #32
 8004258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3708      	adds	r7, #8
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b08c      	sub	sp, #48	@ 0x30
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	4613      	mov	r3, r2
 8004278:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b20      	cmp	r3, #32
 8004284:	d162      	bne.n	800434c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d002      	beq.n	8004292 <HAL_UART_Transmit_DMA+0x26>
 800428c:	88fb      	ldrh	r3, [r7, #6]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e05b      	b.n	800434e <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8004296:	68ba      	ldr	r2, [r7, #8]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	88fa      	ldrh	r2, [r7, #6]
 80042a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	88fa      	ldrh	r2, [r7, #6]
 80042a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2221      	movs	r2, #33	@ 0x21
 80042b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ba:	4a27      	ldr	r2, [pc, #156]	@ (8004358 <HAL_UART_Transmit_DMA+0xec>)
 80042bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c2:	4a26      	ldr	r2, [pc, #152]	@ (800435c <HAL_UART_Transmit_DMA+0xf0>)
 80042c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ca:	4a25      	ldr	r2, [pc, #148]	@ (8004360 <HAL_UART_Transmit_DMA+0xf4>)
 80042cc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d2:	2200      	movs	r2, #0
 80042d4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80042d6:	f107 0308 	add.w	r3, r7, #8
 80042da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80042e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042e2:	6819      	ldr	r1, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3304      	adds	r3, #4
 80042ea:	461a      	mov	r2, r3
 80042ec:	88fb      	ldrh	r3, [r7, #6]
 80042ee:	f7fe fcb4 	bl	8002c5a <HAL_DMA_Start_IT>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d008      	beq.n	800430a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2210      	movs	r2, #16
 80042fc:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2220      	movs	r2, #32
 8004302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e021      	b.n	800434e <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004312:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	3314      	adds	r3, #20
 800431a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	e853 3f00 	ldrex	r3, [r3]
 8004322:	617b      	str	r3, [r7, #20]
   return(result);
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800432a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	3314      	adds	r3, #20
 8004332:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004334:	627a      	str	r2, [r7, #36]	@ 0x24
 8004336:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004338:	6a39      	ldr	r1, [r7, #32]
 800433a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800433c:	e841 2300 	strex	r3, r2, [r1]
 8004340:	61fb      	str	r3, [r7, #28]
   return(result);
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1e5      	bne.n	8004314 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	e000      	b.n	800434e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 800434c:	2302      	movs	r3, #2
  }
}
 800434e:	4618      	mov	r0, r3
 8004350:	3730      	adds	r7, #48	@ 0x30
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	080049bd 	.word	0x080049bd
 800435c:	08004a57 	.word	0x08004a57
 8004360:	08004bdb 	.word	0x08004bdb

08004364 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b08c      	sub	sp, #48	@ 0x30
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	4613      	mov	r3, r2
 8004370:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b20      	cmp	r3, #32
 800437c:	d146      	bne.n	800440c <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d002      	beq.n	800438a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004384:	88fb      	ldrh	r3, [r7, #6]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e03f      	b.n	800440e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2201      	movs	r2, #1
 8004392:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800439a:	88fb      	ldrh	r3, [r7, #6]
 800439c:	461a      	mov	r2, r3
 800439e:	68b9      	ldr	r1, [r7, #8]
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 fc65 	bl	8004c70 <UART_Start_Receive_DMA>
 80043a6:	4603      	mov	r3, r0
 80043a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d125      	bne.n	8004400 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043b4:	2300      	movs	r3, #0
 80043b6:	613b      	str	r3, [r7, #16]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	613b      	str	r3, [r7, #16]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	613b      	str	r3, [r7, #16]
 80043c8:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	330c      	adds	r3, #12
 80043d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	e853 3f00 	ldrex	r3, [r3]
 80043d8:	617b      	str	r3, [r7, #20]
   return(result);
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	f043 0310 	orr.w	r3, r3, #16
 80043e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	330c      	adds	r3, #12
 80043e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80043ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ee:	6a39      	ldr	r1, [r7, #32]
 80043f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043f2:	e841 2300 	strex	r3, r2, [r1]
 80043f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1e5      	bne.n	80043ca <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80043fe:	e002      	b.n	8004406 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8004406:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800440a:	e000      	b.n	800440e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800440c:	2302      	movs	r3, #2
  }
}
 800440e:	4618      	mov	r0, r3
 8004410:	3730      	adds	r7, #48	@ 0x30
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
	...

08004418 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b0ba      	sub	sp, #232	@ 0xe8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800443e:	2300      	movs	r3, #0
 8004440:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004444:	2300      	movs	r3, #0
 8004446:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800444a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800444e:	f003 030f 	and.w	r3, r3, #15
 8004452:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004456:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10f      	bne.n	800447e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800445e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004462:	f003 0320 	and.w	r3, r3, #32
 8004466:	2b00      	cmp	r3, #0
 8004468:	d009      	beq.n	800447e <HAL_UART_IRQHandler+0x66>
 800446a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b00      	cmp	r3, #0
 8004474:	d003      	beq.n	800447e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fda4 	bl	8004fc4 <UART_Receive_IT>
      return;
 800447c:	e273      	b.n	8004966 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800447e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 80de 	beq.w	8004644 <HAL_UART_IRQHandler+0x22c>
 8004488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800448c:	f003 0301 	and.w	r3, r3, #1
 8004490:	2b00      	cmp	r3, #0
 8004492:	d106      	bne.n	80044a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004498:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 80d1 	beq.w	8004644 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80044a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00b      	beq.n	80044c6 <HAL_UART_IRQHandler+0xae>
 80044ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044be:	f043 0201 	orr.w	r2, r3, #1
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ca:	f003 0304 	and.w	r3, r3, #4
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00b      	beq.n	80044ea <HAL_UART_IRQHandler+0xd2>
 80044d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d005      	beq.n	80044ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e2:	f043 0202 	orr.w	r2, r3, #2
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00b      	beq.n	800450e <HAL_UART_IRQHandler+0xf6>
 80044f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d005      	beq.n	800450e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004506:	f043 0204 	orr.w	r2, r3, #4
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800450e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b00      	cmp	r3, #0
 8004518:	d011      	beq.n	800453e <HAL_UART_IRQHandler+0x126>
 800451a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800451e:	f003 0320 	and.w	r3, r3, #32
 8004522:	2b00      	cmp	r3, #0
 8004524:	d105      	bne.n	8004532 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	2b00      	cmp	r3, #0
 8004530:	d005      	beq.n	800453e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004536:	f043 0208 	orr.w	r2, r3, #8
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004542:	2b00      	cmp	r3, #0
 8004544:	f000 820a 	beq.w	800495c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800454c:	f003 0320 	and.w	r3, r3, #32
 8004550:	2b00      	cmp	r3, #0
 8004552:	d008      	beq.n	8004566 <HAL_UART_IRQHandler+0x14e>
 8004554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004558:	f003 0320 	and.w	r3, r3, #32
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 fd2f 	bl	8004fc4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004570:	2b40      	cmp	r3, #64	@ 0x40
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d103      	bne.n	8004592 <HAL_UART_IRQHandler+0x17a>
 800458a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800458e:	2b00      	cmp	r3, #0
 8004590:	d04f      	beq.n	8004632 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fc3a 	bl	8004e0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a2:	2b40      	cmp	r3, #64	@ 0x40
 80045a4:	d141      	bne.n	800462a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	3314      	adds	r3, #20
 80045ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80045b4:	e853 3f00 	ldrex	r3, [r3]
 80045b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80045bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80045c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	3314      	adds	r3, #20
 80045ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80045d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80045d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80045de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80045e2:	e841 2300 	strex	r3, r2, [r1]
 80045e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80045ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1d9      	bne.n	80045a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d013      	beq.n	8004622 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045fe:	4a8a      	ldr	r2, [pc, #552]	@ (8004828 <HAL_UART_IRQHandler+0x410>)
 8004600:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004606:	4618      	mov	r0, r3
 8004608:	f7fe fbef 	bl	8002dea <HAL_DMA_Abort_IT>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d016      	beq.n	8004640 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800461c:	4610      	mov	r0, r2
 800461e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004620:	e00e      	b.n	8004640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f9c0 	bl	80049a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004628:	e00a      	b.n	8004640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f9bc 	bl	80049a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004630:	e006      	b.n	8004640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f9b8 	bl	80049a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800463e:	e18d      	b.n	800495c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004640:	bf00      	nop
    return;
 8004642:	e18b      	b.n	800495c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004648:	2b01      	cmp	r3, #1
 800464a:	f040 8167 	bne.w	800491c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800464e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004652:	f003 0310 	and.w	r3, r3, #16
 8004656:	2b00      	cmp	r3, #0
 8004658:	f000 8160 	beq.w	800491c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800465c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004660:	f003 0310 	and.w	r3, r3, #16
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 8159 	beq.w	800491c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800466a:	2300      	movs	r3, #0
 800466c:	60bb      	str	r3, [r7, #8]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	60bb      	str	r3, [r7, #8]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	60bb      	str	r3, [r7, #8]
 800467e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800468a:	2b40      	cmp	r3, #64	@ 0x40
 800468c:	f040 80ce 	bne.w	800482c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800469c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f000 80a9 	beq.w	80047f8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80046aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046ae:	429a      	cmp	r2, r3
 80046b0:	f080 80a2 	bcs.w	80047f8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046c6:	f000 8088 	beq.w	80047da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	330c      	adds	r3, #12
 80046d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80046d8:	e853 3f00 	ldrex	r3, [r3]
 80046dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80046e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	330c      	adds	r3, #12
 80046f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80046f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80046fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004702:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004706:	e841 2300 	strex	r3, r2, [r1]
 800470a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800470e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1d9      	bne.n	80046ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	3314      	adds	r3, #20
 800471c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004720:	e853 3f00 	ldrex	r3, [r3]
 8004724:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004726:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004728:	f023 0301 	bic.w	r3, r3, #1
 800472c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	3314      	adds	r3, #20
 8004736:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800473a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800473e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004740:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004742:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004746:	e841 2300 	strex	r3, r2, [r1]
 800474a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800474c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1e1      	bne.n	8004716 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	3314      	adds	r3, #20
 8004758:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800475c:	e853 3f00 	ldrex	r3, [r3]
 8004760:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004762:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004764:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004768:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	3314      	adds	r3, #20
 8004772:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004776:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004778:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800477c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800477e:	e841 2300 	strex	r3, r2, [r1]
 8004782:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004784:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1e3      	bne.n	8004752 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2220      	movs	r2, #32
 800478e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	330c      	adds	r3, #12
 800479e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047a2:	e853 3f00 	ldrex	r3, [r3]
 80047a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80047a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047aa:	f023 0310 	bic.w	r3, r3, #16
 80047ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	330c      	adds	r3, #12
 80047b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80047bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80047be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80047c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80047c4:	e841 2300 	strex	r3, r2, [r1]
 80047c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80047ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1e3      	bne.n	8004798 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7fe fa98 	bl	8002d0a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2202      	movs	r2, #2
 80047de:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	4619      	mov	r1, r3
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f002 fe83 	bl	80074fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80047f6:	e0b3      	b.n	8004960 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004800:	429a      	cmp	r2, r3
 8004802:	f040 80ad 	bne.w	8004960 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004810:	f040 80a6 	bne.w	8004960 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800481e:	4619      	mov	r1, r3
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f002 fe6b 	bl	80074fc <HAL_UARTEx_RxEventCallback>
      return;
 8004826:	e09b      	b.n	8004960 <HAL_UART_IRQHandler+0x548>
 8004828:	08004ed3 	.word	0x08004ed3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004834:	b29b      	uxth	r3, r3
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004840:	b29b      	uxth	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	f000 808e 	beq.w	8004964 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004848:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800484c:	2b00      	cmp	r3, #0
 800484e:	f000 8089 	beq.w	8004964 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	330c      	adds	r3, #12
 8004858:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800485a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800485c:	e853 3f00 	ldrex	r3, [r3]
 8004860:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004864:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004868:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	330c      	adds	r3, #12
 8004872:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004876:	647a      	str	r2, [r7, #68]	@ 0x44
 8004878:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800487a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800487c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800487e:	e841 2300 	strex	r3, r2, [r1]
 8004882:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004884:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1e3      	bne.n	8004852 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	3314      	adds	r3, #20
 8004890:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004894:	e853 3f00 	ldrex	r3, [r3]
 8004898:	623b      	str	r3, [r7, #32]
   return(result);
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	f023 0301 	bic.w	r3, r3, #1
 80048a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	3314      	adds	r3, #20
 80048aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80048ae:	633a      	str	r2, [r7, #48]	@ 0x30
 80048b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80048b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048b6:	e841 2300 	strex	r3, r2, [r1]
 80048ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80048bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d1e3      	bne.n	800488a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	330c      	adds	r3, #12
 80048d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	e853 3f00 	ldrex	r3, [r3]
 80048de:	60fb      	str	r3, [r7, #12]
   return(result);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f023 0310 	bic.w	r3, r3, #16
 80048e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	330c      	adds	r3, #12
 80048f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80048f4:	61fa      	str	r2, [r7, #28]
 80048f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f8:	69b9      	ldr	r1, [r7, #24]
 80048fa:	69fa      	ldr	r2, [r7, #28]
 80048fc:	e841 2300 	strex	r3, r2, [r1]
 8004900:	617b      	str	r3, [r7, #20]
   return(result);
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1e3      	bne.n	80048d0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800490e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004912:	4619      	mov	r1, r3
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f002 fdf1 	bl	80074fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800491a:	e023      	b.n	8004964 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800491c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004924:	2b00      	cmp	r3, #0
 8004926:	d009      	beq.n	800493c <HAL_UART_IRQHandler+0x524>
 8004928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800492c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 fadd 	bl	8004ef4 <UART_Transmit_IT>
    return;
 800493a:	e014      	b.n	8004966 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800493c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00e      	beq.n	8004966 <HAL_UART_IRQHandler+0x54e>
 8004948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800494c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004950:	2b00      	cmp	r3, #0
 8004952:	d008      	beq.n	8004966 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f000 fb1d 	bl	8004f94 <UART_EndTransmit_IT>
    return;
 800495a:	e004      	b.n	8004966 <HAL_UART_IRQHandler+0x54e>
    return;
 800495c:	bf00      	nop
 800495e:	e002      	b.n	8004966 <HAL_UART_IRQHandler+0x54e>
      return;
 8004960:	bf00      	nop
 8004962:	e000      	b.n	8004966 <HAL_UART_IRQHandler+0x54e>
      return;
 8004964:	bf00      	nop
  }
}
 8004966:	37e8      	adds	r7, #232	@ 0xe8
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b090      	sub	sp, #64	@ 0x40
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d137      	bne.n	8004a48 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80049d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049da:	2200      	movs	r2, #0
 80049dc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80049de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	3314      	adds	r3, #20
 80049e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e8:	e853 3f00 	ldrex	r3, [r3]
 80049ec:	623b      	str	r3, [r7, #32]
   return(result);
 80049ee:	6a3b      	ldr	r3, [r7, #32]
 80049f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	3314      	adds	r3, #20
 80049fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80049fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8004a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a06:	e841 2300 	strex	r3, r2, [r1]
 8004a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1e5      	bne.n	80049de <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	330c      	adds	r3, #12
 8004a18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	e853 3f00 	ldrex	r3, [r3]
 8004a20:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	330c      	adds	r3, #12
 8004a30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004a32:	61fa      	str	r2, [r7, #28]
 8004a34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a36:	69b9      	ldr	r1, [r7, #24]
 8004a38:	69fa      	ldr	r2, [r7, #28]
 8004a3a:	e841 2300 	strex	r3, r2, [r1]
 8004a3e:	617b      	str	r3, [r7, #20]
   return(result);
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1e5      	bne.n	8004a12 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004a46:	e002      	b.n	8004a4e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004a48:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004a4a:	f002 fd19 	bl	8007480 <HAL_UART_TxCpltCallback>
}
 8004a4e:	bf00      	nop
 8004a50:	3740      	adds	r7, #64	@ 0x40
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b084      	sub	sp, #16
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a62:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f7ff ff81 	bl	800496c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a6a:	bf00      	nop
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b09c      	sub	sp, #112	@ 0x70
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a7e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d172      	bne.n	8004b74 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a90:	2200      	movs	r2, #0
 8004a92:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	330c      	adds	r3, #12
 8004a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a9e:	e853 3f00 	ldrex	r3, [r3]
 8004aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004aa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004aa6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004aaa:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	330c      	adds	r3, #12
 8004ab2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004ab4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004ab6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004aba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004abc:	e841 2300 	strex	r3, r2, [r1]
 8004ac0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ac2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1e5      	bne.n	8004a94 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	3314      	adds	r3, #20
 8004ace:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad2:	e853 3f00 	ldrex	r3, [r3]
 8004ad6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ada:	f023 0301 	bic.w	r3, r3, #1
 8004ade:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ae0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	3314      	adds	r3, #20
 8004ae6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004ae8:	647a      	str	r2, [r7, #68]	@ 0x44
 8004aea:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004aee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004af0:	e841 2300 	strex	r3, r2, [r1]
 8004af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004af6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1e5      	bne.n	8004ac8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004afc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	3314      	adds	r3, #20
 8004b02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b06:	e853 3f00 	ldrex	r3, [r3]
 8004b0a:	623b      	str	r3, [r7, #32]
   return(result);
 8004b0c:	6a3b      	ldr	r3, [r7, #32]
 8004b0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b12:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3314      	adds	r3, #20
 8004b1a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004b1c:	633a      	str	r2, [r7, #48]	@ 0x30
 8004b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b24:	e841 2300 	strex	r3, r2, [r1]
 8004b28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1e5      	bne.n	8004afc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d119      	bne.n	8004b74 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	330c      	adds	r3, #12
 8004b46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	e853 3f00 	ldrex	r3, [r3]
 8004b4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f023 0310 	bic.w	r3, r3, #16
 8004b56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	330c      	adds	r3, #12
 8004b5e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004b60:	61fa      	str	r2, [r7, #28]
 8004b62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b64:	69b9      	ldr	r1, [r7, #24]
 8004b66:	69fa      	ldr	r2, [r7, #28]
 8004b68:	e841 2300 	strex	r3, r2, [r1]
 8004b6c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1e5      	bne.n	8004b40 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b76:	2200      	movs	r2, #0
 8004b78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d106      	bne.n	8004b90 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b86:	4619      	mov	r1, r3
 8004b88:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004b8a:	f002 fcb7 	bl	80074fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b8e:	e002      	b.n	8004b96 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004b90:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004b92:	f7ff fef5 	bl	8004980 <HAL_UART_RxCpltCallback>
}
 8004b96:	bf00      	nop
 8004b98:	3770      	adds	r7, #112	@ 0x70
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b084      	sub	sp, #16
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004baa:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d108      	bne.n	8004bcc <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004bbe:	085b      	lsrs	r3, r3, #1
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	68f8      	ldr	r0, [r7, #12]
 8004bc6:	f002 fc99 	bl	80074fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004bca:	e002      	b.n	8004bd2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004bcc:	68f8      	ldr	r0, [r7, #12]
 8004bce:	f7ff fee1 	bl	8004994 <HAL_UART_RxHalfCpltCallback>
}
 8004bd2:	bf00      	nop
 8004bd4:	3710      	adds	r7, #16
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bda:	b580      	push	{r7, lr}
 8004bdc:	b084      	sub	sp, #16
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004be2:	2300      	movs	r3, #0
 8004be4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bea:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bf6:	2b80      	cmp	r3, #128	@ 0x80
 8004bf8:	bf0c      	ite	eq
 8004bfa:	2301      	moveq	r3, #1
 8004bfc:	2300      	movne	r3, #0
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b21      	cmp	r3, #33	@ 0x21
 8004c0c:	d108      	bne.n	8004c20 <UART_DMAError+0x46>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d005      	beq.n	8004c20 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2200      	movs	r2, #0
 8004c18:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004c1a:	68b8      	ldr	r0, [r7, #8]
 8004c1c:	f000 f8ce 	bl	8004dbc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c2a:	2b40      	cmp	r3, #64	@ 0x40
 8004c2c:	bf0c      	ite	eq
 8004c2e:	2301      	moveq	r3, #1
 8004c30:	2300      	movne	r3, #0
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b22      	cmp	r3, #34	@ 0x22
 8004c40:	d108      	bne.n	8004c54 <UART_DMAError+0x7a>
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d005      	beq.n	8004c54 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004c4e:	68b8      	ldr	r0, [r7, #8]
 8004c50:	f000 f8dc 	bl	8004e0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c58:	f043 0210 	orr.w	r2, r3, #16
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c60:	68b8      	ldr	r0, [r7, #8]
 8004c62:	f7ff fea1 	bl	80049a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c66:	bf00      	nop
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
	...

08004c70 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b098      	sub	sp, #96	@ 0x60
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004c7e:	68ba      	ldr	r2, [r7, #8]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	88fa      	ldrh	r2, [r7, #6]
 8004c88:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2222      	movs	r2, #34	@ 0x22
 8004c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c9c:	4a44      	ldr	r2, [pc, #272]	@ (8004db0 <UART_Start_Receive_DMA+0x140>)
 8004c9e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ca4:	4a43      	ldr	r2, [pc, #268]	@ (8004db4 <UART_Start_Receive_DMA+0x144>)
 8004ca6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cac:	4a42      	ldr	r2, [pc, #264]	@ (8004db8 <UART_Start_Receive_DMA+0x148>)
 8004cae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004cb8:	f107 0308 	add.w	r3, r7, #8
 8004cbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	3304      	adds	r3, #4
 8004cc8:	4619      	mov	r1, r3
 8004cca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	88fb      	ldrh	r3, [r7, #6]
 8004cd0:	f7fd ffc3 	bl	8002c5a <HAL_DMA_Start_IT>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d008      	beq.n	8004cec <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2210      	movs	r2, #16
 8004cde:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e05d      	b.n	8004da8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004cec:	2300      	movs	r3, #0
 8004cee:	613b      	str	r3, [r7, #16]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	613b      	str	r3, [r7, #16]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	613b      	str	r3, [r7, #16]
 8004d00:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d019      	beq.n	8004d3e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	330c      	adds	r3, #12
 8004d10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d14:	e853 3f00 	ldrex	r3, [r3]
 8004d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d20:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	330c      	adds	r3, #12
 8004d28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d2a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004d30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d32:	e841 2300 	strex	r3, r2, [r1]
 8004d36:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004d38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d1e5      	bne.n	8004d0a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	3314      	adds	r3, #20
 8004d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d48:	e853 3f00 	ldrex	r3, [r3]
 8004d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d50:	f043 0301 	orr.w	r3, r3, #1
 8004d54:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	3314      	adds	r3, #20
 8004d5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d5e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004d60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d62:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004d64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004d66:	e841 2300 	strex	r3, r2, [r1]
 8004d6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1e5      	bne.n	8004d3e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	3314      	adds	r3, #20
 8004d78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	e853 3f00 	ldrex	r3, [r3]
 8004d80:	617b      	str	r3, [r7, #20]
   return(result);
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d88:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	3314      	adds	r3, #20
 8004d90:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004d92:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d96:	6a39      	ldr	r1, [r7, #32]
 8004d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d9a:	e841 2300 	strex	r3, r2, [r1]
 8004d9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1e5      	bne.n	8004d72 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3760      	adds	r7, #96	@ 0x60
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	08004a73 	.word	0x08004a73
 8004db4:	08004b9f 	.word	0x08004b9f
 8004db8:	08004bdb 	.word	0x08004bdb

08004dbc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b089      	sub	sp, #36	@ 0x24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	330c      	adds	r3, #12
 8004dca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	e853 3f00 	ldrex	r3, [r3]
 8004dd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004dda:	61fb      	str	r3, [r7, #28]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	330c      	adds	r3, #12
 8004de2:	69fa      	ldr	r2, [r7, #28]
 8004de4:	61ba      	str	r2, [r7, #24]
 8004de6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de8:	6979      	ldr	r1, [r7, #20]
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	e841 2300 	strex	r3, r2, [r1]
 8004df0:	613b      	str	r3, [r7, #16]
   return(result);
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1e5      	bne.n	8004dc4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2220      	movs	r2, #32
 8004dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004e00:	bf00      	nop
 8004e02:	3724      	adds	r7, #36	@ 0x24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b095      	sub	sp, #84	@ 0x54
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	330c      	adds	r3, #12
 8004e1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e1e:	e853 3f00 	ldrex	r3, [r3]
 8004e22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	330c      	adds	r3, #12
 8004e32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e34:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e3c:	e841 2300 	strex	r3, r2, [r1]
 8004e40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1e5      	bne.n	8004e14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	3314      	adds	r3, #20
 8004e4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e50:	6a3b      	ldr	r3, [r7, #32]
 8004e52:	e853 3f00 	ldrex	r3, [r3]
 8004e56:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	f023 0301 	bic.w	r3, r3, #1
 8004e5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	3314      	adds	r3, #20
 8004e66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e70:	e841 2300 	strex	r3, r2, [r1]
 8004e74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1e5      	bne.n	8004e48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d119      	bne.n	8004eb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	330c      	adds	r3, #12
 8004e8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	e853 3f00 	ldrex	r3, [r3]
 8004e92:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f023 0310 	bic.w	r3, r3, #16
 8004e9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	330c      	adds	r3, #12
 8004ea2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ea4:	61ba      	str	r2, [r7, #24]
 8004ea6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea8:	6979      	ldr	r1, [r7, #20]
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	e841 2300 	strex	r3, r2, [r1]
 8004eb0:	613b      	str	r3, [r7, #16]
   return(result);
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1e5      	bne.n	8004e84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ec6:	bf00      	nop
 8004ec8:	3754      	adds	r7, #84	@ 0x54
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr

08004ed2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b084      	sub	sp, #16
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ede:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f7ff fd5e 	bl	80049a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004eec:	bf00      	nop
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	2b21      	cmp	r3, #33	@ 0x21
 8004f06:	d13e      	bne.n	8004f86 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f10:	d114      	bne.n	8004f3c <UART_Transmit_IT+0x48>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d110      	bne.n	8004f3c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	881b      	ldrh	r3, [r3, #0]
 8004f24:	461a      	mov	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f2e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	1c9a      	adds	r2, r3, #2
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	621a      	str	r2, [r3, #32]
 8004f3a:	e008      	b.n	8004f4e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	1c59      	adds	r1, r3, #1
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	6211      	str	r1, [r2, #32]
 8004f46:	781a      	ldrb	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	3b01      	subs	r3, #1
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10f      	bne.n	8004f82 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68da      	ldr	r2, [r3, #12]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f70:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68da      	ldr	r2, [r3, #12]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f80:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f82:	2300      	movs	r3, #0
 8004f84:	e000      	b.n	8004f88 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f86:	2302      	movs	r3, #2
  }
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3714      	adds	r7, #20
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68da      	ldr	r2, [r3, #12]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004faa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f002 fa63 	bl	8007480 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3708      	adds	r7, #8
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b08c      	sub	sp, #48	@ 0x30
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b22      	cmp	r3, #34	@ 0x22
 8004fde:	f040 80aa 	bne.w	8005136 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fea:	d115      	bne.n	8005018 <UART_Receive_IT+0x54>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d111      	bne.n	8005018 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	b29b      	uxth	r3, r3
 8005002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005006:	b29a      	uxth	r2, r3
 8005008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005010:	1c9a      	adds	r2, r3, #2
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	629a      	str	r2, [r3, #40]	@ 0x28
 8005016:	e024      	b.n	8005062 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005026:	d007      	beq.n	8005038 <UART_Receive_IT+0x74>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10a      	bne.n	8005046 <UART_Receive_IT+0x82>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	691b      	ldr	r3, [r3, #16]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d106      	bne.n	8005046 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	b2da      	uxtb	r2, r3
 8005040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005042:	701a      	strb	r2, [r3, #0]
 8005044:	e008      	b.n	8005058 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	b2db      	uxtb	r3, r3
 800504e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005052:	b2da      	uxtb	r2, r3
 8005054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005056:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800505c:	1c5a      	adds	r2, r3, #1
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b01      	subs	r3, #1
 800506a:	b29b      	uxth	r3, r3
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	4619      	mov	r1, r3
 8005070:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005072:	2b00      	cmp	r3, #0
 8005074:	d15d      	bne.n	8005132 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68da      	ldr	r2, [r3, #12]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f022 0220 	bic.w	r2, r2, #32
 8005084:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68da      	ldr	r2, [r3, #12]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005094:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	695a      	ldr	r2, [r3, #20]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f022 0201 	bic.w	r2, r2, #1
 80050a4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2220      	movs	r2, #32
 80050aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d135      	bne.n	8005128 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	330c      	adds	r3, #12
 80050c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	e853 3f00 	ldrex	r3, [r3]
 80050d0:	613b      	str	r3, [r7, #16]
   return(result);
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f023 0310 	bic.w	r3, r3, #16
 80050d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	330c      	adds	r3, #12
 80050e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050e2:	623a      	str	r2, [r7, #32]
 80050e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e6:	69f9      	ldr	r1, [r7, #28]
 80050e8:	6a3a      	ldr	r2, [r7, #32]
 80050ea:	e841 2300 	strex	r3, r2, [r1]
 80050ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1e5      	bne.n	80050c2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0310 	and.w	r3, r3, #16
 8005100:	2b10      	cmp	r3, #16
 8005102:	d10a      	bne.n	800511a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005104:	2300      	movs	r3, #0
 8005106:	60fb      	str	r3, [r7, #12]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	60fb      	str	r3, [r7, #12]
 8005118:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800511e:	4619      	mov	r1, r3
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f002 f9eb 	bl	80074fc <HAL_UARTEx_RxEventCallback>
 8005126:	e002      	b.n	800512e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f7ff fc29 	bl	8004980 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	e002      	b.n	8005138 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	e000      	b.n	8005138 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005136:	2302      	movs	r3, #2
  }
}
 8005138:	4618      	mov	r0, r3
 800513a:	3730      	adds	r7, #48	@ 0x30
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005144:	b0c0      	sub	sp, #256	@ 0x100
 8005146:	af00      	add	r7, sp, #0
 8005148:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800514c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800515c:	68d9      	ldr	r1, [r3, #12]
 800515e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	ea40 0301 	orr.w	r3, r0, r1
 8005168:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800516a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800516e:	689a      	ldr	r2, [r3, #8]
 8005170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	431a      	orrs	r2, r3
 8005178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	431a      	orrs	r2, r3
 8005180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	4313      	orrs	r3, r2
 8005188:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800518c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005198:	f021 010c 	bic.w	r1, r1, #12
 800519c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051a6:	430b      	orrs	r3, r1
 80051a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	695b      	ldr	r3, [r3, #20]
 80051b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80051b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ba:	6999      	ldr	r1, [r3, #24]
 80051bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	ea40 0301 	orr.w	r3, r0, r1
 80051c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	4b8f      	ldr	r3, [pc, #572]	@ (800540c <UART_SetConfig+0x2cc>)
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d005      	beq.n	80051e0 <UART_SetConfig+0xa0>
 80051d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	4b8d      	ldr	r3, [pc, #564]	@ (8005410 <UART_SetConfig+0x2d0>)
 80051dc:	429a      	cmp	r2, r3
 80051de:	d104      	bne.n	80051ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051e0:	f7fe feea 	bl	8003fb8 <HAL_RCC_GetPCLK2Freq>
 80051e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80051e8:	e003      	b.n	80051f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051ea:	f7fe fed1 	bl	8003f90 <HAL_RCC_GetPCLK1Freq>
 80051ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f6:	69db      	ldr	r3, [r3, #28]
 80051f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051fc:	f040 810c 	bne.w	8005418 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005200:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005204:	2200      	movs	r2, #0
 8005206:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800520a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800520e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005212:	4622      	mov	r2, r4
 8005214:	462b      	mov	r3, r5
 8005216:	1891      	adds	r1, r2, r2
 8005218:	65b9      	str	r1, [r7, #88]	@ 0x58
 800521a:	415b      	adcs	r3, r3
 800521c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800521e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005222:	4621      	mov	r1, r4
 8005224:	eb12 0801 	adds.w	r8, r2, r1
 8005228:	4629      	mov	r1, r5
 800522a:	eb43 0901 	adc.w	r9, r3, r1
 800522e:	f04f 0200 	mov.w	r2, #0
 8005232:	f04f 0300 	mov.w	r3, #0
 8005236:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800523a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800523e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005242:	4690      	mov	r8, r2
 8005244:	4699      	mov	r9, r3
 8005246:	4623      	mov	r3, r4
 8005248:	eb18 0303 	adds.w	r3, r8, r3
 800524c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005250:	462b      	mov	r3, r5
 8005252:	eb49 0303 	adc.w	r3, r9, r3
 8005256:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800525a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005266:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800526a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800526e:	460b      	mov	r3, r1
 8005270:	18db      	adds	r3, r3, r3
 8005272:	653b      	str	r3, [r7, #80]	@ 0x50
 8005274:	4613      	mov	r3, r2
 8005276:	eb42 0303 	adc.w	r3, r2, r3
 800527a:	657b      	str	r3, [r7, #84]	@ 0x54
 800527c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005280:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005284:	f7fb fa18 	bl	80006b8 <__aeabi_uldivmod>
 8005288:	4602      	mov	r2, r0
 800528a:	460b      	mov	r3, r1
 800528c:	4b61      	ldr	r3, [pc, #388]	@ (8005414 <UART_SetConfig+0x2d4>)
 800528e:	fba3 2302 	umull	r2, r3, r3, r2
 8005292:	095b      	lsrs	r3, r3, #5
 8005294:	011c      	lsls	r4, r3, #4
 8005296:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800529a:	2200      	movs	r2, #0
 800529c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80052a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80052a8:	4642      	mov	r2, r8
 80052aa:	464b      	mov	r3, r9
 80052ac:	1891      	adds	r1, r2, r2
 80052ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80052b0:	415b      	adcs	r3, r3
 80052b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80052b8:	4641      	mov	r1, r8
 80052ba:	eb12 0a01 	adds.w	sl, r2, r1
 80052be:	4649      	mov	r1, r9
 80052c0:	eb43 0b01 	adc.w	fp, r3, r1
 80052c4:	f04f 0200 	mov.w	r2, #0
 80052c8:	f04f 0300 	mov.w	r3, #0
 80052cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052d8:	4692      	mov	sl, r2
 80052da:	469b      	mov	fp, r3
 80052dc:	4643      	mov	r3, r8
 80052de:	eb1a 0303 	adds.w	r3, sl, r3
 80052e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052e6:	464b      	mov	r3, r9
 80052e8:	eb4b 0303 	adc.w	r3, fp, r3
 80052ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80052f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005300:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005304:	460b      	mov	r3, r1
 8005306:	18db      	adds	r3, r3, r3
 8005308:	643b      	str	r3, [r7, #64]	@ 0x40
 800530a:	4613      	mov	r3, r2
 800530c:	eb42 0303 	adc.w	r3, r2, r3
 8005310:	647b      	str	r3, [r7, #68]	@ 0x44
 8005312:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005316:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800531a:	f7fb f9cd 	bl	80006b8 <__aeabi_uldivmod>
 800531e:	4602      	mov	r2, r0
 8005320:	460b      	mov	r3, r1
 8005322:	4611      	mov	r1, r2
 8005324:	4b3b      	ldr	r3, [pc, #236]	@ (8005414 <UART_SetConfig+0x2d4>)
 8005326:	fba3 2301 	umull	r2, r3, r3, r1
 800532a:	095b      	lsrs	r3, r3, #5
 800532c:	2264      	movs	r2, #100	@ 0x64
 800532e:	fb02 f303 	mul.w	r3, r2, r3
 8005332:	1acb      	subs	r3, r1, r3
 8005334:	00db      	lsls	r3, r3, #3
 8005336:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800533a:	4b36      	ldr	r3, [pc, #216]	@ (8005414 <UART_SetConfig+0x2d4>)
 800533c:	fba3 2302 	umull	r2, r3, r3, r2
 8005340:	095b      	lsrs	r3, r3, #5
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005348:	441c      	add	r4, r3
 800534a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800534e:	2200      	movs	r2, #0
 8005350:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005354:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005358:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800535c:	4642      	mov	r2, r8
 800535e:	464b      	mov	r3, r9
 8005360:	1891      	adds	r1, r2, r2
 8005362:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005364:	415b      	adcs	r3, r3
 8005366:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005368:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800536c:	4641      	mov	r1, r8
 800536e:	1851      	adds	r1, r2, r1
 8005370:	6339      	str	r1, [r7, #48]	@ 0x30
 8005372:	4649      	mov	r1, r9
 8005374:	414b      	adcs	r3, r1
 8005376:	637b      	str	r3, [r7, #52]	@ 0x34
 8005378:	f04f 0200 	mov.w	r2, #0
 800537c:	f04f 0300 	mov.w	r3, #0
 8005380:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005384:	4659      	mov	r1, fp
 8005386:	00cb      	lsls	r3, r1, #3
 8005388:	4651      	mov	r1, sl
 800538a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800538e:	4651      	mov	r1, sl
 8005390:	00ca      	lsls	r2, r1, #3
 8005392:	4610      	mov	r0, r2
 8005394:	4619      	mov	r1, r3
 8005396:	4603      	mov	r3, r0
 8005398:	4642      	mov	r2, r8
 800539a:	189b      	adds	r3, r3, r2
 800539c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053a0:	464b      	mov	r3, r9
 80053a2:	460a      	mov	r2, r1
 80053a4:	eb42 0303 	adc.w	r3, r2, r3
 80053a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80053bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80053c0:	460b      	mov	r3, r1
 80053c2:	18db      	adds	r3, r3, r3
 80053c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053c6:	4613      	mov	r3, r2
 80053c8:	eb42 0303 	adc.w	r3, r2, r3
 80053cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80053d6:	f7fb f96f 	bl	80006b8 <__aeabi_uldivmod>
 80053da:	4602      	mov	r2, r0
 80053dc:	460b      	mov	r3, r1
 80053de:	4b0d      	ldr	r3, [pc, #52]	@ (8005414 <UART_SetConfig+0x2d4>)
 80053e0:	fba3 1302 	umull	r1, r3, r3, r2
 80053e4:	095b      	lsrs	r3, r3, #5
 80053e6:	2164      	movs	r1, #100	@ 0x64
 80053e8:	fb01 f303 	mul.w	r3, r1, r3
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	3332      	adds	r3, #50	@ 0x32
 80053f2:	4a08      	ldr	r2, [pc, #32]	@ (8005414 <UART_SetConfig+0x2d4>)
 80053f4:	fba2 2303 	umull	r2, r3, r2, r3
 80053f8:	095b      	lsrs	r3, r3, #5
 80053fa:	f003 0207 	and.w	r2, r3, #7
 80053fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4422      	add	r2, r4
 8005406:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005408:	e106      	b.n	8005618 <UART_SetConfig+0x4d8>
 800540a:	bf00      	nop
 800540c:	40011000 	.word	0x40011000
 8005410:	40011400 	.word	0x40011400
 8005414:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005418:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800541c:	2200      	movs	r2, #0
 800541e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005422:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005426:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800542a:	4642      	mov	r2, r8
 800542c:	464b      	mov	r3, r9
 800542e:	1891      	adds	r1, r2, r2
 8005430:	6239      	str	r1, [r7, #32]
 8005432:	415b      	adcs	r3, r3
 8005434:	627b      	str	r3, [r7, #36]	@ 0x24
 8005436:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800543a:	4641      	mov	r1, r8
 800543c:	1854      	adds	r4, r2, r1
 800543e:	4649      	mov	r1, r9
 8005440:	eb43 0501 	adc.w	r5, r3, r1
 8005444:	f04f 0200 	mov.w	r2, #0
 8005448:	f04f 0300 	mov.w	r3, #0
 800544c:	00eb      	lsls	r3, r5, #3
 800544e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005452:	00e2      	lsls	r2, r4, #3
 8005454:	4614      	mov	r4, r2
 8005456:	461d      	mov	r5, r3
 8005458:	4643      	mov	r3, r8
 800545a:	18e3      	adds	r3, r4, r3
 800545c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005460:	464b      	mov	r3, r9
 8005462:	eb45 0303 	adc.w	r3, r5, r3
 8005466:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800546a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005476:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800547a:	f04f 0200 	mov.w	r2, #0
 800547e:	f04f 0300 	mov.w	r3, #0
 8005482:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005486:	4629      	mov	r1, r5
 8005488:	008b      	lsls	r3, r1, #2
 800548a:	4621      	mov	r1, r4
 800548c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005490:	4621      	mov	r1, r4
 8005492:	008a      	lsls	r2, r1, #2
 8005494:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005498:	f7fb f90e 	bl	80006b8 <__aeabi_uldivmod>
 800549c:	4602      	mov	r2, r0
 800549e:	460b      	mov	r3, r1
 80054a0:	4b60      	ldr	r3, [pc, #384]	@ (8005624 <UART_SetConfig+0x4e4>)
 80054a2:	fba3 2302 	umull	r2, r3, r3, r2
 80054a6:	095b      	lsrs	r3, r3, #5
 80054a8:	011c      	lsls	r4, r3, #4
 80054aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054ae:	2200      	movs	r2, #0
 80054b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80054b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80054b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80054bc:	4642      	mov	r2, r8
 80054be:	464b      	mov	r3, r9
 80054c0:	1891      	adds	r1, r2, r2
 80054c2:	61b9      	str	r1, [r7, #24]
 80054c4:	415b      	adcs	r3, r3
 80054c6:	61fb      	str	r3, [r7, #28]
 80054c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054cc:	4641      	mov	r1, r8
 80054ce:	1851      	adds	r1, r2, r1
 80054d0:	6139      	str	r1, [r7, #16]
 80054d2:	4649      	mov	r1, r9
 80054d4:	414b      	adcs	r3, r1
 80054d6:	617b      	str	r3, [r7, #20]
 80054d8:	f04f 0200 	mov.w	r2, #0
 80054dc:	f04f 0300 	mov.w	r3, #0
 80054e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054e4:	4659      	mov	r1, fp
 80054e6:	00cb      	lsls	r3, r1, #3
 80054e8:	4651      	mov	r1, sl
 80054ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054ee:	4651      	mov	r1, sl
 80054f0:	00ca      	lsls	r2, r1, #3
 80054f2:	4610      	mov	r0, r2
 80054f4:	4619      	mov	r1, r3
 80054f6:	4603      	mov	r3, r0
 80054f8:	4642      	mov	r2, r8
 80054fa:	189b      	adds	r3, r3, r2
 80054fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005500:	464b      	mov	r3, r9
 8005502:	460a      	mov	r2, r1
 8005504:	eb42 0303 	adc.w	r3, r2, r3
 8005508:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800550c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005516:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005518:	f04f 0200 	mov.w	r2, #0
 800551c:	f04f 0300 	mov.w	r3, #0
 8005520:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005524:	4649      	mov	r1, r9
 8005526:	008b      	lsls	r3, r1, #2
 8005528:	4641      	mov	r1, r8
 800552a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800552e:	4641      	mov	r1, r8
 8005530:	008a      	lsls	r2, r1, #2
 8005532:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005536:	f7fb f8bf 	bl	80006b8 <__aeabi_uldivmod>
 800553a:	4602      	mov	r2, r0
 800553c:	460b      	mov	r3, r1
 800553e:	4611      	mov	r1, r2
 8005540:	4b38      	ldr	r3, [pc, #224]	@ (8005624 <UART_SetConfig+0x4e4>)
 8005542:	fba3 2301 	umull	r2, r3, r3, r1
 8005546:	095b      	lsrs	r3, r3, #5
 8005548:	2264      	movs	r2, #100	@ 0x64
 800554a:	fb02 f303 	mul.w	r3, r2, r3
 800554e:	1acb      	subs	r3, r1, r3
 8005550:	011b      	lsls	r3, r3, #4
 8005552:	3332      	adds	r3, #50	@ 0x32
 8005554:	4a33      	ldr	r2, [pc, #204]	@ (8005624 <UART_SetConfig+0x4e4>)
 8005556:	fba2 2303 	umull	r2, r3, r2, r3
 800555a:	095b      	lsrs	r3, r3, #5
 800555c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005560:	441c      	add	r4, r3
 8005562:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005566:	2200      	movs	r2, #0
 8005568:	673b      	str	r3, [r7, #112]	@ 0x70
 800556a:	677a      	str	r2, [r7, #116]	@ 0x74
 800556c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005570:	4642      	mov	r2, r8
 8005572:	464b      	mov	r3, r9
 8005574:	1891      	adds	r1, r2, r2
 8005576:	60b9      	str	r1, [r7, #8]
 8005578:	415b      	adcs	r3, r3
 800557a:	60fb      	str	r3, [r7, #12]
 800557c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005580:	4641      	mov	r1, r8
 8005582:	1851      	adds	r1, r2, r1
 8005584:	6039      	str	r1, [r7, #0]
 8005586:	4649      	mov	r1, r9
 8005588:	414b      	adcs	r3, r1
 800558a:	607b      	str	r3, [r7, #4]
 800558c:	f04f 0200 	mov.w	r2, #0
 8005590:	f04f 0300 	mov.w	r3, #0
 8005594:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005598:	4659      	mov	r1, fp
 800559a:	00cb      	lsls	r3, r1, #3
 800559c:	4651      	mov	r1, sl
 800559e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055a2:	4651      	mov	r1, sl
 80055a4:	00ca      	lsls	r2, r1, #3
 80055a6:	4610      	mov	r0, r2
 80055a8:	4619      	mov	r1, r3
 80055aa:	4603      	mov	r3, r0
 80055ac:	4642      	mov	r2, r8
 80055ae:	189b      	adds	r3, r3, r2
 80055b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055b2:	464b      	mov	r3, r9
 80055b4:	460a      	mov	r2, r1
 80055b6:	eb42 0303 	adc.w	r3, r2, r3
 80055ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80055c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80055c8:	f04f 0200 	mov.w	r2, #0
 80055cc:	f04f 0300 	mov.w	r3, #0
 80055d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80055d4:	4649      	mov	r1, r9
 80055d6:	008b      	lsls	r3, r1, #2
 80055d8:	4641      	mov	r1, r8
 80055da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055de:	4641      	mov	r1, r8
 80055e0:	008a      	lsls	r2, r1, #2
 80055e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80055e6:	f7fb f867 	bl	80006b8 <__aeabi_uldivmod>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005624 <UART_SetConfig+0x4e4>)
 80055f0:	fba3 1302 	umull	r1, r3, r3, r2
 80055f4:	095b      	lsrs	r3, r3, #5
 80055f6:	2164      	movs	r1, #100	@ 0x64
 80055f8:	fb01 f303 	mul.w	r3, r1, r3
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	011b      	lsls	r3, r3, #4
 8005600:	3332      	adds	r3, #50	@ 0x32
 8005602:	4a08      	ldr	r2, [pc, #32]	@ (8005624 <UART_SetConfig+0x4e4>)
 8005604:	fba2 2303 	umull	r2, r3, r2, r3
 8005608:	095b      	lsrs	r3, r3, #5
 800560a:	f003 020f 	and.w	r2, r3, #15
 800560e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4422      	add	r2, r4
 8005616:	609a      	str	r2, [r3, #8]
}
 8005618:	bf00      	nop
 800561a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800561e:	46bd      	mov	sp, r7
 8005620:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005624:	51eb851f 	.word	0x51eb851f

08005628 <Math_Deg2Rad>:
/**
 * @brief  角度转弧度
 * @param  deg: 角度值
 * @retval 弧度值
 */
float Math_Deg2Rad(float deg) {
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	ed87 0a01 	vstr	s0, [r7, #4]
    return deg * (USER_PI / 180.0f);
 8005632:	edd7 7a01 	vldr	s15, [r7, #4]
 8005636:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800564c <Math_Deg2Rad+0x24>
 800563a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800563e:	eeb0 0a67 	vmov.f32	s0, s15
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr
 800564c:	3c8efa35 	.word	0x3c8efa35

08005650 <Math_Rad2Deg>:
/**
 * @brief  弧度转角度
 * @param  rad: 弧度值
 * @retval 角度值
 */
float Math_Rad2Deg(float rad) {
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	ed87 0a01 	vstr	s0, [r7, #4]
    return rad * (180.0f / USER_PI);
 800565a:	edd7 7a01 	vldr	s15, [r7, #4]
 800565e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8005674 <Math_Rad2Deg+0x24>
 8005662:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8005666:	eeb0 0a67 	vmov.f32	s0, s15
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	42652ee0 	.word	0x42652ee0

08005678 <Math_WrapAngleDeg>:
/**
 * @brief  角度归一化到[-180°, 180°]
 * @param  deg: 输入角度值
 * @retval 归一化后的角度值
 */
float Math_WrapAngleDeg(float deg) {
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	ed87 0a01 	vstr	s0, [r7, #4]
    float x = fmodf(deg, 360.0f);
 8005682:	eddf 0a19 	vldr	s1, [pc, #100]	@ 80056e8 <Math_WrapAngleDeg+0x70>
 8005686:	ed97 0a01 	vldr	s0, [r7, #4]
 800568a:	f002 fc81 	bl	8007f90 <fmodf>
 800568e:	ed87 0a03 	vstr	s0, [r7, #12]
    if (x > 180.0f) {
 8005692:	edd7 7a03 	vldr	s15, [r7, #12]
 8005696:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80056ec <Math_WrapAngleDeg+0x74>
 800569a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800569e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056a2:	dd08      	ble.n	80056b6 <Math_WrapAngleDeg+0x3e>
        x -= 360.0f;
 80056a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80056a8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80056e8 <Math_WrapAngleDeg+0x70>
 80056ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80056b0:	edc7 7a03 	vstr	s15, [r7, #12]
 80056b4:	e010      	b.n	80056d8 <Math_WrapAngleDeg+0x60>
    } else if (x < -180.0f) {
 80056b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80056ba:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80056f0 <Math_WrapAngleDeg+0x78>
 80056be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056c6:	d507      	bpl.n	80056d8 <Math_WrapAngleDeg+0x60>
        x += 360.0f;
 80056c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80056cc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80056e8 <Math_WrapAngleDeg+0x70>
 80056d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80056d4:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    return x;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	ee07 3a90 	vmov	s15, r3
}
 80056de:	eeb0 0a67 	vmov.f32	s0, s15
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	43b40000 	.word	0x43b40000
 80056ec:	43340000 	.word	0x43340000
 80056f0:	c3340000 	.word	0xc3340000

080056f4 <Magnitude_Cartesian>:
/**
 * @brief  计算向量模长
 * @param  point: 向量
 * @retval 模长
 */
float Magnitude_Cartesian(const CartesianCoord_Point* point) {
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
    return sqrtf(point->x * point->x + point->y * point->y + point->z * point->z);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	ed93 7a00 	vldr	s14, [r3]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	edd3 7a00 	vldr	s15, [r3]
 8005708:	ee27 7a27 	vmul.f32	s14, s14, s15
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	edd3 6a01 	vldr	s13, [r3, #4]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	edd3 7a01 	vldr	s15, [r3, #4]
 8005718:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800571c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	edd3 6a02 	vldr	s13, [r3, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	edd3 7a02 	vldr	s15, [r3, #8]
 800572c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005730:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005734:	eeb0 0a67 	vmov.f32	s0, s15
 8005738:	f002 fc4a 	bl	8007fd0 <sqrtf>
 800573c:	eef0 7a40 	vmov.f32	s15, s0
}
 8005740:	eeb0 0a67 	vmov.f32	s0, s15
 8005744:	3708      	adds	r7, #8
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <Add_Cartesian>:
 * @brief  向量加法
 * @param  p1: 向量1
 * @param  p2: 向量2
 * @param  result: 结果向量(p1 + p2)
 */
void Add_Cartesian(const CartesianCoord_Point* p1, const CartesianCoord_Point* p2, CartesianCoord_Point* result) {
 800574a:	b480      	push	{r7}
 800574c:	b085      	sub	sp, #20
 800574e:	af00      	add	r7, sp, #0
 8005750:	60f8      	str	r0, [r7, #12]
 8005752:	60b9      	str	r1, [r7, #8]
 8005754:	607a      	str	r2, [r7, #4]
    result->x = p1->x + p2->x;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	ed93 7a00 	vldr	s14, [r3]
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	edd3 7a00 	vldr	s15, [r3]
 8005762:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	edc3 7a00 	vstr	s15, [r3]
    result->y = p1->y + p2->y;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	ed93 7a01 	vldr	s14, [r3, #4]
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	edd3 7a01 	vldr	s15, [r3, #4]
 8005778:	ee77 7a27 	vadd.f32	s15, s14, s15
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	edc3 7a01 	vstr	s15, [r3, #4]
    result->z = p1->z + p2->z;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	ed93 7a02 	vldr	s14, [r3, #8]
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	edd3 7a02 	vldr	s15, [r3, #8]
 800578e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8005798:	bf00      	nop
 800579a:	3714      	adds	r7, #20
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <Subtract_Cartesian>:
 * @brief  向量减法
 * @param  p1: 向量1
 * @param  p2: 向量2
 * @param  result: 结果向量(p1 - p2)
 */
void Subtract_Cartesian(const CartesianCoord_Point* p1, const CartesianCoord_Point* p2, CartesianCoord_Point* result) {
 80057a4:	b480      	push	{r7}
 80057a6:	b085      	sub	sp, #20
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	607a      	str	r2, [r7, #4]
    result->x = p1->x - p2->x;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	ed93 7a00 	vldr	s14, [r3]
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	edd3 7a00 	vldr	s15, [r3]
 80057bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	edc3 7a00 	vstr	s15, [r3]
    result->y = p1->y - p2->y;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	ed93 7a01 	vldr	s14, [r3, #4]
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80057d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	edc3 7a01 	vstr	s15, [r3, #4]
    result->z = p1->z - p2->z;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	ed93 7a02 	vldr	s14, [r3, #8]
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80057e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80057f2:	bf00      	nop
 80057f4:	3714      	adds	r7, #20
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <CrossProduct_Cartesian>:
 * @brief  向量叉积
 * @param  p1: 向量1
 * @param  p2: 向量2
 * @param  result: 结果向量(p1 × p2)
 */
void CrossProduct_Cartesian(const CartesianCoord_Point* p1, const CartesianCoord_Point* p2, CartesianCoord_Point* result) {
 80057fe:	b480      	push	{r7}
 8005800:	b085      	sub	sp, #20
 8005802:	af00      	add	r7, sp, #0
 8005804:	60f8      	str	r0, [r7, #12]
 8005806:	60b9      	str	r1, [r7, #8]
 8005808:	607a      	str	r2, [r7, #4]
    result->x = p1->y * p2->z - p1->z * p2->y;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	ed93 7a01 	vldr	s14, [r3, #4]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	edd3 7a02 	vldr	s15, [r3, #8]
 8005816:	ee27 7a27 	vmul.f32	s14, s14, s15
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	edd3 6a02 	vldr	s13, [r3, #8]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	edd3 7a01 	vldr	s15, [r3, #4]
 8005826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800582a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	edc3 7a00 	vstr	s15, [r3]
    result->y = p1->z * p2->x - p1->x * p2->z;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	ed93 7a02 	vldr	s14, [r3, #8]
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	edd3 7a00 	vldr	s15, [r3]
 8005840:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	edd3 6a00 	vldr	s13, [r3]
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	edd3 7a02 	vldr	s15, [r3, #8]
 8005850:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005854:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	edc3 7a01 	vstr	s15, [r3, #4]
    result->z = p1->x * p2->y - p1->y * p2->x;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	ed93 7a00 	vldr	s14, [r3]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	edd3 7a01 	vldr	s15, [r3, #4]
 800586a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	edd3 6a01 	vldr	s13, [r3, #4]
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	edd3 7a00 	vldr	s15, [r3]
 800587a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800587e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8005888:	bf00      	nop
 800588a:	3714      	adds	r7, #20
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr

08005894 <CartesianToPolar>:
/**
 * @brief  笛卡尔坐标转极坐标
 * @param  cartesian_point: 笛卡尔坐标
 * @param  result: 极坐标(角度单位:度)
 */
void CartesianToPolar(const CartesianCoord_Point* cartesian_point, PolarCoord_Point* result) {
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]
    result->radius = Magnitude_Cartesian(cartesian_point);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f7ff ff28 	bl	80056f4 <Magnitude_Cartesian>
 80058a4:	eef0 7a40 	vmov.f32	s15, s0
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	edc3 7a00 	vstr	s15, [r3]
    
    result->yaw = Math_Rad2Deg(atan2f(cartesian_point->y, cartesian_point->x));
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	ed93 7a00 	vldr	s14, [r3]
 80058ba:	eef0 0a47 	vmov.f32	s1, s14
 80058be:	eeb0 0a67 	vmov.f32	s0, s15
 80058c2:	f002 fb63 	bl	8007f8c <atan2f>
 80058c6:	eef0 7a40 	vmov.f32	s15, s0
 80058ca:	eeb0 0a67 	vmov.f32	s0, s15
 80058ce:	f7ff febf 	bl	8005650 <Math_Rad2Deg>
 80058d2:	eef0 7a40 	vmov.f32	s15, s0
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	edc3 7a01 	vstr	s15, [r3, #4]
    
    const float horizontal_dist = sqrtf(cartesian_point->x * cartesian_point->x + 
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	ed93 7a00 	vldr	s14, [r3]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	edd3 7a00 	vldr	s15, [r3]
 80058e8:	ee27 7a27 	vmul.f32	s14, s14, s15
                                       cartesian_point->y * cartesian_point->y);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	edd3 6a01 	vldr	s13, [r3, #4]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80058f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    const float horizontal_dist = sqrtf(cartesian_point->x * cartesian_point->x + 
 80058fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005900:	eeb0 0a67 	vmov.f32	s0, s15
 8005904:	f002 fb64 	bl	8007fd0 <sqrtf>
 8005908:	ed87 0a03 	vstr	s0, [r7, #12]
    result->pitch = Math_Rad2Deg(atan2f(cartesian_point->z, horizontal_dist));
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	edd3 7a02 	vldr	s15, [r3, #8]
 8005912:	edd7 0a03 	vldr	s1, [r7, #12]
 8005916:	eeb0 0a67 	vmov.f32	s0, s15
 800591a:	f002 fb37 	bl	8007f8c <atan2f>
 800591e:	eef0 7a40 	vmov.f32	s15, s0
 8005922:	eeb0 0a67 	vmov.f32	s0, s15
 8005926:	f7ff fe93 	bl	8005650 <Math_Rad2Deg>
 800592a:	eef0 7a40 	vmov.f32	s15, s0
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8005934:	bf00      	nop
 8005936:	3710      	adds	r7, #16
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <PolarToCartesian>:
/**
 * @brief  极坐标转笛卡尔坐标
 * @param  polar_point: 极坐标(角度单位:度)
 * @param  result: 笛卡尔坐标
 */
void PolarToCartesian(const PolarCoord_Point* polar_point, CartesianCoord_Point* result) {
 800593c:	b580      	push	{r7, lr}
 800593e:	ed2d 8b02 	vpush	{d8}
 8005942:	b086      	sub	sp, #24
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
    const float yaw_rad = Math_Deg2Rad(polar_point->yaw);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	edd3 7a01 	vldr	s15, [r3, #4]
 8005950:	eeb0 0a67 	vmov.f32	s0, s15
 8005954:	f7ff fe68 	bl	8005628 <Math_Deg2Rad>
 8005958:	ed87 0a05 	vstr	s0, [r7, #20]
    const float pitch_rad = Math_Deg2Rad(polar_point->pitch);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	edd3 7a02 	vldr	s15, [r3, #8]
 8005962:	eeb0 0a67 	vmov.f32	s0, s15
 8005966:	f7ff fe5f 	bl	8005628 <Math_Deg2Rad>
 800596a:	ed87 0a04 	vstr	s0, [r7, #16]
    const float cos_pitch = cosf(pitch_rad);
 800596e:	ed97 0a04 	vldr	s0, [r7, #16]
 8005972:	f002 fb4b 	bl	800800c <cosf>
 8005976:	ed87 0a03 	vstr	s0, [r7, #12]
    
    result->x = polar_point->radius * cos_pitch * cosf(yaw_rad);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	ed93 7a00 	vldr	s14, [r3]
 8005980:	edd7 7a03 	vldr	s15, [r7, #12]
 8005984:	ee27 8a27 	vmul.f32	s16, s14, s15
 8005988:	ed97 0a05 	vldr	s0, [r7, #20]
 800598c:	f002 fb3e 	bl	800800c <cosf>
 8005990:	eef0 7a40 	vmov.f32	s15, s0
 8005994:	ee68 7a27 	vmul.f32	s15, s16, s15
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	edc3 7a00 	vstr	s15, [r3]
    result->y = polar_point->radius * cos_pitch * sinf(yaw_rad);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	ed93 7a00 	vldr	s14, [r3]
 80059a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80059a8:	ee27 8a27 	vmul.f32	s16, s14, s15
 80059ac:	ed97 0a05 	vldr	s0, [r7, #20]
 80059b0:	f002 fb78 	bl	80080a4 <sinf>
 80059b4:	eef0 7a40 	vmov.f32	s15, s0
 80059b8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	edc3 7a01 	vstr	s15, [r3, #4]
    result->z = polar_point->radius * sinf(pitch_rad);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	ed93 8a00 	vldr	s16, [r3]
 80059c8:	ed97 0a04 	vldr	s0, [r7, #16]
 80059cc:	f002 fb6a 	bl	80080a4 <sinf>
 80059d0:	eef0 7a40 	vmov.f32	s15, s0
 80059d4:	ee68 7a27 	vmul.f32	s15, s16, s15
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80059de:	bf00      	nop
 80059e0:	3718      	adds	r7, #24
 80059e2:	46bd      	mov	sp, r7
 80059e4:	ecbd 8b02 	vpop	{d8}
 80059e8:	bd80      	pop	{r7, pc}

080059ea <RotateZ_Cartesian>:
 * @brief  绕Z轴旋转
 * @param  point: 输入坐标
 * @param  angle_deg: 旋转角度(度)
 * @param  result: 旋转后坐标
 */
void RotateZ_Cartesian(const CartesianCoord_Point* point, float angle_deg, CartesianCoord_Point* result) {
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b088      	sub	sp, #32
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	60f8      	str	r0, [r7, #12]
 80059f2:	ed87 0a02 	vstr	s0, [r7, #8]
 80059f6:	6079      	str	r1, [r7, #4]
    const float angle_rad = Math_Deg2Rad(angle_deg);
 80059f8:	ed97 0a02 	vldr	s0, [r7, #8]
 80059fc:	f7ff fe14 	bl	8005628 <Math_Deg2Rad>
 8005a00:	ed87 0a07 	vstr	s0, [r7, #28]
    const float cos_a = cosf(angle_rad);
 8005a04:	ed97 0a07 	vldr	s0, [r7, #28]
 8005a08:	f002 fb00 	bl	800800c <cosf>
 8005a0c:	ed87 0a06 	vstr	s0, [r7, #24]
    const float sin_a = sinf(angle_rad);
 8005a10:	ed97 0a07 	vldr	s0, [r7, #28]
 8005a14:	f002 fb46 	bl	80080a4 <sinf>
 8005a18:	ed87 0a05 	vstr	s0, [r7, #20]
    
    result->x = point->x * cos_a - point->y * sin_a;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	ed93 7a00 	vldr	s14, [r3]
 8005a22:	edd7 7a06 	vldr	s15, [r7, #24]
 8005a26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	edd3 6a01 	vldr	s13, [r3, #4]
 8005a30:	edd7 7a05 	vldr	s15, [r7, #20]
 8005a34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	edc3 7a00 	vstr	s15, [r3]
    result->y = point->x * sin_a + point->y * cos_a;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	ed93 7a00 	vldr	s14, [r3]
 8005a48:	edd7 7a05 	vldr	s15, [r7, #20]
 8005a4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	edd3 6a01 	vldr	s13, [r3, #4]
 8005a56:	edd7 7a06 	vldr	s15, [r7, #24]
 8005a5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	edc3 7a01 	vstr	s15, [r3, #4]
    result->z = point->z;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	689a      	ldr	r2, [r3, #8]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	609a      	str	r2, [r3, #8]
}
 8005a70:	bf00      	nop
 8005a72:	3720      	adds	r7, #32
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <PID_Init>:
#include "../Inc/user_pid.h"

/* 函数体 --------------------------------------------------------------------*/
void PID_Init(PID_Controller *pid, Err_Calculate err_calculate,
    const float kp, const float ki, const float kd,
    const float max_out, const float max_iout) {
 8005a78:	b480      	push	{r7}
 8005a7a:	b089      	sub	sp, #36	@ 0x24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	61f8      	str	r0, [r7, #28]
 8005a80:	61b9      	str	r1, [r7, #24]
 8005a82:	ed87 0a05 	vstr	s0, [r7, #20]
 8005a86:	edc7 0a04 	vstr	s1, [r7, #16]
 8005a8a:	ed87 1a03 	vstr	s2, [r7, #12]
 8005a8e:	edc7 1a02 	vstr	s3, [r7, #8]
 8005a92:	ed87 2a01 	vstr	s4, [r7, #4]

    pid->Kp = kp;
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	697a      	ldr	r2, [r7, #20]
 8005a9a:	601a      	str	r2, [r3, #0]
    pid->Ki = ki;
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	693a      	ldr	r2, [r7, #16]
 8005aa0:	605a      	str	r2, [r3, #4]
    pid->Kd = kd;
 8005aa2:	69fb      	ldr	r3, [r7, #28]
 8005aa4:	68fa      	ldr	r2, [r7, #12]
 8005aa6:	609a      	str	r2, [r3, #8]
    pid->max_out = max_out;
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	68ba      	ldr	r2, [r7, #8]
 8005aac:	60da      	str	r2, [r3, #12]
    pid->max_iout = max_iout;
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	611a      	str	r2, [r3, #16]
    
    pid->err[0] = 0.0f;
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	f04f 0200 	mov.w	r2, #0
 8005aba:	631a      	str	r2, [r3, #48]	@ 0x30
    pid->err[1] = 0.0f;
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	f04f 0200 	mov.w	r2, #0
 8005ac2:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->err[2] = 0.0f;
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	f04f 0200 	mov.w	r2, #0
 8005aca:	639a      	str	r2, [r3, #56]	@ 0x38
    
    pid->Pout = 0.0f;
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	f04f 0200 	mov.w	r2, #0
 8005ad2:	621a      	str	r2, [r3, #32]
    pid->Iout = 0.0f;
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	f04f 0200 	mov.w	r2, #0
 8005ada:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->Dout = 0.0f;
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	f04f 0200 	mov.w	r2, #0
 8005ae2:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->out = 0.0f;
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	f04f 0200 	mov.w	r2, #0
 8005aea:	61da      	str	r2, [r3, #28]

    pid->err_calculate = err_calculate;
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	69ba      	ldr	r2, [r7, #24]
 8005af0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    pid->set = 0.0f;
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	f04f 0200 	mov.w	r2, #0
 8005af8:	615a      	str	r2, [r3, #20]
    pid->fdb = 0.0f;
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	f04f 0200 	mov.w	r2, #0
 8005b00:	619a      	str	r2, [r3, #24]
}
 8005b02:	bf00      	nop
 8005b04:	3724      	adds	r7, #36	@ 0x24
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr

08005b0e <PID_Calculate>:

float PID_Calculate(PID_Controller *pid, const float target, const float feedback) {
 8005b0e:	b580      	push	{r7, lr}
 8005b10:	b084      	sub	sp, #16
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	60f8      	str	r0, [r7, #12]
 8005b16:	ed87 0a02 	vstr	s0, [r7, #8]
 8005b1a:	edc7 0a01 	vstr	s1, [r7, #4]
    pid->set = target;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	615a      	str	r2, [r3, #20]
    pid->fdb = feedback;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	619a      	str	r2, [r3, #24]

    pid->err[0] = pid->err_calculate(pid->fdb,pid->set);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	edd2 7a06 	vldr	s15, [r2, #24]
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	ed92 7a05 	vldr	s14, [r2, #20]
 8005b3a:	eef0 0a47 	vmov.f32	s1, s14
 8005b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8005b42:	4798      	blx	r3
 8005b44:	eef0 7a40 	vmov.f32	s15, s0
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    pid->Pout =  pid->Kp *  pid->err[0];
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	ed93 7a00 	vldr	s14, [r3]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8005b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	edc3 7a08 	vstr	s15, [r3, #32]
    pid->Iout += pid->Ki *  pid->err[0];
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	edd3 6a01 	vldr	s13, [r3, #4]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8005b76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    pid->Dout =  pid->Kd * (pid->err[0] - pid->err[1]);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	ed93 7a02 	vldr	s14, [r3, #8]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8005b96:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005b9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    // 积分限幅
    if (pid->Iout > pid->max_iout) {
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	edd3 7a04 	vldr	s15, [r3, #16]
 8005bb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bb8:	dd04      	ble.n	8005bc4 <PID_Calculate+0xb6>
        pid->Iout = pid->max_iout;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	691a      	ldr	r2, [r3, #16]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	625a      	str	r2, [r3, #36]	@ 0x24
 8005bc2:	e014      	b.n	8005bee <PID_Calculate+0xe0>
    } else if (pid->Iout < -pid->max_iout) {
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	edd3 7a04 	vldr	s15, [r3, #16]
 8005bd0:	eef1 7a67 	vneg.f32	s15, s15
 8005bd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bdc:	d507      	bpl.n	8005bee <PID_Calculate+0xe0>
        pid->Iout = -pid->max_iout;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	edd3 7a04 	vldr	s15, [r3, #16]
 8005be4:	eef1 7a67 	vneg.f32	s15, s15
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    }
    
    pid->out = pid->Pout + pid->Iout + pid->Dout;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	ed93 7a08 	vldr	s14, [r3, #32]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005bfa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8005c04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	edc3 7a07 	vstr	s15, [r3, #28]
    
    // 输出限幅
    if (pid->out > pid->max_out) {
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	ed93 7a07 	vldr	s14, [r3, #28]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	edd3 7a03 	vldr	s15, [r3, #12]
 8005c1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c22:	dd04      	ble.n	8005c2e <PID_Calculate+0x120>
        pid->out = pid->max_out;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	68da      	ldr	r2, [r3, #12]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	61da      	str	r2, [r3, #28]
 8005c2c:	e014      	b.n	8005c58 <PID_Calculate+0x14a>
    } else if (pid->out < -pid->max_out) {
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	ed93 7a07 	vldr	s14, [r3, #28]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	edd3 7a03 	vldr	s15, [r3, #12]
 8005c3a:	eef1 7a67 	vneg.f32	s15, s15
 8005c3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c46:	d507      	bpl.n	8005c58 <PID_Calculate+0x14a>
        pid->out = -pid->max_out;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	edd3 7a03 	vldr	s15, [r3, #12]
 8005c4e:	eef1 7a67 	vneg.f32	s15, s15
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	edc3 7a07 	vstr	s15, [r3, #28]
    }

    pid->err[2] = pid->err[1];
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	639a      	str	r2, [r3, #56]	@ 0x38
    pid->err[1] = pid->err[0];
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	635a      	str	r2, [r3, #52]	@ 0x34
    
    return pid->out;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	69db      	ldr	r3, [r3, #28]
 8005c6c:	ee07 3a90 	vmov	s15, r3
}
 8005c70:	eeb0 0a67 	vmov.f32	s0, s15
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <SwerveChassis_Init>:
*/
void SwerveChassis_Init(SwerveChassisState* chassis, const float wheelbase_radius, const float wheel_radius, const float ratio,
    DJI_MOTOR_DRIVES* fl_wheel,  DJI_MOTOR_DRIVES* fr_wheel,  DJI_MOTOR_DRIVES* rl_wheel,  DJI_MOTOR_DRIVES* rr_wheel,
    DJI_MOTOR_DRIVES* fl_steer,  DJI_MOTOR_DRIVES* fr_steer,  DJI_MOTOR_DRIVES* rl_steer,  DJI_MOTOR_DRIVES* rr_steer,
    const float fl_steer_offset, const float fr_steer_offset, const float rl_steer_offset, const float rr_steer_offset,
    const int8_t fl_reverse,     const int8_t fr_reverse,    const int8_t rl_reverse,      const int8_t rr_reverse) {
 8005c7a:	b480      	push	{r7}
 8005c7c:	b08d      	sub	sp, #52	@ 0x34
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8005c82:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
 8005c86:	edc7 0a09 	vstr	s1, [r7, #36]	@ 0x24
 8005c8a:	ed87 1a08 	vstr	s2, [r7, #32]
 8005c8e:	61f9      	str	r1, [r7, #28]
 8005c90:	61ba      	str	r2, [r7, #24]
 8005c92:	617b      	str	r3, [r7, #20]
 8005c94:	edc7 1a04 	vstr	s3, [r7, #16]
 8005c98:	ed87 2a03 	vstr	s4, [r7, #12]
 8005c9c:	edc7 2a02 	vstr	s5, [r7, #8]
 8005ca0:	ed87 3a01 	vstr	s6, [r7, #4]

    chassis->vx_target = 0.0f;
 8005ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca6:	f04f 0200 	mov.w	r2, #0
 8005caa:	601a      	str	r2, [r3, #0]
    chassis->vy_target = 0.0f;
 8005cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cae:	f04f 0200 	mov.w	r2, #0
 8005cb2:	605a      	str	r2, [r3, #4]
    chassis->omega_target = 0.0f;
 8005cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb6:	f04f 0200 	mov.w	r2, #0
 8005cba:	609a      	str	r2, [r3, #8]
    chassis->wheelbase_radius = wheelbase_radius;
 8005cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cc0:	619a      	str	r2, [r3, #24]
    chassis->wheel_radius = wheel_radius;
 8005cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cc6:	61da      	str	r2, [r3, #28]
    chassis->ratio = ratio;
 8005cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cca:	6a3a      	ldr	r2, [r7, #32]
 8005ccc:	621a      	str	r2, [r3, #32]

    chassis->wheel_fl.wheel_motor = fl_wheel;
 8005cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd0:	69fa      	ldr	r2, [r7, #28]
 8005cd2:	625a      	str	r2, [r3, #36]	@ 0x24
    chassis->wheel_fr.wheel_motor = fr_wheel;
 8005cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd6:	69ba      	ldr	r2, [r7, #24]
 8005cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    chassis->wheel_rl.wheel_motor = rl_wheel;
 8005cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	665a      	str	r2, [r3, #100]	@ 0x64
    chassis->wheel_rr.wheel_motor = rr_wheel;
 8005ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ce4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    chassis->wheel_fl.steer_motor = fl_steer;
 8005ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005cec:	635a      	str	r2, [r3, #52]	@ 0x34
    chassis->wheel_fr.steer_motor = fr_steer;
 8005cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cf0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    chassis->wheel_rl.steer_motor = rl_steer;
 8005cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cf8:	675a      	str	r2, [r3, #116]	@ 0x74
    chassis->wheel_rr.steer_motor = rr_steer;
 8005cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cfe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    chassis->wheel_fl.steer_angle_offset = fl_steer_offset;
 8005d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d04:	693a      	ldr	r2, [r7, #16]
 8005d06:	641a      	str	r2, [r3, #64]	@ 0x40
    chassis->wheel_fr.steer_angle_offset = fr_steer_offset;
 8005d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	661a      	str	r2, [r3, #96]	@ 0x60
    chassis->wheel_rl.steer_angle_offset = rl_steer_offset;
 8005d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    chassis->wheel_rr.steer_angle_offset = rr_steer_offset;
 8005d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    chassis->wheel_fl.reverse = fl_reverse;
 8005d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d20:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8005d24:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    chassis->wheel_fr.reverse = fr_reverse;
 8005d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d2a:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8005d2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    chassis->wheel_rl.reverse = rl_reverse;
 8005d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d34:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8005d38:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
    chassis->wheel_rr.reverse = rr_reverse;
 8005d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d3e:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8005d42:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
}
 8005d46:	bf00      	nop
 8005d48:	3734      	adds	r7, #52	@ 0x34
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
	...

08005d54 <SwerveChassis_Kinematics>:
* @param chassis 底盘状态结构体指针
* @param vx 速度 (m/s)
* @param vy 速度 (m/s)
* @param omega 角速度 (rad/s)
*/
void SwerveChassis_Kinematics(SwerveChassisState* chassis, const float vx, const float vy, const float omega) {
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b0a6      	sub	sp, #152	@ 0x98
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8005d60:	edc7 0a01 	vstr	s1, [r7, #4]
 8005d64:	ed87 1a00 	vstr	s2, [r7]
    const float r = chassis->wheelbase_radius;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    chassis->vx_target = vx;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	601a      	str	r2, [r3, #0]
    chassis->vy_target = vy;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	605a      	str	r2, [r3, #4]
    chassis->omega_target = omega;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	609a      	str	r2, [r3, #8]
    
    // 轮子数组
    SwerveWheel* wheels[4] = {
        &chassis->wheel_fl,
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	3324      	adds	r3, #36	@ 0x24
    SwerveWheel* wheels[4] = {
 8005d86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        &chassis->wheel_fr,
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	3344      	adds	r3, #68	@ 0x44
    SwerveWheel* wheels[4] = {
 8005d8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        &chassis->wheel_rl,
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	3364      	adds	r3, #100	@ 0x64
    SwerveWheel* wheels[4] = {
 8005d96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        &chassis->wheel_rr
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	3384      	adds	r3, #132	@ 0x84
    SwerveWheel* wheels[4] = {
 8005d9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    };
    
    // 各轮子在底盘坐标系中的位置
    const CartesianCoord_Point positions[4] = {
        {-r * 0.707107f, r  * 0.707107f, 0.0f},
 8005da2:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8005da6:	eef1 7a67 	vneg.f32	s15, s15
 8005daa:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8005efc <SwerveChassis_Kinematics+0x1a8>
 8005dae:	ee67 7a87 	vmul.f32	s15, s15, s14
    const CartesianCoord_Point positions[4] = {
 8005db2:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
        {-r * 0.707107f, r  * 0.707107f, 0.0f},
 8005db6:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8005dba:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8005efc <SwerveChassis_Kinematics+0x1a8>
 8005dbe:	ee67 7a87 	vmul.f32	s15, s15, s14
    const CartesianCoord_Point positions[4] = {
 8005dc2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
 8005dc6:	f04f 0300 	mov.w	r3, #0
 8005dca:	65bb      	str	r3, [r7, #88]	@ 0x58
        {-r * 0.707107f, -r * 0.707107f, 0.0f},
 8005dcc:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8005dd0:	eef1 7a67 	vneg.f32	s15, s15
 8005dd4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8005efc <SwerveChassis_Kinematics+0x1a8>
 8005dd8:	ee67 7a87 	vmul.f32	s15, s15, s14
    const CartesianCoord_Point positions[4] = {
 8005ddc:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
        {-r * 0.707107f, -r * 0.707107f, 0.0f},
 8005de0:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8005de4:	eef1 7a67 	vneg.f32	s15, s15
 8005de8:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8005efc <SwerveChassis_Kinematics+0x1a8>
 8005dec:	ee67 7a87 	vmul.f32	s15, s15, s14
    const CartesianCoord_Point positions[4] = {
 8005df0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
 8005df4:	f04f 0300 	mov.w	r3, #0
 8005df8:	667b      	str	r3, [r7, #100]	@ 0x64
        {-r * 0.707107f, -r * 0.707107f, 0.0f},
 8005dfa:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8005dfe:	eef1 7a67 	vneg.f32	s15, s15
 8005e02:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8005efc <SwerveChassis_Kinematics+0x1a8>
 8005e06:	ee67 7a87 	vmul.f32	s15, s15, s14
    const CartesianCoord_Point positions[4] = {
 8005e0a:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
        {-r * 0.707107f, -r * 0.707107f, 0.0f},
 8005e0e:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8005e12:	eef1 7a67 	vneg.f32	s15, s15
 8005e16:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8005efc <SwerveChassis_Kinematics+0x1a8>
 8005e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
    const CartesianCoord_Point positions[4] = {
 8005e1e:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
 8005e22:	f04f 0300 	mov.w	r3, #0
 8005e26:	673b      	str	r3, [r7, #112]	@ 0x70
        {r  * 0.707107f, -r * 0.707107f, 0.0f}
 8005e28:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8005e2c:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8005efc <SwerveChassis_Kinematics+0x1a8>
 8005e30:	ee67 7a87 	vmul.f32	s15, s15, s14
    const CartesianCoord_Point positions[4] = {
 8005e34:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
        {r  * 0.707107f, -r * 0.707107f, 0.0f}
 8005e38:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8005e3c:	eef1 7a67 	vneg.f32	s15, s15
 8005e40:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8005efc <SwerveChassis_Kinematics+0x1a8>
 8005e44:	ee67 7a87 	vmul.f32	s15, s15, s14
    const CartesianCoord_Point positions[4] = {
 8005e48:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
 8005e4c:	f04f 0300 	mov.w	r3, #0
 8005e50:	67fb      	str	r3, [r7, #124]	@ 0x7c
    };
    
    // 平移速度向量
    const CartesianCoord_Point v_trans = {vx, vy, 0.0f};
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e5a:	f04f 0300 	mov.w	r3, #0
 8005e5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    // 角速度向量
    const CartesianCoord_Point omega_vec = {0.0f, 0.0f, omega};
 8005e60:	f04f 0300 	mov.w	r3, #0
 8005e64:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e66:	f04f 0300 	mov.w	r3, #0
 8005e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	643b      	str	r3, [r7, #64]	@ 0x40
    
    // 对每个轮子进行运动学计算
    for (int i = 0; i < 4; i++) {
 8005e70:	2300      	movs	r3, #0
 8005e72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005e76:	e037      	b.n	8005ee8 <SwerveChassis_Kinematics+0x194>
        // 计算由于旋转产生的速度分量
        CartesianCoord_Point v_rot;
        CrossProduct_Cartesian(&omega_vec, &positions[i], &v_rot);
 8005e78:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8005e7c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e80:	4613      	mov	r3, r2
 8005e82:	005b      	lsls	r3, r3, #1
 8005e84:	4413      	add	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4419      	add	r1, r3
 8005e8a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8005e8e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005e92:	4618      	mov	r0, r3
 8005e94:	f7ff fcb3 	bl	80057fe <CrossProduct_Cartesian>
        
        // 计算轮子的总速度
        CartesianCoord_Point v_wheel;
        Add_Cartesian(&v_trans, &v_rot, &v_wheel);
 8005e98:	f107 0220 	add.w	r2, r7, #32
 8005e9c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8005ea0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7ff fc50 	bl	800574a <Add_Cartesian>
        
        // 将速度向量转换为极坐标，获取速度大小和方向角
        PolarCoord_Point polar;
        CartesianToPolar(&v_wheel, &polar);
 8005eaa:	f107 0214 	add.w	r2, r7, #20
 8005eae:	f107 0320 	add.w	r3, r7, #32
 8005eb2:	4611      	mov	r1, r2
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f7ff fced 	bl	8005894 <CartesianToPolar>
        
        // 设置轮子的目标速度和转向角度
        wheels[i]->drive_speed_target = polar.radius;
 8005eba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	3398      	adds	r3, #152	@ 0x98
 8005ec2:	443b      	add	r3, r7
 8005ec4:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	609a      	str	r2, [r3, #8]
        wheels[i]->steer_angle_target = polar.yaw;
 8005ecc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	3398      	adds	r3, #152	@ 0x98
 8005ed4:	443b      	add	r3, r7
 8005ed6:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005eda:	69ba      	ldr	r2, [r7, #24]
 8005edc:	619a      	str	r2, [r3, #24]
    for (int i = 0; i < 4; i++) {
 8005ede:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005ee8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005eec:	2b03      	cmp	r3, #3
 8005eee:	ddc3      	ble.n	8005e78 <SwerveChassis_Kinematics+0x124>
    }
}
 8005ef0:	bf00      	nop
 8005ef2:	bf00      	nop
 8005ef4:	3798      	adds	r7, #152	@ 0x98
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	3f3504f7 	.word	0x3f3504f7

08005f00 <OptimizeSteerAngle>:
/**
* @brief 劣弧优化 - 选择最短转向路径
* @note 如果转向角度差大于90度，反转驱动方向并调整转向角度
* @param wheel 舵轮状态结构体指针
*/
static void OptimizeSteerAngle(SwerveWheel* wheel) {
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
    // 计算当前角度与目标角度的差值
    const float angle_diff = Math_WrapAngleDeg(wheel->steer_angle_target - wheel->steer_angle_current);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	ed93 7a06 	vldr	s14, [r3, #24]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	edd3 7a05 	vldr	s15, [r3, #20]
 8005f14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f18:	eeb0 0a67 	vmov.f32	s0, s15
 8005f1c:	f7ff fbac 	bl	8005678 <Math_WrapAngleDeg>
 8005f20:	ed87 0a03 	vstr	s0, [r7, #12]

    // 如果角度差的绝对值大于90度，使用劣弧优化
    if (fabsf(angle_diff) > 90.0f) {
 8005f24:	edd7 7a03 	vldr	s15, [r7, #12]
 8005f28:	eef0 7ae7 	vabs.f32	s15, s15
 8005f2c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8005f74 <OptimizeSteerAngle+0x74>
 8005f30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f38:	dc00      	bgt.n	8005f3c <OptimizeSteerAngle+0x3c>
        wheel->drive_speed_target = -wheel->drive_speed_target;
        wheel->steer_angle_target = Math_WrapAngleDeg(wheel->steer_angle_target + 180.0f);
    }
}
 8005f3a:	e017      	b.n	8005f6c <OptimizeSteerAngle+0x6c>
        wheel->drive_speed_target = -wheel->drive_speed_target;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	edd3 7a02 	vldr	s15, [r3, #8]
 8005f42:	eef1 7a67 	vneg.f32	s15, s15
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	edc3 7a02 	vstr	s15, [r3, #8]
        wheel->steer_angle_target = Math_WrapAngleDeg(wheel->steer_angle_target + 180.0f);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005f52:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8005f78 <OptimizeSteerAngle+0x78>
 8005f56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8005f5e:	f7ff fb8b 	bl	8005678 <Math_WrapAngleDeg>
 8005f62:	eef0 7a40 	vmov.f32	s15, s0
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8005f6c:	bf00      	nop
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	42b40000 	.word	0x42b40000
 8005f78:	43340000 	.word	0x43340000

08005f7c <SwerveChassis_Execute>:
/**
* @brief 执行舵轮底盘控制
* @note 应用劣弧优化、零点偏移和单位换算，设置电机目标值
* @param chassis 底盘状态结构体指针
*/
void SwerveChassis_Execute(SwerveChassisState* chassis) {
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b08c      	sub	sp, #48	@ 0x30
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
    SwerveWheel* wheels[4] = {
        &chassis->wheel_fl,
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	3324      	adds	r3, #36	@ 0x24
    SwerveWheel* wheels[4] = {
 8005f88:	60fb      	str	r3, [r7, #12]
        &chassis->wheel_fr,
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	3344      	adds	r3, #68	@ 0x44
    SwerveWheel* wheels[4] = {
 8005f8e:	613b      	str	r3, [r7, #16]
        &chassis->wheel_rl,
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	3364      	adds	r3, #100	@ 0x64
    SwerveWheel* wheels[4] = {
 8005f94:	617b      	str	r3, [r7, #20]
        &chassis->wheel_rr
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	3384      	adds	r3, #132	@ 0x84
    SwerveWheel* wheels[4] = {
 8005f9a:	61bb      	str	r3, [r7, #24]
    };
    
    // 对每个轮子进行处理
    for (int i = 0; i < 4; i++) {
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fa0:	e09c      	b.n	80060dc <SwerveChassis_Execute+0x160>
        SwerveWheel* wheel = wheels[i];
 8005fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	3330      	adds	r3, #48	@ 0x30
 8005fa8:	443b      	add	r3, r7
 8005faa:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8005fae:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        // 读取当前转向角度（从电机反馈获取，需要减去零点偏移）
        wheel->steer_angle_current = (float)wheel->steer_motor->rotor_angle * 360.0f / 8192.0f - wheel->steer_angle_offset;
 8005fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	8a5b      	ldrh	r3, [r3, #18]
 8005fb6:	ee07 3a90 	vmov	s15, r3
 8005fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fbe:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80060f0 <SwerveChassis_Execute+0x174>
 8005fc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fc6:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 80060f4 <SwerveChassis_Execute+0x178>
 8005fca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd0:	edd3 7a07 	vldr	s15, [r3, #28]
 8005fd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fda:	edc3 7a05 	vstr	s15, [r3, #20]
        wheel->steer_angle_current = Math_WrapAngleDeg(wheel->steer_angle_current);
 8005fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe0:	edd3 7a05 	vldr	s15, [r3, #20]
 8005fe4:	eeb0 0a67 	vmov.f32	s0, s15
 8005fe8:	f7ff fb46 	bl	8005678 <Math_WrapAngleDeg>
 8005fec:	eef0 7a40 	vmov.f32	s15, s0
 8005ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff2:	edc3 7a05 	vstr	s15, [r3, #20]

        // 计算加零点偏移后转向电机的目标角度
        wheel->steer_angle_target = wheel->steer_angle_target + wheel->steer_angle_offset;
 8005ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff8:	ed93 7a06 	vldr	s14, [r3, #24]
 8005ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ffe:	edd3 7a07 	vldr	s15, [r3, #28]
 8006002:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006008:	edc3 7a06 	vstr	s15, [r3, #24]

        // 劣弧优化
        OptimizeSteerAngle(wheel);
 800600c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800600e:	f7ff ff77 	bl	8005f00 <OptimizeSteerAngle>

        // 设置转向电机目标
        // 角度控制模式：将角度转换为编码器值 [0, 8192)
        const float target_encoder = (wheel->steer_angle_target + 180.0f) * 8192.0f / 360.0f;
 8006012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006014:	edd3 7a06 	vldr	s15, [r3, #24]
 8006018:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80060f8 <SwerveChassis_Execute+0x17c>
 800601c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006020:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80060f4 <SwerveChassis_Execute+0x178>
 8006024:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006028:	eddf 6a31 	vldr	s13, [pc, #196]	@ 80060f0 <SwerveChassis_Execute+0x174>
 800602c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006030:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        DJI_Motor_Target(wheel->steer_motor, target_encoder);
 8006034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800603c:	4618      	mov	r0, r3
 800603e:	f000 fe79 	bl	8006d34 <DJI_Motor_Target>

        // 计算驱动轮的目标转速
        const float wheel_angular_velocity = wheel->drive_speed_target / chassis->wheel_radius;
 8006042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006044:	edd3 6a02 	vldr	s13, [r3, #8]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	ed93 7a07 	vldr	s14, [r3, #28]
 800604e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006052:	edc7 7a08 	vstr	s15, [r7, #32]
        const float motor_rpm = RAD_TO_RPM(wheel_angular_velocity);
 8006056:	edd7 7a08 	vldr	s15, [r7, #32]
 800605a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80060fc <SwerveChassis_Execute+0x180>
 800605e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006062:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8006100 <SwerveChassis_Execute+0x184>
 8006066:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800606a:	edc7 7a07 	vstr	s15, [r7, #28]
        
        // 读取当前驱动速度
        wheel->drive_speed_current = RPM_TO_RAD(wheel->wheel_motor->rotor_speed) * chassis->wheel_radius / chassis->ratio;
 800606e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8006076:	ee07 3a90 	vmov	s15, r3
 800607a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800607e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8006100 <SwerveChassis_Execute+0x184>
 8006082:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006086:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 80060fc <SwerveChassis_Execute+0x180>
 800608a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	edd3 7a07 	vldr	s15, [r3, #28]
 8006094:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	ed93 7a08 	vldr	s14, [r3, #32]
 800609e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a4:	edc3 7a01 	vstr	s15, [r3, #4]
        
        // 设置驱动电机目标
        DJI_Motor_Target(wheel->wheel_motor, motor_rpm * (float)wheel->reverse * chassis->ratio);
 80060a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ae:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80060b2:	ee07 3a90 	vmov	s15, r3
 80060b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80060ba:	edd7 7a07 	vldr	s15, [r7, #28]
 80060be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	edd3 7a08 	vldr	s15, [r3, #32]
 80060c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060cc:	eeb0 0a67 	vmov.f32	s0, s15
 80060d0:	4610      	mov	r0, r2
 80060d2:	f000 fe2f 	bl	8006d34 <DJI_Motor_Target>
    for (int i = 0; i < 4; i++) {
 80060d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d8:	3301      	adds	r3, #1
 80060da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060de:	2b03      	cmp	r3, #3
 80060e0:	f77f af5f 	ble.w	8005fa2 <SwerveChassis_Execute+0x26>
    }
}
 80060e4:	bf00      	nop
 80060e6:	bf00      	nop
 80060e8:	3730      	adds	r7, #48	@ 0x30
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	43b40000 	.word	0x43b40000
 80060f4:	46000000 	.word	0x46000000
 80060f8:	43340000 	.word	0x43340000
 80060fc:	42700000 	.word	0x42700000
 8006100:	40c90fdb 	.word	0x40c90fdb

08006104 <SwerveChassis_InverseKinematics>:
/**
* @brief 舵轮底盘逆向运动学解算
* @note 根据各轮子的实际速度和转向角度，计算底盘的实际运动状态
* @param chassis 底盘状态结构体指针
*/
void SwerveChassis_InverseKinematics(SwerveChassisState* chassis) {
 8006104:	b580      	push	{r7, lr}
 8006106:	b0be      	sub	sp, #248	@ 0xf8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
    const float r = chassis->wheelbase_radius;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    
    // 获取各轮子的实际速度向量
    CartesianCoord_Point v_fl, v_fr, v_rl, v_rr;
    
    // 将极坐标速度转换为笛卡尔坐标
    const PolarCoord_Point polar_fl = {chassis->wheel_fl.drive_speed_current * (float)chassis->wheel_fl.reverse, chassis->wheel_fl.steer_angle_current, 0.0f};
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8006120:	ee07 3a90 	vmov	s15, r3
 8006124:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800612c:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006134:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006138:	f04f 0300 	mov.w	r3, #0
 800613c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    const PolarCoord_Point polar_fr = {chassis->wheel_fr.drive_speed_current * (float)chassis->wheel_fr.reverse, chassis->wheel_fr.steer_angle_current, 0.0f};
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f993 3050 	ldrsb.w	r3, [r3, #80]	@ 0x50
 800614c:	ee07 3a90 	vmov	s15, r3
 8006150:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006158:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006160:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006164:	f04f 0300 	mov.w	r3, #0
 8006168:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    const PolarCoord_Point polar_rl = {chassis->wheel_rl.drive_speed_current * (float)chassis->wheel_rl.reverse, chassis->wheel_rl.steer_angle_current, 0.0f};
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f993 3070 	ldrsb.w	r3, [r3, #112]	@ 0x70
 8006178:	ee07 3a90 	vmov	s15, r3
 800617c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006184:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800618c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006190:	f04f 0300 	mov.w	r3, #0
 8006194:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    const PolarCoord_Point polar_rr = {chassis->wheel_rr.drive_speed_current * (float)chassis->wheel_rr.reverse, chassis->wheel_rr.steer_angle_current, 0.0f};
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f993 3090 	ldrsb.w	r3, [r3, #144]	@ 0x90
 80061a4:	ee07 3a90 	vmov	s15, r3
 80061a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061b0:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80061ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80061be:	f04f 0300 	mov.w	r3, #0
 80061c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    
    PolarToCartesian(&polar_fl, &v_fl);
 80061c6:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 80061ca:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80061ce:	4611      	mov	r1, r2
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7ff fbb3 	bl	800593c <PolarToCartesian>
    PolarToCartesian(&polar_fr, &v_fr);
 80061d6:	f107 02cc 	add.w	r2, r7, #204	@ 0xcc
 80061da:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80061de:	4611      	mov	r1, r2
 80061e0:	4618      	mov	r0, r3
 80061e2:	f7ff fbab 	bl	800593c <PolarToCartesian>
    PolarToCartesian(&polar_rl, &v_rl);
 80061e6:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 80061ea:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80061ee:	4611      	mov	r1, r2
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7ff fba3 	bl	800593c <PolarToCartesian>
    PolarToCartesian(&polar_rr, &v_rr);
 80061f6:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 80061fa:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80061fe:	4611      	mov	r1, r2
 8006200:	4618      	mov	r0, r3
 8006202:	f7ff fb9b 	bl	800593c <PolarToCartesian>
    
    // 计算各轮子在底盘坐标系中的位置
    const CartesianCoord_Point pos_fl = {-r * 0.707107f, r  * 0.707107f, 0.0f};
 8006206:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 800620a:	eef1 7a67 	vneg.f32	s15, s15
 800620e:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8006484 <SwerveChassis_InverseKinematics+0x380>
 8006212:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006216:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
 800621a:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 800621e:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8006484 <SwerveChassis_InverseKinematics+0x380>
 8006222:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006226:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
 800622a:	f04f 0300 	mov.w	r3, #0
 800622e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    const CartesianCoord_Point pos_fr = {-r * 0.707107f, -r * 0.707107f, 0.0f};
 8006232:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8006236:	eef1 7a67 	vneg.f32	s15, s15
 800623a:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 8006484 <SwerveChassis_InverseKinematics+0x380>
 800623e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006242:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
 8006246:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 800624a:	eef1 7a67 	vneg.f32	s15, s15
 800624e:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8006484 <SwerveChassis_InverseKinematics+0x380>
 8006252:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006256:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 800625a:	f04f 0300 	mov.w	r3, #0
 800625e:	677b      	str	r3, [r7, #116]	@ 0x74
    const CartesianCoord_Point pos_rl = {-r * 0.707107f, -r * 0.707107f, 0.0f};
 8006260:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8006264:	eef1 7a67 	vneg.f32	s15, s15
 8006268:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8006484 <SwerveChassis_InverseKinematics+0x380>
 800626c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006270:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
 8006274:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8006278:	eef1 7a67 	vneg.f32	s15, s15
 800627c:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8006484 <SwerveChassis_InverseKinematics+0x380>
 8006280:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006284:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
 8006288:	f04f 0300 	mov.w	r3, #0
 800628c:	66bb      	str	r3, [r7, #104]	@ 0x68
    const CartesianCoord_Point pos_rr = {r  * 0.707107f, -r * 0.707107f, 0.0f};
 800628e:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8006292:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8006484 <SwerveChassis_InverseKinematics+0x380>
 8006296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800629a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
 800629e:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 80062a2:	eef1 7a67 	vneg.f32	s15, s15
 80062a6:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8006484 <SwerveChassis_InverseKinematics+0x380>
 80062aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062ae:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
 80062b2:	f04f 0300 	mov.w	r3, #0
 80062b6:	65fb      	str	r3, [r7, #92]	@ 0x5c

    // 计算平移速度
    CartesianCoord_Point v_sum = {0.0f, 0.0f, 0.0f};
 80062b8:	f04f 0300 	mov.w	r3, #0
 80062bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062be:	f04f 0300 	mov.w	r3, #0
 80062c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062c4:	f04f 0300 	mov.w	r3, #0
 80062c8:	653b      	str	r3, [r7, #80]	@ 0x50
    Add_Cartesian(&v_sum, &v_fl, &v_sum);
 80062ca:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80062ce:	f107 01d8 	add.w	r1, r7, #216	@ 0xd8
 80062d2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80062d6:	4618      	mov	r0, r3
 80062d8:	f7ff fa37 	bl	800574a <Add_Cartesian>
    Add_Cartesian(&v_sum, &v_fr, &v_sum);
 80062dc:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80062e0:	f107 01cc 	add.w	r1, r7, #204	@ 0xcc
 80062e4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7ff fa2e 	bl	800574a <Add_Cartesian>
    Add_Cartesian(&v_sum, &v_rl, &v_sum);
 80062ee:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80062f2:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 80062f6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7ff fa25 	bl	800574a <Add_Cartesian>
    Add_Cartesian(&v_sum, &v_rr, &v_sum);
 8006300:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8006304:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8006308:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800630c:	4618      	mov	r0, r3
 800630e:	f7ff fa1c 	bl	800574a <Add_Cartesian>
    
    chassis->vx_current = v_sum.x / 4.0f;
 8006312:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8006316:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800631a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	edc3 7a03 	vstr	s15, [r3, #12]
    chassis->vy_current = v_sum.y / 4.0f;
 8006324:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8006328:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800632c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	edc3 7a04 	vstr	s15, [r3, #16]
    
    // 计算旋转角速度
    const CartesianCoord_Point v_trans = {chassis->vx_current, chassis->vy_current, 0.0f};
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	643b      	str	r3, [r7, #64]	@ 0x40
 8006342:	f04f 0300 	mov.w	r3, #0
 8006346:	647b      	str	r3, [r7, #68]	@ 0x44
    
    // 计算每个轮子的旋转分量
    CartesianCoord_Point v_rot_fl, v_rot_fr, v_rot_rl, v_rot_rr;
    Subtract_Cartesian(&v_fl, &v_trans, &v_rot_fl);
 8006348:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800634c:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8006350:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8006354:	4618      	mov	r0, r3
 8006356:	f7ff fa25 	bl	80057a4 <Subtract_Cartesian>
    Subtract_Cartesian(&v_fr, &v_trans, &v_rot_fr);
 800635a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800635e:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8006362:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8006366:	4618      	mov	r0, r3
 8006368:	f7ff fa1c 	bl	80057a4 <Subtract_Cartesian>
    Subtract_Cartesian(&v_rl, &v_trans, &v_rot_rl);
 800636c:	f107 0218 	add.w	r2, r7, #24
 8006370:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8006374:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8006378:	4618      	mov	r0, r3
 800637a:	f7ff fa13 	bl	80057a4 <Subtract_Cartesian>
    Subtract_Cartesian(&v_rr, &v_trans, &v_rot_rr);
 800637e:	f107 020c 	add.w	r2, r7, #12
 8006382:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8006386:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800638a:	4618      	mov	r0, r3
 800638c:	f7ff fa0a 	bl	80057a4 <Subtract_Cartesian>
    
    // 计算角速度
    const float omega_fl = (v_rot_fl.x * (-pos_fl.y) + v_rot_fl.y * pos_fl.x) / (r * r);
 8006390:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8006394:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8006398:	eef1 7a67 	vneg.f32	s15, s15
 800639c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063a0:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80063a4:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80063a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063ac:	ee77 6a27 	vadd.f32	s13, s14, s15
 80063b0:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 80063b4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80063b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063bc:	edc7 7a3c 	vstr	s15, [r7, #240]	@ 0xf0
    const float omega_fr = (v_rot_fr.x * (-pos_fr.y) + v_rot_fr.y * pos_fr.x) / (r * r);
 80063c0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80063c4:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80063c8:	eef1 7a67 	vneg.f32	s15, s15
 80063cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063d0:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80063d4:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80063d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063dc:	ee77 6a27 	vadd.f32	s13, s14, s15
 80063e0:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 80063e4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80063e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063ec:	edc7 7a3b 	vstr	s15, [r7, #236]	@ 0xec
    const float omega_rl = (v_rot_rl.x * (-pos_rl.y) + v_rot_rl.y * pos_rl.x) / (r * r);
 80063f0:	ed97 7a06 	vldr	s14, [r7, #24]
 80063f4:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80063f8:	eef1 7a67 	vneg.f32	s15, s15
 80063fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006400:	edd7 6a07 	vldr	s13, [r7, #28]
 8006404:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8006408:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800640c:	ee77 6a27 	vadd.f32	s13, s14, s15
 8006410:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8006414:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8006418:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800641c:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
    const float omega_rr = (v_rot_rr.x * (-pos_rr.y) + v_rot_rr.y * pos_rr.x) / (r * r);
 8006420:	ed97 7a03 	vldr	s14, [r7, #12]
 8006424:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8006428:	eef1 7a67 	vneg.f32	s15, s15
 800642c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006430:	edd7 6a04 	vldr	s13, [r7, #16]
 8006434:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8006438:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800643c:	ee77 6a27 	vadd.f32	s13, s14, s15
 8006440:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8006444:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8006448:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800644c:	edc7 7a39 	vstr	s15, [r7, #228]	@ 0xe4
    
    // 取平均值
    chassis->omega_current = (omega_fl + omega_fr + omega_rl + omega_rr) / 4.0f;
 8006450:	ed97 7a3c 	vldr	s14, [r7, #240]	@ 0xf0
 8006454:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 8006458:	ee37 7a27 	vadd.f32	s14, s14, s15
 800645c:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 8006460:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006464:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8006468:	ee37 7a27 	vadd.f32	s14, s14, s15
 800646c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8006470:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800647a:	bf00      	nop
 800647c:	37f8      	adds	r7, #248	@ 0xf8
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	3f3504f7 	.word	0x3f3504f7

08006488 <Queue_Push>:
 * @param  queue: 队列指针
 * @param  data: 数据指针
 * @param  len: 数据长度
 * @retval None
 */
void Queue_Push(Queue* queue, const void* data, const uint16_t len) {
 8006488:	b580      	push	{r7, lr}
 800648a:	b086      	sub	sp, #24
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	4613      	mov	r3, r2
 8006494:	80fb      	strh	r3, [r7, #6]
    Node* newNode = (Node*)malloc(sizeof(Node));
 8006496:	200c      	movs	r0, #12
 8006498:	f001 f8c8 	bl	800762c <malloc>
 800649c:	4603      	mov	r3, r0
 800649e:	617b      	str	r3, [r7, #20]
    
    void* mem = malloc(len);
 80064a0:	88fb      	ldrh	r3, [r7, #6]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f001 f8c2 	bl	800762c <malloc>
 80064a8:	4603      	mov	r3, r0
 80064aa:	613b      	str	r3, [r7, #16]
    memcpy(mem, data, len);
 80064ac:	88fb      	ldrh	r3, [r7, #6]
 80064ae:	461a      	mov	r2, r3
 80064b0:	68b9      	ldr	r1, [r7, #8]
 80064b2:	6938      	ldr	r0, [r7, #16]
 80064b4:	f001 f9de 	bl	8007874 <memcpy>

    newNode->data = mem;
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	693a      	ldr	r2, [r7, #16]
 80064bc:	601a      	str	r2, [r3, #0]
    newNode->len = len;
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	88fa      	ldrh	r2, [r7, #6]
 80064c2:	809a      	strh	r2, [r3, #4]
    newNode->next = NULL;
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	2200      	movs	r2, #0
 80064c8:	609a      	str	r2, [r3, #8]
    newNode->address = 0;
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	2200      	movs	r2, #0
 80064ce:	80da      	strh	r2, [r3, #6]
    
    if (queue->rear == NULL) {
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d107      	bne.n	80064e8 <Queue_Push+0x60>
        // 队列为空
        queue->front = queue->rear = newNode;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	605a      	str	r2, [r3, #4]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	685a      	ldr	r2, [r3, #4]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	601a      	str	r2, [r3, #0]
 80064e6:	e006      	b.n	80064f6 <Queue_Push+0x6e>
    } else {
        // 队列不为空
        queue->rear->next = newNode;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	697a      	ldr	r2, [r7, #20]
 80064ee:	609a      	str	r2, [r3, #8]
        queue->rear = newNode;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	605a      	str	r2, [r3, #4]
    }
    
    queue->size++;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	1c5a      	adds	r2, r3, #1
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	60da      	str	r2, [r3, #12]
}
 8006500:	bf00      	nop
 8006502:	3718      	adds	r7, #24
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <Queue_Pop>:
/**
 * @brief  出队操作
 * @param  queue: 队列指针
 * @retval Node*: 出队的节点指针，队列为空时返回NULL
 */
Node* Queue_Pop(Queue* queue) {
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
    if (queue->front == NULL) {
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d101      	bne.n	800651c <Queue_Pop+0x14>
        return NULL; // 队列为空
 8006518:	2300      	movs	r3, #0
 800651a:	e016      	b.n	800654a <Queue_Pop+0x42>
    }
    
    queue->popped = queue->front;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	609a      	str	r2, [r3, #8]
    queue->front = queue->front->next;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689a      	ldr	r2, [r3, #8]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	601a      	str	r2, [r3, #0]
    
    if (queue->front == NULL) {
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d102      	bne.n	800653c <Queue_Pop+0x34>
        // 队列变为空
        queue->rear = NULL;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	605a      	str	r2, [r3, #4]
    }

    queue->size--;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	1e5a      	subs	r2, r3, #1
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	60da      	str	r2, [r3, #12]
    return queue->popped;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	689b      	ldr	r3, [r3, #8]
}
 800654a:	4618      	mov	r0, r3
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <Queue_IsEmpty>:
/**
 * @brief  检查队列是否为空
 * @param  queue: 队列指针
 * @retval int: 1表示为空，0表示不为空
 */
uint8_t Queue_IsEmpty(Queue* queue) {
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
    return queue->front == NULL;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	bf0c      	ite	eq
 8006566:	2301      	moveq	r3, #1
 8006568:	2300      	movne	r3, #0
 800656a:	b2db      	uxtb	r3, r3
}
 800656c:	4618      	mov	r0, r3
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <Queue_FreeNode>:
/**
 * @brief  释放节点内存
 * @param node 节点指针
 * @retval None
 */
void Queue_FreeNode(Node* node) {
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
    free(node->data);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4618      	mov	r0, r3
 8006586:	f001 f859 	bl	800763c <free>
    free(node);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f001 f856 	bl	800763c <free>
}
 8006590:	bf00      	nop
 8006592:	3708      	adds	r7, #8
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}

08006598 <RBuffer_AddReadIndex>:
/**
* @brief 增加读索引
* @param buffer
* @param length 要增加的长度
*/
void RBuffer_AddReadIndex(RingBuffer* buffer, const uint16_t length) {
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	460b      	mov	r3, r1
 80065a2:	807b      	strh	r3, [r7, #2]
    buffer->readIndex += length;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 80065aa:	887b      	ldrh	r3, [r7, #2]
 80065ac:	4413      	add	r3, r2
 80065ae:	b29a      	uxth	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    buffer->readIndex %= RING_BUFFER_SIZE;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80065bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
}
 80065c8:	bf00      	nop
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <RBuffer_GetLength>:
* @return 未处理的数据长度
* @retval 0 缓冲区为空
* @retval 1~BUFFER_SIZE-1 未处理的数据长度
* @retval BUFFER_SIZE 缓冲区已满
*/
uint16_t RBuffer_GetLength(const RingBuffer* buffer) {
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
    return (buffer->writeIndex + RING_BUFFER_SIZE - buffer->readIndex) % RING_BUFFER_SIZE;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 80065e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065e6:	687a      	ldr	r2, [r7, #4]
 80065e8:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	@ 0x400
 80065ec:	1a9b      	subs	r3, r3, r2
 80065ee:	425a      	negs	r2, r3
 80065f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065f4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80065f8:	bf58      	it	pl
 80065fa:	4253      	negpl	r3, r2
 80065fc:	b29b      	uxth	r3, r3
}
 80065fe:	4618      	mov	r0, r3
 8006600:	370c      	adds	r7, #12
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr

0800660a <RBuffer_GetRemain>:
* @return 剩余空间
* @retval 0 缓冲区已满
* @retval 1~BUFFER_SIZE-1 剩余空间
* @retval BUFFER_SIZE 缓冲区为空
*/
uint16_t RBuffer_GetRemain(const RingBuffer* buffer) {
 800660a:	b580      	push	{r7, lr}
 800660c:	b082      	sub	sp, #8
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
    return RING_BUFFER_SIZE - RBuffer_GetLength(buffer);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7ff ffde 	bl	80065d4 <RBuffer_GetLength>
 8006618:	4603      	mov	r3, r0
 800661a:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800661e:	b29b      	uxth	r3, r3
}
 8006620:	4618      	mov	r0, r3
 8006622:	3708      	adds	r7, #8
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <RBuffer_Put>:
* @param buffer
* @param data 要写入的数据指针
* @param length 要写入的数据长度
* @return 写入的数据长度
*/
uint16_t RBuffer_Put(RingBuffer* buffer, const uint8_t *data, const uint8_t length) {
 8006628:	b580      	push	{r7, lr}
 800662a:	b086      	sub	sp, #24
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	4613      	mov	r3, r2
 8006634:	71fb      	strb	r3, [r7, #7]
    // 如果缓冲区不足 则不写入数据
    if (RBuffer_GetRemain(buffer) < length) {
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f7ff ffe7 	bl	800660a <RBuffer_GetRemain>
 800663c:	4603      	mov	r3, r0
 800663e:	461a      	mov	r2, r3
 8006640:	79fb      	ldrb	r3, [r7, #7]
 8006642:	b29b      	uxth	r3, r3
 8006644:	429a      	cmp	r2, r3
 8006646:	d201      	bcs.n	800664c <RBuffer_Put+0x24>
        // Error_Handler();
        return 0;
 8006648:	2300      	movs	r3, #0
 800664a:	e042      	b.n	80066d2 <RBuffer_Put+0xaa>
    }
    // 将数据写入缓冲区
    if (buffer->writeIndex + length < RING_BUFFER_SIZE) {
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8006652:	461a      	mov	r2, r3
 8006654:	79fb      	ldrb	r3, [r7, #7]
 8006656:	4413      	add	r3, r2
 8006658:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800665c:	da14      	bge.n	8006688 <RBuffer_Put+0x60>
        memcpy(buffer->buffer + buffer->writeIndex, data, length);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	f8b2 2402 	ldrh.w	r2, [r2, #1026]	@ 0x402
 8006666:	4413      	add	r3, r2
 8006668:	79fa      	ldrb	r2, [r7, #7]
 800666a:	68b9      	ldr	r1, [r7, #8]
 800666c:	4618      	mov	r0, r3
 800666e:	f001 f901 	bl	8007874 <memcpy>
        buffer->writeIndex += length;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8006678:	79fb      	ldrb	r3, [r7, #7]
 800667a:	b29b      	uxth	r3, r3
 800667c:	4413      	add	r3, r2
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8006686:	e022      	b.n	80066ce <RBuffer_Put+0xa6>
    } else {
        uint8_t firstLength = RING_BUFFER_SIZE - buffer->writeIndex;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 800668e:	b2db      	uxtb	r3, r3
 8006690:	425b      	negs	r3, r3
 8006692:	75fb      	strb	r3, [r7, #23]
        memcpy(buffer->buffer + buffer->writeIndex, data, firstLength);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	f8b2 2402 	ldrh.w	r2, [r2, #1026]	@ 0x402
 800669c:	4413      	add	r3, r2
 800669e:	7dfa      	ldrb	r2, [r7, #23]
 80066a0:	68b9      	ldr	r1, [r7, #8]
 80066a2:	4618      	mov	r0, r3
 80066a4:	f001 f8e6 	bl	8007874 <memcpy>
        memcpy(buffer->buffer, data + firstLength, length - firstLength);
 80066a8:	68f8      	ldr	r0, [r7, #12]
 80066aa:	7dfb      	ldrb	r3, [r7, #23]
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	18d1      	adds	r1, r2, r3
 80066b0:	79fa      	ldrb	r2, [r7, #7]
 80066b2:	7dfb      	ldrb	r3, [r7, #23]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	461a      	mov	r2, r3
 80066b8:	f001 f8dc 	bl	8007874 <memcpy>
        buffer->writeIndex = length - firstLength;
 80066bc:	79fb      	ldrb	r3, [r7, #7]
 80066be:	b29a      	uxth	r2, r3
 80066c0:	7dfb      	ldrb	r3, [r7, #23]
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
    }
    return length;
 80066ce:	79fb      	ldrb	r3, [r7, #7]
 80066d0:	b29b      	uxth	r3, r3
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3718      	adds	r7, #24
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}

080066da <RBuffer_GetWithLen>:
* @param message
* @param len
* @return 是否获取到数据帧
* @retval 0 没有获取到数据帧
*/
uint16_t RBuffer_GetWithLen(RingBuffer* buffer, uint8_t *message, const uint16_t len) {
 80066da:	b580      	push	{r7, lr}
 80066dc:	b086      	sub	sp, #24
 80066de:	af00      	add	r7, sp, #0
 80066e0:	60f8      	str	r0, [r7, #12]
 80066e2:	60b9      	str	r1, [r7, #8]
 80066e4:	4613      	mov	r3, r2
 80066e6:	80fb      	strh	r3, [r7, #6]
    const uint16_t buffLen = RBuffer_GetLength(buffer);
 80066e8:	68f8      	ldr	r0, [r7, #12]
 80066ea:	f7ff ff73 	bl	80065d4 <RBuffer_GetLength>
 80066ee:	4603      	mov	r3, r0
 80066f0:	82fb      	strh	r3, [r7, #22]
    if (buffLen >= len) {
 80066f2:	8afa      	ldrh	r2, [r7, #22]
 80066f4:	88fb      	ldrh	r3, [r7, #6]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d33b      	bcc.n	8006772 <RBuffer_GetWithLen+0x98>
        if (buffer->readIndex+len >= RING_BUFFER_SIZE) {
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8006700:	461a      	mov	r2, r3
 8006702:	88fb      	ldrh	r3, [r7, #6]
 8006704:	4413      	add	r3, r2
 8006706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800670a:	db21      	blt.n	8006750 <RBuffer_GetWithLen+0x76>
            memcpy(message,buffer->buffer+buffer->readIndex, RING_BUFFER_SIZE-(buffer->readIndex));
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	68fa      	ldr	r2, [r7, #12]
 8006710:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	@ 0x400
 8006714:	1899      	adds	r1, r3, r2
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800671c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8006720:	461a      	mov	r2, r3
 8006722:	68b8      	ldr	r0, [r7, #8]
 8006724:	f001 f8a6 	bl	8007874 <memcpy>
            memcpy(message+RING_BUFFER_SIZE-(buffer->readIndex),buffer->buffer, buffer->readIndex+len-RING_BUFFER_SIZE);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800672e:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8006732:	68ba      	ldr	r2, [r7, #8]
 8006734:	18d0      	adds	r0, r2, r3
 8006736:	68f9      	ldr	r1, [r7, #12]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800673e:	461a      	mov	r2, r3
 8006740:	88fb      	ldrh	r3, [r7, #6]
 8006742:	4413      	add	r3, r2
 8006744:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8006748:	461a      	mov	r2, r3
 800674a:	f001 f893 	bl	8007874 <memcpy>
 800674e:	e009      	b.n	8006764 <RBuffer_GetWithLen+0x8a>
        } else {
            memcpy(message,buffer->buffer+buffer->readIndex, len);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	@ 0x400
 8006758:	4413      	add	r3, r2
 800675a:	88fa      	ldrh	r2, [r7, #6]
 800675c:	4619      	mov	r1, r3
 800675e:	68b8      	ldr	r0, [r7, #8]
 8006760:	f001 f888 	bl	8007874 <memcpy>
        }
        RBuffer_AddReadIndex(buffer,len);
 8006764:	88fb      	ldrh	r3, [r7, #6]
 8006766:	4619      	mov	r1, r3
 8006768:	68f8      	ldr	r0, [r7, #12]
 800676a:	f7ff ff15 	bl	8006598 <RBuffer_AddReadIndex>
        return len;
 800676e:	88fb      	ldrh	r3, [r7, #6]
 8006770:	e000      	b.n	8006774 <RBuffer_GetWithLen+0x9a>
    } else {
        return 0;
 8006772:	2300      	movs	r3, #0
    }
}
 8006774:	4618      	mov	r0, r3
 8006776:	3718      	adds	r7, #24
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}

0800677c <CAN_Init>:
/* 私有变量 ------------------------------------------------------------------*/
static CAN_DRIVES *can_drives[CAN_NUM];
static uint8_t can_num = 0;

/* 函数体 --------------------------------------------------------------------*/
void CAN_Init(CAN_DRIVES* user_can, CAN_HandleTypeDef* hcan, const CAN_Callback callback){
 800677c:	b580      	push	{r7, lr}
 800677e:	b08e      	sub	sp, #56	@ 0x38
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
    user_can->hcan = hcan;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	68ba      	ldr	r2, [r7, #8]
 800678c:	601a      	str	r2, [r3, #0]
    user_can->callback = callback;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	605a      	str	r2, [r3, #4]

    user_can->tx_msg.IDE = CAN_ID_STD;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2200      	movs	r2, #0
 8006798:	721a      	strb	r2, [r3, #8]
    user_can->tx_msg.RTR = CAN_RTR_DATA;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	725a      	strb	r2, [r3, #9]

    CAN_FilterTypeDef can_filter;
    can_filter.FilterActivation = ENABLE;
 80067a0:	2301      	movs	r3, #1
 80067a2:	633b      	str	r3, [r7, #48]	@ 0x30
    can_filter.FilterMode = CAN_FILTERMODE_IDMASK;
 80067a4:	2300      	movs	r3, #0
 80067a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    can_filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80067a8:	2301      	movs	r3, #1
 80067aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    can_filter.FilterIdHigh = 0x0000;
 80067ac:	2300      	movs	r3, #0
 80067ae:	613b      	str	r3, [r7, #16]
    can_filter.FilterIdLow = 0x0000;
 80067b0:	2300      	movs	r3, #0
 80067b2:	617b      	str	r3, [r7, #20]
    can_filter.FilterMaskIdHigh = 0x0000;
 80067b4:	2300      	movs	r3, #0
 80067b6:	61bb      	str	r3, [r7, #24]
    can_filter.FilterMaskIdLow = 0x0000;
 80067b8:	2300      	movs	r3, #0
 80067ba:	61fb      	str	r3, [r7, #28]
    can_filter.FilterBank = can_num * 14;
 80067bc:	4b17      	ldr	r3, [pc, #92]	@ (800681c <CAN_Init+0xa0>)
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	461a      	mov	r2, r3
 80067c2:	4613      	mov	r3, r2
 80067c4:	00db      	lsls	r3, r3, #3
 80067c6:	1a9b      	subs	r3, r3, r2
 80067c8:	005b      	lsls	r3, r3, #1
 80067ca:	627b      	str	r3, [r7, #36]	@ 0x24
    can_filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 80067cc:	2300      	movs	r3, #0
 80067ce:	623b      	str	r3, [r7, #32]
    can_filter.SlaveStartFilterBank = can_num * 14;
 80067d0:	4b12      	ldr	r3, [pc, #72]	@ (800681c <CAN_Init+0xa0>)
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	461a      	mov	r2, r3
 80067d6:	4613      	mov	r3, r2
 80067d8:	00db      	lsls	r3, r3, #3
 80067da:	1a9b      	subs	r3, r3, r2
 80067dc:	005b      	lsls	r3, r3, #1
 80067de:	637b      	str	r3, [r7, #52]	@ 0x34

    HAL_CAN_ConfigFilter(hcan, &can_filter);
 80067e0:	f107 0310 	add.w	r3, r7, #16
 80067e4:	4619      	mov	r1, r3
 80067e6:	68b8      	ldr	r0, [r7, #8]
 80067e8:	f7fb fad2 	bl	8001d90 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(hcan);
 80067ec:	68b8      	ldr	r0, [r7, #8]
 80067ee:	f7fb fbad 	bl	8001f4c <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80067f2:	2102      	movs	r1, #2
 80067f4:	68b8      	ldr	r0, [r7, #8]
 80067f6:	f7fb fddf 	bl	80023b8 <HAL_CAN_ActivateNotification>

    can_drives[can_num] = user_can;
 80067fa:	4b08      	ldr	r3, [pc, #32]	@ (800681c <CAN_Init+0xa0>)
 80067fc:	781b      	ldrb	r3, [r3, #0]
 80067fe:	4619      	mov	r1, r3
 8006800:	4a07      	ldr	r2, [pc, #28]	@ (8006820 <CAN_Init+0xa4>)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    can_num ++;
 8006808:	4b04      	ldr	r3, [pc, #16]	@ (800681c <CAN_Init+0xa0>)
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	3301      	adds	r3, #1
 800680e:	b2da      	uxtb	r2, r3
 8006810:	4b02      	ldr	r3, [pc, #8]	@ (800681c <CAN_Init+0xa0>)
 8006812:	701a      	strb	r2, [r3, #0]
}
 8006814:	bf00      	nop
 8006816:	3738      	adds	r7, #56	@ 0x38
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}
 800681c:	20000ca4 	.word	0x20000ca4
 8006820:	20000c9c 	.word	0x20000c9c

08006824 <CAN_Send>:

void CAN_Send(const CAN_DRIVES* user_can, const uint32_t id, const uint8_t *data, const uint8_t len){
 8006824:	b580      	push	{r7, lr}
 8006826:	b08a      	sub	sp, #40	@ 0x28
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	607a      	str	r2, [r7, #4]
 8006830:	70fb      	strb	r3, [r7, #3]
    CAN_TxHeaderTypeDef tx_msg;

    tx_msg.StdId = id;
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	613b      	str	r3, [r7, #16]
    tx_msg.ExtId = id;
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	617b      	str	r3, [r7, #20]
    tx_msg.IDE = user_can->tx_msg.IDE;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	7a1b      	ldrb	r3, [r3, #8]
 800683e:	61bb      	str	r3, [r7, #24]
    tx_msg.RTR = user_can->tx_msg.RTR;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	7a5b      	ldrb	r3, [r3, #9]
 8006844:	61fb      	str	r3, [r7, #28]
    tx_msg.DLC = len;
 8006846:	78fb      	ldrb	r3, [r7, #3]
 8006848:	623b      	str	r3, [r7, #32]
    tx_msg.TransmitGlobalTime = DISABLE;
 800684a:	2300      	movs	r3, #0
 800684c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    if (HAL_CAN_AddTxMessage(user_can->hcan, &tx_msg, data, (uint32_t*)CAN_TX_MAILBOX0) == HAL_OK)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6818      	ldr	r0, [r3, #0]
 8006854:	f107 0110 	add.w	r1, r7, #16
 8006858:	2301      	movs	r3, #1
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	f7fb fbba 	bl	8001fd4 <HAL_CAN_AddTxMessage>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d015      	beq.n	8006892 <CAN_Send+0x6e>
        return;
    if (HAL_CAN_AddTxMessage(user_can->hcan, &tx_msg, data, (uint32_t*)CAN_TX_MAILBOX1) == HAL_OK)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6818      	ldr	r0, [r3, #0]
 800686a:	f107 0110 	add.w	r1, r7, #16
 800686e:	2302      	movs	r3, #2
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	f7fb fbaf 	bl	8001fd4 <HAL_CAN_AddTxMessage>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00c      	beq.n	8006896 <CAN_Send+0x72>
        return;
    if (HAL_CAN_AddTxMessage(user_can->hcan, &tx_msg, data, (uint32_t*)CAN_TX_MAILBOX2) == HAL_OK)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	6818      	ldr	r0, [r3, #0]
 8006880:	f107 0110 	add.w	r1, r7, #16
 8006884:	2304      	movs	r3, #4
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	f7fb fba4 	bl	8001fd4 <HAL_CAN_AddTxMessage>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	e002      	b.n	8006898 <CAN_Send+0x74>
        return;
 8006892:	bf00      	nop
 8006894:	e000      	b.n	8006898 <CAN_Send+0x74>
        return;
 8006896:	bf00      	nop
        return;
}
 8006898:	3728      	adds	r7, #40	@ 0x28
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
	...

080068a0 <HAL_CAN_RxFifo0MsgPendingCallback>:


/* 覆写中断回调函数 -----------------------------------------------------------*/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b08c      	sub	sp, #48	@ 0x30
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
    for (uint8_t can_index = 0 ; can_index < can_num ; can_index++) {
 80068a8:	2300      	movs	r3, #0
 80068aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80068ae:	e032      	b.n	8006916 <HAL_CAN_RxFifo0MsgPendingCallback+0x76>
        CAN_DRIVES *can_drive = can_drives[can_index];
 80068b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80068b4:	4a1d      	ldr	r2, [pc, #116]	@ (800692c <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 80068b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068ba:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (hcan == can_drive->hcan) {
 80068bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d122      	bne.n	800690c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
            CAN_RxHeaderTypeDef RxHeader;

            if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, can_drive->rx_msg.Data) != HAL_OK)
 80068c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c8:	3317      	adds	r3, #23
 80068ca:	f107 020c 	add.w	r2, r7, #12
 80068ce:	2100      	movs	r1, #0
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f7fb fc4f 	bl	8002174 <HAL_CAN_GetRxMessage>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d116      	bne.n	800690a <HAL_CAN_RxFifo0MsgPendingCallback+0x6a>
                continue;

            can_drive->rx_msg.StdId = RxHeader.StdId;
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e0:	60da      	str	r2, [r3, #12]
            can_drive->rx_msg.ExtId = RxHeader.ExtId;
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e6:	611a      	str	r2, [r3, #16]

            can_drive->rx_msg.IDE = RxHeader.IDE;
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ee:	751a      	strb	r2, [r3, #20]
            can_drive->rx_msg.RTR = RxHeader.RTR;
 80068f0:	69bb      	ldr	r3, [r7, #24]
 80068f2:	b2da      	uxtb	r2, r3
 80068f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f6:	755a      	strb	r2, [r3, #21]
            can_drive->rx_msg.DLC = RxHeader.DLC;
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	b2da      	uxtb	r2, r3
 80068fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068fe:	759a      	strb	r2, [r3, #22]

            can_drive->callback(can_drive);
 8006900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006906:	4798      	blx	r3
 8006908:	e000      	b.n	800690c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
                continue;
 800690a:	bf00      	nop
    for (uint8_t can_index = 0 ; can_index < can_num ; can_index++) {
 800690c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006910:	3301      	adds	r3, #1
 8006912:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006916:	4b06      	ldr	r3, [pc, #24]	@ (8006930 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800691e:	429a      	cmp	r2, r3
 8006920:	d3c6      	bcc.n	80068b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x10>
        }
    }
 8006922:	bf00      	nop
 8006924:	bf00      	nop
 8006926:	3730      	adds	r7, #48	@ 0x30
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	20000c9c 	.word	0x20000c9c
 8006930:	20000ca4 	.word	0x20000ca4

08006934 <DBUS_receive_dma_no_it>:
  * @param[in]  huart: uart IRQHandler id
  * @param[in]  pData: receive buff
  * @param[in]  Size:  buff size
  * @retval     set success or fail
  */
static void DBUS_receive_dma_no_it(UART_HandleTypeDef* huart, uint8_t* pData){
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
	uint32_t tmp1 = 0;
 800693e:	2300      	movs	r3, #0
 8006940:	60fb      	str	r3, [r7, #12]
	tmp1 = huart->RxState;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006948:	b2db      	uxtb	r3, r3
 800694a:	60fb      	str	r3, [r7, #12]

	if (tmp1 == HAL_UART_STATE_READY)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2b20      	cmp	r3, #32
 8006950:	d11a      	bne.n	8006988 <DBUS_receive_dma_no_it+0x54>
	{
		huart->pRxBuffPtr = pData;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	683a      	ldr	r2, [r7, #0]
 8006956:	629a      	str	r2, [r3, #40]	@ 0x28
		huart->RxXferSize = DBUS_MAX_LEN;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2240      	movs	r2, #64	@ 0x40
 800695c:	859a      	strh	r2, [r3, #44]	@ 0x2c
		huart->ErrorCode  = HAL_UART_ERROR_NONE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	645a      	str	r2, [r3, #68]	@ 0x44

		/* Enable the DMA Stream */
		HAL_DMA_Start(huart->hdmarx, (uint32_t)&huart->Instance->DR, (uint32_t)pData, DBUS_MAX_LEN);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3304      	adds	r3, #4
 800696e:	4619      	mov	r1, r3
 8006970:	683a      	ldr	r2, [r7, #0]
 8006972:	2340      	movs	r3, #64	@ 0x40
 8006974:	f7fc f936 	bl	8002be4 <HAL_DMA_Start>

		/*
		 * Enable the DMA transfer for the receiver request by setting the DMAR bit
		 * in the UART CR3 register
		 */
		SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	695a      	ldr	r2, [r3, #20]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006986:	615a      	str	r2, [r3, #20]
	}
}
 8006988:	bf00      	nop
 800698a:	3710      	adds	r7, #16
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <dma_current_data_counter>:
  * @param[in]  dma_stream: where y can be 1 or 2 to select the DMA and x can be 0
  *             to 7 to select the DMA Stream.
  * @retval     The number of remaining data units in the current DMAy Streamx transfer.
  */
uint16_t dma_current_data_counter(DMA_Stream_TypeDef *dma_stream)
{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  /* Return the number of remaining data units for DMAy Streamx */
  return ((uint16_t)(dma_stream->NDTR));
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	b29b      	uxth	r3, r3
}
 800699e:	4618      	mov	r0, r3
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
	...

080069ac <rc_callback_handler>:
  * @param[out]  dbus_drive:   structure to save handled rc data
  * @param[in]   buff: the buff which saved raw rc data
  * @retval
  */
void rc_callback_handler()
{
 80069ac:	b480      	push	{r7}
 80069ae:	af00      	add	r7, sp, #0
	dbus_drive->ch0  =   (dbus_buf[0]  >> 0  | dbus_buf[1]  << 8 ) & 0x07FF;
 80069b0:	4b5b      	ldr	r3, [pc, #364]	@ (8006b20 <rc_callback_handler+0x174>)
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	b21a      	sxth	r2, r3
 80069b6:	4b5a      	ldr	r3, [pc, #360]	@ (8006b20 <rc_callback_handler+0x174>)
 80069b8:	785b      	ldrb	r3, [r3, #1]
 80069ba:	b21b      	sxth	r3, r3
 80069bc:	021b      	lsls	r3, r3, #8
 80069be:	b21b      	sxth	r3, r3
 80069c0:	4313      	orrs	r3, r2
 80069c2:	b21a      	sxth	r2, r3
 80069c4:	4b57      	ldr	r3, [pc, #348]	@ (8006b24 <rc_callback_handler+0x178>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80069cc:	b212      	sxth	r2, r2
 80069ce:	80da      	strh	r2, [r3, #6]
	dbus_drive->ch0  -=  1024;
 80069d0:	4b54      	ldr	r3, [pc, #336]	@ (8006b24 <rc_callback_handler+0x178>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80069d8:	b29b      	uxth	r3, r3
 80069da:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80069de:	b29a      	uxth	r2, r3
 80069e0:	4b50      	ldr	r3, [pc, #320]	@ (8006b24 <rc_callback_handler+0x178>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	b212      	sxth	r2, r2
 80069e6:	80da      	strh	r2, [r3, #6]
	dbus_drive->ch1  =   (dbus_buf[1]  >> 3  | dbus_buf[2]  << 5 ) & 0x07FF;
 80069e8:	4b4d      	ldr	r3, [pc, #308]	@ (8006b20 <rc_callback_handler+0x174>)
 80069ea:	785b      	ldrb	r3, [r3, #1]
 80069ec:	08db      	lsrs	r3, r3, #3
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	b21a      	sxth	r2, r3
 80069f2:	4b4b      	ldr	r3, [pc, #300]	@ (8006b20 <rc_callback_handler+0x174>)
 80069f4:	789b      	ldrb	r3, [r3, #2]
 80069f6:	b21b      	sxth	r3, r3
 80069f8:	015b      	lsls	r3, r3, #5
 80069fa:	b21b      	sxth	r3, r3
 80069fc:	4313      	orrs	r3, r2
 80069fe:	b21a      	sxth	r2, r3
 8006a00:	4b48      	ldr	r3, [pc, #288]	@ (8006b24 <rc_callback_handler+0x178>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8006a08:	b212      	sxth	r2, r2
 8006a0a:	811a      	strh	r2, [r3, #8]
	dbus_drive->ch1  -=  1024;
 8006a0c:	4b45      	ldr	r3, [pc, #276]	@ (8006b24 <rc_callback_handler+0x178>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8006a1a:	b29a      	uxth	r2, r3
 8006a1c:	4b41      	ldr	r3, [pc, #260]	@ (8006b24 <rc_callback_handler+0x178>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	b212      	sxth	r2, r2
 8006a22:	811a      	strh	r2, [r3, #8]
	dbus_drive->ch2  =   (dbus_buf[2]  >> 6  | dbus_buf[3]  << 2 |  dbus_buf[4] << 10) & 0x07FF;
 8006a24:	4b3e      	ldr	r3, [pc, #248]	@ (8006b20 <rc_callback_handler+0x174>)
 8006a26:	789b      	ldrb	r3, [r3, #2]
 8006a28:	099b      	lsrs	r3, r3, #6
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	b21a      	sxth	r2, r3
 8006a2e:	4b3c      	ldr	r3, [pc, #240]	@ (8006b20 <rc_callback_handler+0x174>)
 8006a30:	78db      	ldrb	r3, [r3, #3]
 8006a32:	b21b      	sxth	r3, r3
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	b21b      	sxth	r3, r3
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	b21a      	sxth	r2, r3
 8006a3c:	4b38      	ldr	r3, [pc, #224]	@ (8006b20 <rc_callback_handler+0x174>)
 8006a3e:	791b      	ldrb	r3, [r3, #4]
 8006a40:	b21b      	sxth	r3, r3
 8006a42:	029b      	lsls	r3, r3, #10
 8006a44:	b21b      	sxth	r3, r3
 8006a46:	4313      	orrs	r3, r2
 8006a48:	b21a      	sxth	r2, r3
 8006a4a:	4b36      	ldr	r3, [pc, #216]	@ (8006b24 <rc_callback_handler+0x178>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8006a52:	b212      	sxth	r2, r2
 8006a54:	815a      	strh	r2, [r3, #10]
	dbus_drive->ch2  -=  1024;
 8006a56:	4b33      	ldr	r3, [pc, #204]	@ (8006b24 <rc_callback_handler+0x178>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	4b2f      	ldr	r3, [pc, #188]	@ (8006b24 <rc_callback_handler+0x178>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	b212      	sxth	r2, r2
 8006a6c:	815a      	strh	r2, [r3, #10]
	dbus_drive->ch3  =   (dbus_buf[4]  >> 1  | dbus_buf[5]  << 7 ) & 0x07FF;
 8006a6e:	4b2c      	ldr	r3, [pc, #176]	@ (8006b20 <rc_callback_handler+0x174>)
 8006a70:	791b      	ldrb	r3, [r3, #4]
 8006a72:	085b      	lsrs	r3, r3, #1
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	b21a      	sxth	r2, r3
 8006a78:	4b29      	ldr	r3, [pc, #164]	@ (8006b20 <rc_callback_handler+0x174>)
 8006a7a:	795b      	ldrb	r3, [r3, #5]
 8006a7c:	b21b      	sxth	r3, r3
 8006a7e:	01db      	lsls	r3, r3, #7
 8006a80:	b21b      	sxth	r3, r3
 8006a82:	4313      	orrs	r3, r2
 8006a84:	b21a      	sxth	r2, r3
 8006a86:	4b27      	ldr	r3, [pc, #156]	@ (8006b24 <rc_callback_handler+0x178>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8006a8e:	b212      	sxth	r2, r2
 8006a90:	819a      	strh	r2, [r3, #12]
	dbus_drive->ch3  -=  1024;
 8006a92:	4b24      	ldr	r3, [pc, #144]	@ (8006b24 <rc_callback_handler+0x178>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	4b20      	ldr	r3, [pc, #128]	@ (8006b24 <rc_callback_handler+0x178>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	b212      	sxth	r2, r2
 8006aa8:	819a      	strh	r2, [r3, #12]

	dbus_drive->roll =   (dbus_buf[16] >> 0  | dbus_buf[17] << 8 ) & 0x07FF;
 8006aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8006b20 <rc_callback_handler+0x174>)
 8006aac:	7c1b      	ldrb	r3, [r3, #16]
 8006aae:	b21a      	sxth	r2, r3
 8006ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8006b20 <rc_callback_handler+0x174>)
 8006ab2:	7c5b      	ldrb	r3, [r3, #17]
 8006ab4:	b21b      	sxth	r3, r3
 8006ab6:	021b      	lsls	r3, r3, #8
 8006ab8:	b21b      	sxth	r3, r3
 8006aba:	4313      	orrs	r3, r2
 8006abc:	b21a      	sxth	r2, r3
 8006abe:	4b19      	ldr	r3, [pc, #100]	@ (8006b24 <rc_callback_handler+0x178>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8006ac6:	b212      	sxth	r2, r2
 8006ac8:	81da      	strh	r2, [r3, #14]
	dbus_drive->roll -=  1024;
 8006aca:	4b16      	ldr	r3, [pc, #88]	@ (8006b24 <rc_callback_handler+0x178>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8006ad8:	b29a      	uxth	r2, r3
 8006ada:	4b12      	ldr	r3, [pc, #72]	@ (8006b24 <rc_callback_handler+0x178>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	b212      	sxth	r2, r2
 8006ae0:	81da      	strh	r2, [r3, #14]

	dbus_drive->sw1  =   ((dbus_buf[5] >> 4) & 0x000C) >> 2;
 8006ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8006b20 <rc_callback_handler+0x174>)
 8006ae4:	795b      	ldrb	r3, [r3, #5]
 8006ae6:	091b      	lsrs	r3, r3, #4
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	109b      	asrs	r3, r3, #2
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	4b0d      	ldr	r3, [pc, #52]	@ (8006b24 <rc_callback_handler+0x178>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f002 0203 	and.w	r2, r2, #3
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	741a      	strb	r2, [r3, #16]
	dbus_drive->sw2  =   ( dbus_buf[5] >> 4) & 0x0003;
 8006afa:	4b09      	ldr	r3, [pc, #36]	@ (8006b20 <rc_callback_handler+0x174>)
 8006afc:	795b      	ldrb	r3, [r3, #5]
 8006afe:	091b      	lsrs	r3, r3, #4
 8006b00:	b2da      	uxtb	r2, r3
 8006b02:	4b08      	ldr	r3, [pc, #32]	@ (8006b24 <rc_callback_handler+0x178>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f002 0203 	and.w	r2, r2, #3
 8006b0a:	b2d2      	uxtb	r2, r2
 8006b0c:	745a      	strb	r2, [r3, #17]

	dbus_drive->is_update = 1;
 8006b0e:	4b05      	ldr	r3, [pc, #20]	@ (8006b24 <rc_callback_handler+0x178>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2201      	movs	r2, #1
 8006b14:	711a      	strb	r2, [r3, #4]
}
 8006b16:	bf00      	nop
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr
 8006b20:	20000cac 	.word	0x20000cac
 8006b24:	20000ca8 	.word	0x20000ca8

08006b28 <DBUS_rx_idle_callback>:
  * @brief      clear idle it flag after uart receive a frame data
  * @param[in]  huart: uart IRQHandler id
  * @retval
  */
static void DBUS_rx_idle_callback(UART_HandleTypeDef* huart)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
	/* clear idle it flag avoid idle interrupt all the time */
	__HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b30:	2300      	movs	r3, #0
 8006b32:	60fb      	str	r3, [r7, #12]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	60fb      	str	r3, [r7, #12]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	60fb      	str	r3, [r7, #12]
 8006b44:	68fb      	ldr	r3, [r7, #12]

	/* handle received data in idle interrupt */
	if (huart == dbus_drive->huart)
 8006b46:	4b18      	ldr	r3, [pc, #96]	@ (8006ba8 <DBUS_rx_idle_callback+0x80>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d125      	bne.n	8006b9e <DBUS_rx_idle_callback+0x76>
	{
		/* clear DMA transfer complete flag */
		__HAL_DMA_DISABLE(huart->hdmarx);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 0201 	bic.w	r2, r2, #1
 8006b64:	601a      	str	r2, [r3, #0]

		/* handle dbus data dbus_buf from DMA */
		if ((DBUS_MAX_LEN - dma_current_data_counter(huart->hdmarx->Instance)) == DBUS_BUFLEN)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f7ff ff0f 	bl	8006990 <dma_current_data_counter>
 8006b72:	4603      	mov	r3, r0
 8006b74:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8006b78:	2b12      	cmp	r3, #18
 8006b7a:	d101      	bne.n	8006b80 <DBUS_rx_idle_callback+0x58>
		{
			rc_callback_handler();
 8006b7c:	f7ff ff16 	bl	80069ac <rc_callback_handler>
		}

		/* restart dma transmission */
		__HAL_DMA_SET_COUNTER(huart->hdmarx, DBUS_MAX_LEN);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	2240      	movs	r2, #64	@ 0x40
 8006b88:	605a      	str	r2, [r3, #4]
		__HAL_DMA_ENABLE(huart->hdmarx);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f042 0201 	orr.w	r2, r2, #1
 8006b9c:	601a      	str	r2, [r3, #0]
	}
}
 8006b9e:	bf00      	nop
 8006ba0:	3710      	adds	r7, #16
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	20000ca8 	.word	0x20000ca8

08006bac <DBUS_receive_handler>:
  * @brief      callback this function when uart interrupt
  * @param[in]  huart: uart IRQHandler id
  * @retval
  */
void DBUS_receive_handler(UART_HandleTypeDef *huart)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) &&
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f003 0310 	and.w	r3, r3, #16
 8006bbe:	2b10      	cmp	r3, #16
 8006bc0:	d109      	bne.n	8006bd6 <DBUS_receive_handler+0x2a>
			__HAL_UART_GET_IT_SOURCE(huart, UART_IT_IDLE))
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	f003 0310 	and.w	r3, r3, #16
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) &&
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <DBUS_receive_handler+0x2a>
	{
		DBUS_rx_idle_callback(huart);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f7ff ffa9 	bl	8006b28 <DBUS_rx_idle_callback>
	}
}
 8006bd6:	bf00      	nop
 8006bd8:	3708      	adds	r7, #8
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
	...

08006be0 <DBUS_Init>:

void DBUS_Init(DBUS_DRIVES* user_dbus, UART_HandleTypeDef* huart){
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b084      	sub	sp, #16
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
	user_dbus->is_update = 0;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	711a      	strb	r2, [r3, #4]
	dbus_drive = user_dbus;
 8006bf0:	4a15      	ldr	r2, [pc, #84]	@ (8006c48 <DBUS_Init+0x68>)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6013      	str	r3, [r2, #0]
	user_dbus->huart = huart;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	683a      	ldr	r2, [r7, #0]
 8006bfa:	601a      	str	r2, [r3, #0]

	/* open uart idle it */
	__HAL_UART_CLEAR_IDLEFLAG(dbus_drive->huart);
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	60fb      	str	r3, [r7, #12]
 8006c00:	4b11      	ldr	r3, [pc, #68]	@ (8006c48 <DBUS_Init+0x68>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	60fb      	str	r3, [r7, #12]
 8006c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8006c48 <DBUS_Init+0x68>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	60fb      	str	r3, [r7, #12]
 8006c18:	68fb      	ldr	r3, [r7, #12]
	__HAL_UART_ENABLE_IT(dbus_drive->huart, UART_IT_IDLE);
 8006c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c48 <DBUS_Init+0x68>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68da      	ldr	r2, [r3, #12]
 8006c24:	4b08      	ldr	r3, [pc, #32]	@ (8006c48 <DBUS_Init+0x68>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f042 0210 	orr.w	r2, r2, #16
 8006c30:	60da      	str	r2, [r3, #12]

	DBUS_receive_dma_no_it(dbus_drive->huart, dbus_buf);
 8006c32:	4b05      	ldr	r3, [pc, #20]	@ (8006c48 <DBUS_Init+0x68>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4904      	ldr	r1, [pc, #16]	@ (8006c4c <DBUS_Init+0x6c>)
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7ff fe7a 	bl	8006934 <DBUS_receive_dma_no_it>
}
 8006c40:	bf00      	nop
 8006c42:	3710      	adds	r7, #16
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	20000ca8 	.word	0x20000ca8
 8006c4c:	20000cac 	.word	0x20000cac

08006c50 <angle_error>:
/* 私有变量 ------------------------------------------------------------------*/
static DJI_MOTOR_DRIVES *motor_drives[DJI_MOTOR_NUM];
static uint8_t motor_num = 0;

/* 函数体 --------------------------------------------------------------------*/
float angle_error(const float feedback, const float target) {
 8006c50:	b480      	push	{r7}
 8006c52:	b085      	sub	sp, #20
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	ed87 0a01 	vstr	s0, [r7, #4]
 8006c5a:	edc7 0a00 	vstr	s1, [r7]
    float error =  target - feedback;
 8006c5e:	ed97 7a00 	vldr	s14, [r7]
 8006c62:	edd7 7a01 	vldr	s15, [r7, #4]
 8006c66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c6a:	edc7 7a03 	vstr	s15, [r7, #12]

    if (fabsf(target - feedback - 8192.0f) < fabsf(error))
 8006c6e:	ed97 7a00 	vldr	s14, [r7]
 8006c72:	edd7 7a01 	vldr	s15, [r7, #4]
 8006c76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c7a:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8006d08 <angle_error+0xb8>
 8006c7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c82:	eeb0 7ae7 	vabs.f32	s14, s15
 8006c86:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c8a:	eef0 7ae7 	vabs.f32	s15, s15
 8006c8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c96:	d50b      	bpl.n	8006cb0 <angle_error+0x60>
        error =  target - feedback - 8192.0f;
 8006c98:	ed97 7a00 	vldr	s14, [r7]
 8006c9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006ca0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ca4:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8006d08 <angle_error+0xb8>
 8006ca8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006cac:	edc7 7a03 	vstr	s15, [r7, #12]

    if (fabsf(target - feedback + 8192.0f) < fabsf(error))
 8006cb0:	ed97 7a00 	vldr	s14, [r7]
 8006cb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8006cb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006cbc:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8006d08 <angle_error+0xb8>
 8006cc0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006cc4:	eeb0 7ae7 	vabs.f32	s14, s15
 8006cc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ccc:	eef0 7ae7 	vabs.f32	s15, s15
 8006cd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cd8:	d50b      	bpl.n	8006cf2 <angle_error+0xa2>
        error = target - feedback + 8192.0f;
 8006cda:	ed97 7a00 	vldr	s14, [r7]
 8006cde:	edd7 7a01 	vldr	s15, [r7, #4]
 8006ce2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ce6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8006d08 <angle_error+0xb8>
 8006cea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006cee:	edc7 7a03 	vstr	s15, [r7, #12]

    return error;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	ee07 3a90 	vmov	s15, r3
}
 8006cf8:	eeb0 0a67 	vmov.f32	s0, s15
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	46000000 	.word	0x46000000

08006d0c <general_error>:

float general_error(const float feedback, const float target) {
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	ed87 0a01 	vstr	s0, [r7, #4]
 8006d16:	edc7 0a00 	vstr	s1, [r7]
    return target - feedback;
 8006d1a:	ed97 7a00 	vldr	s14, [r7]
 8006d1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d22:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8006d26:	eeb0 0a67 	vmov.f32	s0, s15
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <DJI_Motor_Target>:

/**
  * @brief  设置电机目标
  */
void DJI_Motor_Target(DJI_MOTOR_DRIVES *motor, float target){
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	ed87 0a00 	vstr	s0, [r7]
    motor->target = target;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	683a      	ldr	r2, [r7, #0]
 8006d44:	609a      	str	r2, [r3, #8]
}
 8006d46:	bf00      	nop
 8006d48:	370c      	adds	r7, #12
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
	...

08006d54 <DJI_Motor_Init>:

/**
  * @brief  初始化电机
  */
void DJI_Motor_Init(DJI_MOTOR_DRIVES* motor, CAN_DRIVES* can_drive, uint8_t id, enum DJI_MOTOR_Type motor_type, enum DJI_Control_Mode mode, float kp, float ki, float kd, float max_out, float max_iout) {
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b088      	sub	sp, #32
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	61f8      	str	r0, [r7, #28]
 8006d5c:	61b9      	str	r1, [r7, #24]
 8006d5e:	4611      	mov	r1, r2
 8006d60:	461a      	mov	r2, r3
 8006d62:	ed87 0a04 	vstr	s0, [r7, #16]
 8006d66:	edc7 0a03 	vstr	s1, [r7, #12]
 8006d6a:	ed87 1a02 	vstr	s2, [r7, #8]
 8006d6e:	edc7 1a01 	vstr	s3, [r7, #4]
 8006d72:	ed87 2a00 	vstr	s4, [r7]
 8006d76:	460b      	mov	r3, r1
 8006d78:	75fb      	strb	r3, [r7, #23]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	75bb      	strb	r3, [r7, #22]
    motor->can = can_drive;
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	69ba      	ldr	r2, [r7, #24]
 8006d82:	601a      	str	r2, [r3, #0]
    motor->id = id;
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	7dfa      	ldrb	r2, [r7, #23]
 8006d88:	731a      	strb	r2, [r3, #12]
    motor->motor_type = motor_type;
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	7dba      	ldrb	r2, [r7, #22]
 8006d8e:	711a      	strb	r2, [r3, #4]
    motor->control_mode = mode;
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8006d96:	719a      	strb	r2, [r3, #6]
    motor->target = 0;
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	f04f 0200 	mov.w	r2, #0
 8006d9e:	609a      	str	r2, [r3, #8]

    switch (motor_type) {
 8006da0:	7dbb      	ldrb	r3, [r7, #22]
 8006da2:	2b03      	cmp	r3, #3
 8006da4:	d011      	beq.n	8006dca <DJI_Motor_Init+0x76>
 8006da6:	2b03      	cmp	r3, #3
 8006da8:	dc13      	bgt.n	8006dd2 <DJI_Motor_Init+0x7e>
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d005      	beq.n	8006dba <DJI_Motor_Init+0x66>
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	db0f      	blt.n	8006dd2 <DJI_Motor_Init+0x7e>
 8006db2:	3b01      	subs	r3, #1
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d80c      	bhi.n	8006dd2 <DJI_Motor_Init+0x7e>
 8006db8:	e003      	b.n	8006dc2 <DJI_Motor_Init+0x6e>
        case GM6020:
            motor->controller_type = GM6020_Controller;
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	715a      	strb	r2, [r3, #5]
            break;
 8006dc0:	e007      	b.n	8006dd2 <DJI_Motor_Init+0x7e>
        case M3508_direct:
        case M3508_gear:
            motor->controller_type = C620_Controller;
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	715a      	strb	r2, [r3, #5]
            break;
 8006dc8:	e003      	b.n	8006dd2 <DJI_Motor_Init+0x7e>
        case M2006:
            motor->controller_type = C610_Controller;
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	2202      	movs	r2, #2
 8006dce:	715a      	strb	r2, [r3, #5]
            break;
 8006dd0:	bf00      	nop
    }

    switch (motor->controller_type) {
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	795b      	ldrb	r3, [r3, #5]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d005      	beq.n	8006de6 <DJI_Motor_Init+0x92>
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	db3e      	blt.n	8006e5c <DJI_Motor_Init+0x108>
 8006dde:	3b01      	subs	r3, #1
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d83b      	bhi.n	8006e5c <DJI_Motor_Init+0x108>
 8006de4:	e01b      	b.n	8006e1e <DJI_Motor_Init+0xca>
        case GM6020_Controller:
            motor->fdb_id  = GM6020_FEEDBACK_BASE_ID + id;
 8006de6:	7dfb      	ldrb	r3, [r7, #23]
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 8006dee:	b29a      	uxth	r2, r3
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	821a      	strh	r2, [r3, #16]
            if (1 <= id && id <= 4) motor->ctrl_id = GM6020_CURRENT_CONTROL_ID_1;
 8006df4:	7dfb      	ldrb	r3, [r7, #23]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d006      	beq.n	8006e08 <DJI_Motor_Init+0xb4>
 8006dfa:	7dfb      	ldrb	r3, [r7, #23]
 8006dfc:	2b04      	cmp	r3, #4
 8006dfe:	d803      	bhi.n	8006e08 <DJI_Motor_Init+0xb4>
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	f44f 72ff 	mov.w	r2, #510	@ 0x1fe
 8006e06:	81da      	strh	r2, [r3, #14]
            if (5 <= id && id <= 7) motor->ctrl_id = GM6020_CURRENT_CONTROL_ID_2;
 8006e08:	7dfb      	ldrb	r3, [r7, #23]
 8006e0a:	2b04      	cmp	r3, #4
 8006e0c:	d923      	bls.n	8006e56 <DJI_Motor_Init+0x102>
 8006e0e:	7dfb      	ldrb	r3, [r7, #23]
 8006e10:	2b07      	cmp	r3, #7
 8006e12:	d820      	bhi.n	8006e56 <DJI_Motor_Init+0x102>
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	f240 22fe 	movw	r2, #766	@ 0x2fe
 8006e1a:	81da      	strh	r2, [r3, #14]
            break;
 8006e1c:	e01b      	b.n	8006e56 <DJI_Motor_Init+0x102>
        case C620_Controller:
        case C610_Controller:
            motor->fdb_id = C6x0_FEEDBACK_BASE_ID + id;
 8006e1e:	7dfb      	ldrb	r3, [r7, #23]
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006e26:	b29a      	uxth	r2, r3
 8006e28:	69fb      	ldr	r3, [r7, #28]
 8006e2a:	821a      	strh	r2, [r3, #16]
            if (1 <= id && id <= 4) motor->ctrl_id = C6x0_CURRENT_CONTROL_ID_1;
 8006e2c:	7dfb      	ldrb	r3, [r7, #23]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d006      	beq.n	8006e40 <DJI_Motor_Init+0xec>
 8006e32:	7dfb      	ldrb	r3, [r7, #23]
 8006e34:	2b04      	cmp	r3, #4
 8006e36:	d803      	bhi.n	8006e40 <DJI_Motor_Init+0xec>
 8006e38:	69fb      	ldr	r3, [r7, #28]
 8006e3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e3e:	81da      	strh	r2, [r3, #14]
            if (5 <= id && id <= 8) motor->ctrl_id = C6x0_CURRENT_CONTROL_ID_2;
 8006e40:	7dfb      	ldrb	r3, [r7, #23]
 8006e42:	2b04      	cmp	r3, #4
 8006e44:	d909      	bls.n	8006e5a <DJI_Motor_Init+0x106>
 8006e46:	7dfb      	ldrb	r3, [r7, #23]
 8006e48:	2b08      	cmp	r3, #8
 8006e4a:	d806      	bhi.n	8006e5a <DJI_Motor_Init+0x106>
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006e52:	81da      	strh	r2, [r3, #14]
            break;
 8006e54:	e001      	b.n	8006e5a <DJI_Motor_Init+0x106>
            break;
 8006e56:	bf00      	nop
 8006e58:	e000      	b.n	8006e5c <DJI_Motor_Init+0x108>
            break;
 8006e5a:	bf00      	nop
    }

    switch (motor->control_mode) {
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	799b      	ldrb	r3, [r3, #6]
 8006e60:	2b03      	cmp	r3, #3
 8006e62:	d02b      	beq.n	8006ebc <DJI_Motor_Init+0x168>
 8006e64:	2b03      	cmp	r3, #3
 8006e66:	dc2a      	bgt.n	8006ebe <DJI_Motor_Init+0x16a>
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d005      	beq.n	8006e78 <DJI_Motor_Init+0x124>
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	db26      	blt.n	8006ebe <DJI_Motor_Init+0x16a>
 8006e70:	3b01      	subs	r3, #1
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d823      	bhi.n	8006ebe <DJI_Motor_Init+0x16a>
 8006e76:	e010      	b.n	8006e9a <DJI_Motor_Init+0x146>
        case Rotor_angle:
            PID_Init(&motor->pid_controller, angle_error, kp, ki, kd, max_out, max_iout);
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	331c      	adds	r3, #28
 8006e7c:	ed97 2a00 	vldr	s4, [r7]
 8006e80:	edd7 1a01 	vldr	s3, [r7, #4]
 8006e84:	ed97 1a02 	vldr	s2, [r7, #8]
 8006e88:	edd7 0a03 	vldr	s1, [r7, #12]
 8006e8c:	ed97 0a04 	vldr	s0, [r7, #16]
 8006e90:	4913      	ldr	r1, [pc, #76]	@ (8006ee0 <DJI_Motor_Init+0x18c>)
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7fe fdf0 	bl	8005a78 <PID_Init>
            break;
 8006e98:	e011      	b.n	8006ebe <DJI_Motor_Init+0x16a>
        case Rotor_speed:
        case Torque_current:
            PID_Init(&motor->pid_controller, general_error, kp, ki, kd, max_out, max_iout);
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	331c      	adds	r3, #28
 8006e9e:	ed97 2a00 	vldr	s4, [r7]
 8006ea2:	edd7 1a01 	vldr	s3, [r7, #4]
 8006ea6:	ed97 1a02 	vldr	s2, [r7, #8]
 8006eaa:	edd7 0a03 	vldr	s1, [r7, #12]
 8006eae:	ed97 0a04 	vldr	s0, [r7, #16]
 8006eb2:	490c      	ldr	r1, [pc, #48]	@ (8006ee4 <DJI_Motor_Init+0x190>)
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f7fe fddf 	bl	8005a78 <PID_Init>
            break;
 8006eba:	e000      	b.n	8006ebe <DJI_Motor_Init+0x16a>
        case OpenLoop_current:
            break;
 8006ebc:	bf00      	nop
    }

    motor_drives[motor_num] = motor;
 8006ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8006ee8 <DJI_Motor_Init+0x194>)
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	4a09      	ldr	r2, [pc, #36]	@ (8006eec <DJI_Motor_Init+0x198>)
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    motor_num++;
 8006ecc:	4b06      	ldr	r3, [pc, #24]	@ (8006ee8 <DJI_Motor_Init+0x194>)
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	b2da      	uxtb	r2, r3
 8006ed4:	4b04      	ldr	r3, [pc, #16]	@ (8006ee8 <DJI_Motor_Init+0x194>)
 8006ed6:	701a      	strb	r2, [r3, #0]
}
 8006ed8:	bf00      	nop
 8006eda:	3720      	adds	r7, #32
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}
 8006ee0:	08006c51 	.word	0x08006c51
 8006ee4:	08006d0d 	.word	0x08006d0d
 8006ee8:	20000d00 	.word	0x20000d00
 8006eec:	20000cc0 	.word	0x20000cc0

08006ef0 <DJI_Motor_Handle>:

/**
  * @brief  处理 CAN 接收数据
  * @note   需要在 CAN 回调中调用
  */
void DJI_Motor_Handle(CAN_DRIVES* can_drive) {
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b088      	sub	sp, #32
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
    for (uint8_t motor_index = 0; motor_index < motor_num; motor_index++) {
 8006ef8:	2300      	movs	r3, #0
 8006efa:	77fb      	strb	r3, [r7, #31]
 8006efc:	e09c      	b.n	8007038 <DJI_Motor_Handle+0x148>
        DJI_MOTOR_DRIVES *motor = motor_drives[motor_index];
 8006efe:	7ffb      	ldrb	r3, [r7, #31]
 8006f00:	4a53      	ldr	r2, [pc, #332]	@ (8007050 <DJI_Motor_Handle+0x160>)
 8006f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f06:	61bb      	str	r3, [r7, #24]
        
        if (motor->can->hcan == can_drive->hcan && motor->fdb_id == can_drive->rx_msg.StdId) {
 8006f08:	69bb      	ldr	r3, [r7, #24]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	429a      	cmp	r2, r3
 8006f14:	f040 808d 	bne.w	8007032 <DJI_Motor_Handle+0x142>
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	8a1b      	ldrh	r3, [r3, #16]
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	f040 8085 	bne.w	8007032 <DJI_Motor_Handle+0x142>
            const uint8_t *data = can_drive->rx_msg.Data;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	3317      	adds	r3, #23
 8006f2c:	617b      	str	r3, [r7, #20]
            motor->rotor_angle    = (uint16_t)(data[0] << 8 | data[1]);
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	b21b      	sxth	r3, r3
 8006f34:	021b      	lsls	r3, r3, #8
 8006f36:	b21a      	sxth	r2, r3
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	b21b      	sxth	r3, r3
 8006f40:	4313      	orrs	r3, r2
 8006f42:	b21b      	sxth	r3, r3
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	69bb      	ldr	r3, [r7, #24]
 8006f48:	825a      	strh	r2, [r3, #18]
            motor->rotor_speed    = (int16_t) (data[2] << 8 | data[3]);
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	3302      	adds	r3, #2
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	b21b      	sxth	r3, r3
 8006f52:	021b      	lsls	r3, r3, #8
 8006f54:	b21a      	sxth	r2, r3
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	3303      	adds	r3, #3
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	b21b      	sxth	r3, r3
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	b21a      	sxth	r2, r3
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	829a      	strh	r2, [r3, #20]
            motor->torque_current = (int16_t) (data[4] << 8 | data[5]);
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	3304      	adds	r3, #4
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	b21b      	sxth	r3, r3
 8006f6e:	021b      	lsls	r3, r3, #8
 8006f70:	b21a      	sxth	r2, r3
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	3305      	adds	r3, #5
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	b21b      	sxth	r3, r3
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	b21a      	sxth	r2, r3
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	82da      	strh	r2, [r3, #22]
            motor->temperate = data[6];
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	3306      	adds	r3, #6
 8006f86:	781a      	ldrb	r2, [r3, #0]
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	761a      	strb	r2, [r3, #24]
            
            if (motor->control_mode == OpenLoop_current) {
 8006f8c:	69bb      	ldr	r3, [r7, #24]
 8006f8e:	799b      	ldrb	r3, [r3, #6]
 8006f90:	2b03      	cmp	r3, #3
 8006f92:	d04d      	beq.n	8007030 <DJI_Motor_Handle+0x140>
                continue;
            }
            if (motor->control_mode == Rotor_speed) {
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	799b      	ldrb	r3, [r3, #6]
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d115      	bne.n	8006fc8 <DJI_Motor_Handle+0xd8>
                const float speed = motor->rotor_speed;
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8006fa2:	ee07 3a90 	vmov	s15, r3
 8006fa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006faa:	edc7 7a04 	vstr	s15, [r7, #16]
                PID_Calculate(&motor->pid_controller, motor->target, speed);
 8006fae:	69bb      	ldr	r3, [r7, #24]
 8006fb0:	f103 021c 	add.w	r2, r3, #28
 8006fb4:	69bb      	ldr	r3, [r7, #24]
 8006fb6:	edd3 7a02 	vldr	s15, [r3, #8]
 8006fba:	edd7 0a04 	vldr	s1, [r7, #16]
 8006fbe:	eeb0 0a67 	vmov.f32	s0, s15
 8006fc2:	4610      	mov	r0, r2
 8006fc4:	f7fe fda3 	bl	8005b0e <PID_Calculate>
            }
            if (motor->control_mode == Rotor_angle) {
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	799b      	ldrb	r3, [r3, #6]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d114      	bne.n	8006ffa <DJI_Motor_Handle+0x10a>
                const float angle = motor->rotor_angle;
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	8a5b      	ldrh	r3, [r3, #18]
 8006fd4:	ee07 3a90 	vmov	s15, r3
 8006fd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fdc:	edc7 7a03 	vstr	s15, [r7, #12]
                PID_Calculate(&motor->pid_controller, motor->target, angle);
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	f103 021c 	add.w	r2, r3, #28
 8006fe6:	69bb      	ldr	r3, [r7, #24]
 8006fe8:	edd3 7a02 	vldr	s15, [r3, #8]
 8006fec:	edd7 0a03 	vldr	s1, [r7, #12]
 8006ff0:	eeb0 0a67 	vmov.f32	s0, s15
 8006ff4:	4610      	mov	r0, r2
 8006ff6:	f7fe fd8a 	bl	8005b0e <PID_Calculate>
            }
            if (motor->control_mode == Torque_current) {
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	799b      	ldrb	r3, [r3, #6]
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d117      	bne.n	8007032 <DJI_Motor_Handle+0x142>
                const float current = motor->torque_current;
 8007002:	69bb      	ldr	r3, [r7, #24]
 8007004:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8007008:	ee07 3a90 	vmov	s15, r3
 800700c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007010:	edc7 7a02 	vstr	s15, [r7, #8]
                PID_Calculate(&motor->pid_controller, motor->target, current);
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	f103 021c 	add.w	r2, r3, #28
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	edd3 7a02 	vldr	s15, [r3, #8]
 8007020:	edd7 0a02 	vldr	s1, [r7, #8]
 8007024:	eeb0 0a67 	vmov.f32	s0, s15
 8007028:	4610      	mov	r0, r2
 800702a:	f7fe fd70 	bl	8005b0e <PID_Calculate>
 800702e:	e000      	b.n	8007032 <DJI_Motor_Handle+0x142>
                continue;
 8007030:	bf00      	nop
    for (uint8_t motor_index = 0; motor_index < motor_num; motor_index++) {
 8007032:	7ffb      	ldrb	r3, [r7, #31]
 8007034:	3301      	adds	r3, #1
 8007036:	77fb      	strb	r3, [r7, #31]
 8007038:	4b06      	ldr	r3, [pc, #24]	@ (8007054 <DJI_Motor_Handle+0x164>)
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	7ffa      	ldrb	r2, [r7, #31]
 800703e:	429a      	cmp	r2, r3
 8007040:	f4ff af5d 	bcc.w	8006efe <DJI_Motor_Handle+0xe>
            }
        }
    }
}
 8007044:	bf00      	nop
 8007046:	bf00      	nop
 8007048:	3720      	adds	r7, #32
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}
 800704e:	bf00      	nop
 8007050:	20000cc0 	.word	0x20000cc0
 8007054:	20000d00 	.word	0x20000d00

08007058 <DJI_Motor_Execute>:

void DJI_Motor_Execute(CAN_DRIVES* can_drive) {
 8007058:	b580      	push	{r7, lr}
 800705a:	b090      	sub	sp, #64	@ 0x40
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
    uint8_t GM6020_control_id_1_frame [8] = {0};
 8007060:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007064:	2200      	movs	r2, #0
 8007066:	601a      	str	r2, [r3, #0]
 8007068:	605a      	str	r2, [r3, #4]
    uint8_t GM6020_control_id_2_frame [8] = {0};
 800706a:	f107 031c 	add.w	r3, r7, #28
 800706e:	2200      	movs	r2, #0
 8007070:	601a      	str	r2, [r3, #0]
 8007072:	605a      	str	r2, [r3, #4]
    uint8_t C6x0_control_id_1_frame   [8] = {0};
 8007074:	f107 0314 	add.w	r3, r7, #20
 8007078:	2200      	movs	r2, #0
 800707a:	601a      	str	r2, [r3, #0]
 800707c:	605a      	str	r2, [r3, #4]
    uint8_t C6x0_control_id_2_frame   [8] = {0};
 800707e:	f107 030c 	add.w	r3, r7, #12
 8007082:	2200      	movs	r2, #0
 8007084:	601a      	str	r2, [r3, #0]
 8007086:	605a      	str	r2, [r3, #4]

    for (uint8_t motor_index = 0; motor_index < motor_num; motor_index++) {
 8007088:	2300      	movs	r3, #0
 800708a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800708e:	e0a8      	b.n	80071e2 <DJI_Motor_Execute+0x18a>
        const DJI_MOTOR_DRIVES *motor = motor_drives[motor_index];
 8007090:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007094:	4a8b      	ldr	r2, [pc, #556]	@ (80072c4 <DJI_Motor_Execute+0x26c>)
 8007096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800709a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (motor->can != can_drive)
 800709c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	429a      	cmp	r2, r3
 80070a4:	f040 8095 	bne.w	80071d2 <DJI_Motor_Execute+0x17a>
            continue;
        int16_t current = 0;
 80070a8:	2300      	movs	r3, #0
 80070aa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
        switch (motor->control_mode) {
 80070ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ae:	799b      	ldrb	r3, [r3, #6]
 80070b0:	2b02      	cmp	r3, #2
 80070b2:	dc02      	bgt.n	80070ba <DJI_Motor_Execute+0x62>
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	da0b      	bge.n	80070d0 <DJI_Motor_Execute+0x78>
 80070b8:	e013      	b.n	80070e2 <DJI_Motor_Execute+0x8a>
 80070ba:	2b03      	cmp	r3, #3
 80070bc:	d111      	bne.n	80070e2 <DJI_Motor_Execute+0x8a>
            case OpenLoop_current:
                current = (int16_t) motor->target;
 80070be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80070c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80070c8:	ee17 3a90 	vmov	r3, s15
 80070cc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
                break;
 80070ce:	e008      	b.n	80070e2 <DJI_Motor_Execute+0x8a>
            case Rotor_angle:
            case Rotor_speed:
            case Torque_current:
                current = (int16_t) motor->pid_controller.out;
 80070d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80070d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80070da:	ee17 3a90 	vmov	r3, s15
 80070de:	87bb      	strh	r3, [r7, #60]	@ 0x3c
                break;
 80070e0:	bf00      	nop
        }

        switch (motor->ctrl_id) {
 80070e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e4:	89db      	ldrh	r3, [r3, #14]
 80070e6:	f240 22fe 	movw	r2, #766	@ 0x2fe
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d029      	beq.n	8007142 <DJI_Motor_Execute+0xea>
 80070ee:	f240 22fe 	movw	r2, #766	@ 0x2fe
 80070f2:	4293      	cmp	r3, r2
 80070f4:	dc6f      	bgt.n	80071d6 <DJI_Motor_Execute+0x17e>
 80070f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070fa:	d03a      	beq.n	8007172 <DJI_Motor_Execute+0x11a>
 80070fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007100:	dc69      	bgt.n	80071d6 <DJI_Motor_Execute+0x17e>
 8007102:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8007106:	d004      	beq.n	8007112 <DJI_Motor_Execute+0xba>
 8007108:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800710c:	4293      	cmp	r3, r2
 800710e:	d048      	beq.n	80071a2 <DJI_Motor_Execute+0x14a>
            case C6x0_CURRENT_CONTROL_ID_2:
                C6x0_control_id_2_frame   [2 * motor->id - 9  ] = (uint8_t) (current >> 0);
                C6x0_control_id_2_frame   [2 * motor->id - 10 ] = (uint8_t) (current >> 8);
                break;
            default:
                break;
 8007110:	e061      	b.n	80071d6 <DJI_Motor_Execute+0x17e>
                GM6020_control_id_1_frame [2 * motor->id - 1  ] = (uint8_t) (current >> 0);
 8007112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007114:	7b1b      	ldrb	r3, [r3, #12]
 8007116:	005b      	lsls	r3, r3, #1
 8007118:	3b01      	subs	r3, #1
 800711a:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800711c:	b2d2      	uxtb	r2, r2
 800711e:	3340      	adds	r3, #64	@ 0x40
 8007120:	443b      	add	r3, r7
 8007122:	f803 2c1c 	strb.w	r2, [r3, #-28]
                GM6020_control_id_1_frame [2 * motor->id - 2  ] = (uint8_t) (current >> 8);
 8007126:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800712a:	121b      	asrs	r3, r3, #8
 800712c:	b21a      	sxth	r2, r3
 800712e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007130:	7b1b      	ldrb	r3, [r3, #12]
 8007132:	3b01      	subs	r3, #1
 8007134:	005b      	lsls	r3, r3, #1
 8007136:	b2d2      	uxtb	r2, r2
 8007138:	3340      	adds	r3, #64	@ 0x40
 800713a:	443b      	add	r3, r7
 800713c:	f803 2c1c 	strb.w	r2, [r3, #-28]
                break;
 8007140:	e04a      	b.n	80071d8 <DJI_Motor_Execute+0x180>
                GM6020_control_id_2_frame [2 * motor->id - 9  ] = (uint8_t) (current >> 0);
 8007142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007144:	7b1b      	ldrb	r3, [r3, #12]
 8007146:	005b      	lsls	r3, r3, #1
 8007148:	3b09      	subs	r3, #9
 800714a:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800714c:	b2d2      	uxtb	r2, r2
 800714e:	3340      	adds	r3, #64	@ 0x40
 8007150:	443b      	add	r3, r7
 8007152:	f803 2c24 	strb.w	r2, [r3, #-36]
                GM6020_control_id_2_frame [2 * motor->id - 10 ] = (uint8_t) (current >> 8);
 8007156:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800715a:	121b      	asrs	r3, r3, #8
 800715c:	b21a      	sxth	r2, r3
 800715e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007160:	7b1b      	ldrb	r3, [r3, #12]
 8007162:	3b05      	subs	r3, #5
 8007164:	005b      	lsls	r3, r3, #1
 8007166:	b2d2      	uxtb	r2, r2
 8007168:	3340      	adds	r3, #64	@ 0x40
 800716a:	443b      	add	r3, r7
 800716c:	f803 2c24 	strb.w	r2, [r3, #-36]
                break;
 8007170:	e032      	b.n	80071d8 <DJI_Motor_Execute+0x180>
                C6x0_control_id_1_frame   [2 * motor->id - 1  ] = (uint8_t) (current >> 0);
 8007172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007174:	7b1b      	ldrb	r3, [r3, #12]
 8007176:	005b      	lsls	r3, r3, #1
 8007178:	3b01      	subs	r3, #1
 800717a:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800717c:	b2d2      	uxtb	r2, r2
 800717e:	3340      	adds	r3, #64	@ 0x40
 8007180:	443b      	add	r3, r7
 8007182:	f803 2c2c 	strb.w	r2, [r3, #-44]
                C6x0_control_id_1_frame   [2 * motor->id - 2  ] = (uint8_t) (current >> 8);
 8007186:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800718a:	121b      	asrs	r3, r3, #8
 800718c:	b21a      	sxth	r2, r3
 800718e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007190:	7b1b      	ldrb	r3, [r3, #12]
 8007192:	3b01      	subs	r3, #1
 8007194:	005b      	lsls	r3, r3, #1
 8007196:	b2d2      	uxtb	r2, r2
 8007198:	3340      	adds	r3, #64	@ 0x40
 800719a:	443b      	add	r3, r7
 800719c:	f803 2c2c 	strb.w	r2, [r3, #-44]
                break;
 80071a0:	e01a      	b.n	80071d8 <DJI_Motor_Execute+0x180>
                C6x0_control_id_2_frame   [2 * motor->id - 9  ] = (uint8_t) (current >> 0);
 80071a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071a4:	7b1b      	ldrb	r3, [r3, #12]
 80071a6:	005b      	lsls	r3, r3, #1
 80071a8:	3b09      	subs	r3, #9
 80071aa:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80071ac:	b2d2      	uxtb	r2, r2
 80071ae:	3340      	adds	r3, #64	@ 0x40
 80071b0:	443b      	add	r3, r7
 80071b2:	f803 2c34 	strb.w	r2, [r3, #-52]
                C6x0_control_id_2_frame   [2 * motor->id - 10 ] = (uint8_t) (current >> 8);
 80071b6:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 80071ba:	121b      	asrs	r3, r3, #8
 80071bc:	b21a      	sxth	r2, r3
 80071be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071c0:	7b1b      	ldrb	r3, [r3, #12]
 80071c2:	3b05      	subs	r3, #5
 80071c4:	005b      	lsls	r3, r3, #1
 80071c6:	b2d2      	uxtb	r2, r2
 80071c8:	3340      	adds	r3, #64	@ 0x40
 80071ca:	443b      	add	r3, r7
 80071cc:	f803 2c34 	strb.w	r2, [r3, #-52]
                break;
 80071d0:	e002      	b.n	80071d8 <DJI_Motor_Execute+0x180>
            continue;
 80071d2:	bf00      	nop
 80071d4:	e000      	b.n	80071d8 <DJI_Motor_Execute+0x180>
                break;
 80071d6:	bf00      	nop
    for (uint8_t motor_index = 0; motor_index < motor_num; motor_index++) {
 80071d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80071dc:	3301      	adds	r3, #1
 80071de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80071e2:	4b39      	ldr	r3, [pc, #228]	@ (80072c8 <DJI_Motor_Execute+0x270>)
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80071ea:	429a      	cmp	r2, r3
 80071ec:	f4ff af50 	bcc.w	8007090 <DJI_Motor_Execute+0x38>
        }
    }

    uint8_t GM6020_control_id_1_sign = 1;
 80071f0:	2301      	movs	r3, #1
 80071f2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    uint8_t GM6020_control_id_2_sign = 1;
 80071f6:	2301      	movs	r3, #1
 80071f8:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    uint8_t C6x0_control_id_1_sign = 1;
 80071fc:	2301      	movs	r3, #1
 80071fe:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    uint8_t C6x0_control_id_2_sign = 1;
 8007202:	2301      	movs	r3, #1
 8007204:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38

    for (uint8_t motor_index = 0; motor_index < motor_num; motor_index++) {
 8007208:	2300      	movs	r3, #0
 800720a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800720e:	e04d      	b.n	80072ac <DJI_Motor_Execute+0x254>
        const DJI_MOTOR_DRIVES *motor = motor_drives[motor_index];
 8007210:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007214:	4a2b      	ldr	r2, [pc, #172]	@ (80072c4 <DJI_Motor_Execute+0x26c>)
 8007216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800721a:	633b      	str	r3, [r7, #48]	@ 0x30
        if (motor->can != can_drive)
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	429a      	cmp	r2, r3
 8007224:	d13c      	bne.n	80072a0 <DJI_Motor_Execute+0x248>
            continue;

        if (GM6020_control_id_1_sign) {
 8007226:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00a      	beq.n	8007244 <DJI_Motor_Execute+0x1ec>
            CAN_Send(can_drive, GM6020_CURRENT_CONTROL_ID_1, GM6020_control_id_1_frame, 8);
 800722e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8007232:	2308      	movs	r3, #8
 8007234:	f44f 71ff 	mov.w	r1, #510	@ 0x1fe
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f7ff faf3 	bl	8006824 <CAN_Send>
            GM6020_control_id_1_sign = 0;
 800723e:	2300      	movs	r3, #0
 8007240:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        }
        if (GM6020_control_id_2_sign) {
 8007244:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8007248:	2b00      	cmp	r3, #0
 800724a:	d00a      	beq.n	8007262 <DJI_Motor_Execute+0x20a>
            CAN_Send(can_drive, GM6020_CURRENT_CONTROL_ID_2, GM6020_control_id_2_frame, 8);
 800724c:	f107 021c 	add.w	r2, r7, #28
 8007250:	2308      	movs	r3, #8
 8007252:	f240 21fe 	movw	r1, #766	@ 0x2fe
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f7ff fae4 	bl	8006824 <CAN_Send>
            GM6020_control_id_2_sign = 0;
 800725c:	2300      	movs	r3, #0
 800725e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
        }
        if (C6x0_control_id_1_sign) {
 8007262:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007266:	2b00      	cmp	r3, #0
 8007268:	d00a      	beq.n	8007280 <DJI_Motor_Execute+0x228>
            CAN_Send(can_drive, C6x0_CURRENT_CONTROL_ID_1, C6x0_control_id_1_frame, 8);
 800726a:	f107 0214 	add.w	r2, r7, #20
 800726e:	2308      	movs	r3, #8
 8007270:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f7ff fad5 	bl	8006824 <CAN_Send>
            C6x0_control_id_1_sign = 0;
 800727a:	2300      	movs	r3, #0
 800727c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
        }
        if (C6x0_control_id_2_sign) {
 8007280:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8007284:	2b00      	cmp	r3, #0
 8007286:	d00c      	beq.n	80072a2 <DJI_Motor_Execute+0x24a>
            CAN_Send(can_drive, C6x0_CURRENT_CONTROL_ID_2, C6x0_control_id_2_frame, 8);
 8007288:	f107 020c 	add.w	r2, r7, #12
 800728c:	2308      	movs	r3, #8
 800728e:	f240 11ff 	movw	r1, #511	@ 0x1ff
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f7ff fac6 	bl	8006824 <CAN_Send>
            C6x0_control_id_2_sign = 0;
 8007298:	2300      	movs	r3, #0
 800729a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800729e:	e000      	b.n	80072a2 <DJI_Motor_Execute+0x24a>
            continue;
 80072a0:	bf00      	nop
    for (uint8_t motor_index = 0; motor_index < motor_num; motor_index++) {
 80072a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80072a6:	3301      	adds	r3, #1
 80072a8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80072ac:	4b06      	ldr	r3, [pc, #24]	@ (80072c8 <DJI_Motor_Execute+0x270>)
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d3ab      	bcc.n	8007210 <DJI_Motor_Execute+0x1b8>
        }

    }
}
 80072b8:	bf00      	nop
 80072ba:	bf00      	nop
 80072bc:	3740      	adds	r7, #64	@ 0x40
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	bf00      	nop
 80072c4:	20000cc0 	.word	0x20000cc0
 80072c8:	20000d00 	.word	0x20000d00

080072cc <LED_Init>:
/* 包含头文件 ----------------------------------------------------------------*/
#include "../Inc/user_led.h"
#include "../../Core/Inc/bsp.h"

/* 函数体 --------------------------------------------------------------------*/
void LED_Init(LED_DRIVES *led,GPIO_TypeDef *GPIO, uint16_t pin, uint8_t is_reversal){
 80072cc:	b480      	push	{r7}
 80072ce:	b085      	sub	sp, #20
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	60b9      	str	r1, [r7, #8]
 80072d6:	4611      	mov	r1, r2
 80072d8:	461a      	mov	r2, r3
 80072da:	460b      	mov	r3, r1
 80072dc:	80fb      	strh	r3, [r7, #6]
 80072de:	4613      	mov	r3, r2
 80072e0:	717b      	strb	r3, [r7, #5]
  led->GPIO = GPIO;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	601a      	str	r2, [r3, #0]
  led->pin = pin;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	88fa      	ldrh	r2, [r7, #6]
 80072ec:	809a      	strh	r2, [r3, #4]
  led->is_reversal = is_reversal;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	797a      	ldrb	r2, [r7, #5]
 80072f2:	719a      	strb	r2, [r3, #6]
}
 80072f4:	bf00      	nop
 80072f6:	3714      	adds	r7, #20
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <UART_QueueHandle>:
static UART_DRIVES *uart_drives[UART_NUM];
static uint8_t uart_num = 0;
static uint8_t is_init_loop_event_sign = 0;

/* 函数体 --------------------------------------------------------------------*/
void UART_QueueHandle(void) {
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
	for (uint8_t uart_index = 0 ; uart_index < uart_num ; uart_index++){
 8007306:	2300      	movs	r3, #0
 8007308:	71fb      	strb	r3, [r7, #7]
 800730a:	e049      	b.n	80073a0 <UART_QueueHandle+0xa0>
		// 串口接收队列
		if (RBuffer_GetLength(&uart_drives[uart_index]->rx_ringBuffer)) {
 800730c:	79fb      	ldrb	r3, [r7, #7]
 800730e:	4a29      	ldr	r2, [pc, #164]	@ (80073b4 <UART_QueueHandle+0xb4>)
 8007310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007314:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8007318:	4618      	mov	r0, r3
 800731a:	f7ff f95b 	bl	80065d4 <RBuffer_GetLength>
 800731e:	4603      	mov	r3, r0
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00b      	beq.n	800733c <UART_QueueHandle+0x3c>
			uart_drives[uart_index]->callback(uart_drives[uart_index]);
 8007324:	79fb      	ldrb	r3, [r7, #7]
 8007326:	4a23      	ldr	r2, [pc, #140]	@ (80073b4 <UART_QueueHandle+0xb4>)
 8007328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800732c:	f8d3 351c 	ldr.w	r3, [r3, #1308]	@ 0x51c
 8007330:	79fa      	ldrb	r2, [r7, #7]
 8007332:	4920      	ldr	r1, [pc, #128]	@ (80073b4 <UART_QueueHandle+0xb4>)
 8007334:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8007338:	4610      	mov	r0, r2
 800733a:	4798      	blx	r3
		}

		//串口发送队列
		if (!Queue_IsEmpty(&uart_drives[uart_index]->tx_queue)) {
 800733c:	79fb      	ldrb	r3, [r7, #7]
 800733e:	4a1d      	ldr	r2, [pc, #116]	@ (80073b4 <UART_QueueHandle+0xb4>)
 8007340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007344:	f203 530c 	addw	r3, r3, #1292	@ 0x50c
 8007348:	4618      	mov	r0, r3
 800734a:	f7ff f904 	bl	8006556 <Queue_IsEmpty>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d122      	bne.n	800739a <UART_QueueHandle+0x9a>
			if (uart_drives[uart_index]->status == UART_IDLE) {
 8007354:	79fb      	ldrb	r3, [r7, #7]
 8007356:	4a17      	ldr	r2, [pc, #92]	@ (80073b4 <UART_QueueHandle+0xb4>)
 8007358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800735c:	791b      	ldrb	r3, [r3, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d11b      	bne.n	800739a <UART_QueueHandle+0x9a>
				const Node* temp = Queue_Pop(&uart_drives[uart_index]->tx_queue);
 8007362:	79fb      	ldrb	r3, [r7, #7]
 8007364:	4a13      	ldr	r2, [pc, #76]	@ (80073b4 <UART_QueueHandle+0xb4>)
 8007366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800736a:	f203 530c 	addw	r3, r3, #1292	@ 0x50c
 800736e:	4618      	mov	r0, r3
 8007370:	f7ff f8ca 	bl	8006508 <Queue_Pop>
 8007374:	6038      	str	r0, [r7, #0]
				HAL_UART_Transmit_DMA(uart_drives[uart_index]->huart, (uint8_t*)temp->data, temp->len);
 8007376:	79fb      	ldrb	r3, [r7, #7]
 8007378:	4a0e      	ldr	r2, [pc, #56]	@ (80073b4 <UART_QueueHandle+0xb4>)
 800737a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800737e:	6818      	ldr	r0, [r3, #0]
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	6819      	ldr	r1, [r3, #0]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	889b      	ldrh	r3, [r3, #4]
 8007388:	461a      	mov	r2, r3
 800738a:	f7fc ff6f 	bl	800426c <HAL_UART_Transmit_DMA>
				uart_drives[uart_index]->status = UART_SENDING;
 800738e:	79fb      	ldrb	r3, [r7, #7]
 8007390:	4a08      	ldr	r2, [pc, #32]	@ (80073b4 <UART_QueueHandle+0xb4>)
 8007392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007396:	2201      	movs	r2, #1
 8007398:	711a      	strb	r2, [r3, #4]
	for (uint8_t uart_index = 0 ; uart_index < uart_num ; uart_index++){
 800739a:	79fb      	ldrb	r3, [r7, #7]
 800739c:	3301      	adds	r3, #1
 800739e:	71fb      	strb	r3, [r7, #7]
 80073a0:	4b05      	ldr	r3, [pc, #20]	@ (80073b8 <UART_QueueHandle+0xb8>)
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	79fa      	ldrb	r2, [r7, #7]
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d3b0      	bcc.n	800730c <UART_QueueHandle+0xc>
			}
		}

	}
}
 80073aa:	bf00      	nop
 80073ac:	bf00      	nop
 80073ae:	3708      	adds	r7, #8
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	20000d04 	.word	0x20000d04
 80073b8:	20000d0c 	.word	0x20000d0c

080073bc <UART_Init>:

void UART_Init(UART_DRIVES* user_uart,UART_HandleTypeDef* huart, const UART_Callback callback){
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	607a      	str	r2, [r7, #4]
	user_uart->huart = huart;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	68ba      	ldr	r2, [r7, #8]
 80073cc:	601a      	str	r2, [r3, #0]
	user_uart->status = UART_IDLE;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2200      	movs	r2, #0
 80073d2:	711a      	strb	r2, [r3, #4]
	user_uart->is_buffer_a = 1;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2201      	movs	r2, #1
 80073d8:	715a      	strb	r2, [r3, #5]
	user_uart->callback = callback;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	f8c3 251c 	str.w	r2, [r3, #1308]	@ 0x51c

	uart_drives[uart_num] = user_uart;
 80073e2:	4b16      	ldr	r3, [pc, #88]	@ (800743c <UART_Init+0x80>)
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	4619      	mov	r1, r3
 80073e8:	4a15      	ldr	r2, [pc, #84]	@ (8007440 <UART_Init+0x84>)
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	uart_num ++;
 80073f0:	4b12      	ldr	r3, [pc, #72]	@ (800743c <UART_Init+0x80>)
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	3301      	adds	r3, #1
 80073f6:	b2da      	uxtb	r2, r3
 80073f8:	4b10      	ldr	r3, [pc, #64]	@ (800743c <UART_Init+0x80>)
 80073fa:	701a      	strb	r2, [r3, #0]

	HAL_UARTEx_ReceiveToIdle_DMA(huart, user_uart->rx_buffer_a, UART_BUFFER_SIZE);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	3306      	adds	r3, #6
 8007400:	2280      	movs	r2, #128	@ 0x80
 8007402:	4619      	mov	r1, r3
 8007404:	68b8      	ldr	r0, [r7, #8]
 8007406:	f7fc ffad 	bl	8004364 <HAL_UARTEx_ReceiveToIdle_DMA>

	if (is_init_loop_event_sign == 0) {
 800740a:	4b0e      	ldr	r3, [pc, #56]	@ (8007444 <UART_Init+0x88>)
 800740c:	781b      	ldrb	r3, [r3, #0]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d10f      	bne.n	8007432 <UART_Init+0x76>
		loop_event[loop_event_num] = &UART_QueueHandle;
 8007412:	4b0d      	ldr	r3, [pc, #52]	@ (8007448 <UART_Init+0x8c>)
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	4619      	mov	r1, r3
 8007418:	4b0c      	ldr	r3, [pc, #48]	@ (800744c <UART_Init+0x90>)
 800741a:	4a0d      	ldr	r2, [pc, #52]	@ (8007450 <UART_Init+0x94>)
 800741c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		loop_event_num ++;
 8007420:	4b09      	ldr	r3, [pc, #36]	@ (8007448 <UART_Init+0x8c>)
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	3301      	adds	r3, #1
 8007426:	b2da      	uxtb	r2, r3
 8007428:	4b07      	ldr	r3, [pc, #28]	@ (8007448 <UART_Init+0x8c>)
 800742a:	701a      	strb	r2, [r3, #0]
		is_init_loop_event_sign = 1;
 800742c:	4b05      	ldr	r3, [pc, #20]	@ (8007444 <UART_Init+0x88>)
 800742e:	2201      	movs	r2, #1
 8007430:	701a      	strb	r2, [r3, #0]
	}
}
 8007432:	bf00      	nop
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	20000d0c 	.word	0x20000d0c
 8007440:	20000d04 	.word	0x20000d04
 8007444:	20000d0d 	.word	0x20000d0d
 8007448:	200000f8 	.word	0x200000f8
 800744c:	20000078 	.word	0x20000078
 8007450:	08007301 	.word	0x08007301

08007454 <UART_QSend>:

void UART_QSend(UART_DRIVES* user_uart, const char* str) {
 8007454:	b590      	push	{r4, r7, lr}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	6039      	str	r1, [r7, #0]
    Queue_Push(&user_uart->tx_queue, (char*)str, strlen(str));
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f203 540c 	addw	r4, r3, #1292	@ 0x50c
 8007464:	6838      	ldr	r0, [r7, #0]
 8007466:	f7f8 fec3 	bl	80001f0 <strlen>
 800746a:	4603      	mov	r3, r0
 800746c:	b29b      	uxth	r3, r3
 800746e:	461a      	mov	r2, r3
 8007470:	6839      	ldr	r1, [r7, #0]
 8007472:	4620      	mov	r0, r4
 8007474:	f7ff f808 	bl	8006488 <Queue_Push>
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	bd90      	pop	{r4, r7, pc}

08007480 <HAL_UART_TxCpltCallback>:

/* 覆写中断回调函数 -----------------------------------------------------------*/

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
	for (uint8_t uart_index = 0 ; uart_index < uart_num ; uart_index++){
 8007488:	2300      	movs	r3, #0
 800748a:	73fb      	strb	r3, [r7, #15]
 800748c:	e028      	b.n	80074e0 <HAL_UART_TxCpltCallback+0x60>
	    if (huart == uart_drives[uart_index]->huart) {
 800748e:	7bfb      	ldrb	r3, [r7, #15]
 8007490:	4a18      	ldr	r2, [pc, #96]	@ (80074f4 <HAL_UART_TxCpltCallback+0x74>)
 8007492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	429a      	cmp	r2, r3
 800749c:	d11d      	bne.n	80074da <HAL_UART_TxCpltCallback+0x5a>
	        if (uart_drives[uart_index]->tx_queue.popped) {
 800749e:	7bfb      	ldrb	r3, [r7, #15]
 80074a0:	4a14      	ldr	r2, [pc, #80]	@ (80074f4 <HAL_UART_TxCpltCallback+0x74>)
 80074a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074a6:	f8d3 3514 	ldr.w	r3, [r3, #1300]	@ 0x514
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d015      	beq.n	80074da <HAL_UART_TxCpltCallback+0x5a>
	            Queue_FreeNode(uart_drives[uart_index]->tx_queue.popped);
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
 80074b0:	4a10      	ldr	r2, [pc, #64]	@ (80074f4 <HAL_UART_TxCpltCallback+0x74>)
 80074b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074b6:	f8d3 3514 	ldr.w	r3, [r3, #1300]	@ 0x514
 80074ba:	4618      	mov	r0, r3
 80074bc:	f7ff f85c 	bl	8006578 <Queue_FreeNode>
	            uart_drives[uart_index]->tx_queue.popped = NULL;
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
 80074c2:	4a0c      	ldr	r2, [pc, #48]	@ (80074f4 <HAL_UART_TxCpltCallback+0x74>)
 80074c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f8c3 2514 	str.w	r2, [r3, #1300]	@ 0x514
	            uart_drives[uart_index]->status = UART_IDLE;
 80074ce:	7bfb      	ldrb	r3, [r7, #15]
 80074d0:	4a08      	ldr	r2, [pc, #32]	@ (80074f4 <HAL_UART_TxCpltCallback+0x74>)
 80074d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074d6:	2200      	movs	r2, #0
 80074d8:	711a      	strb	r2, [r3, #4]
	for (uint8_t uart_index = 0 ; uart_index < uart_num ; uart_index++){
 80074da:	7bfb      	ldrb	r3, [r7, #15]
 80074dc:	3301      	adds	r3, #1
 80074de:	73fb      	strb	r3, [r7, #15]
 80074e0:	4b05      	ldr	r3, [pc, #20]	@ (80074f8 <HAL_UART_TxCpltCallback+0x78>)
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	7bfa      	ldrb	r2, [r7, #15]
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d3d1      	bcc.n	800748e <HAL_UART_TxCpltCallback+0xe>
	        }
	    }
	}
}
 80074ea:	bf00      	nop
 80074ec:	bf00      	nop
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	20000d04 	.word	0x20000d04
 80074f8:	20000d0c 	.word	0x20000d0c

080074fc <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	460b      	mov	r3, r1
 8007506:	807b      	strh	r3, [r7, #2]
	for (uint8_t uart_index = 0 ; uart_index < uart_num ; uart_index++) {
 8007508:	2300      	movs	r3, #0
 800750a:	73fb      	strb	r3, [r7, #15]
 800750c:	e07e      	b.n	800760c <HAL_UARTEx_RxEventCallback+0x110>
		if (huart == uart_drives[uart_index]->huart) {
 800750e:	7bfb      	ldrb	r3, [r7, #15]
 8007510:	4a44      	ldr	r2, [pc, #272]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 8007512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	429a      	cmp	r2, r3
 800751c:	d173      	bne.n	8007606 <HAL_UARTEx_RxEventCallback+0x10a>
			if (uart_drives[uart_index]->is_buffer_a) {
 800751e:	7bfb      	ldrb	r3, [r7, #15]
 8007520:	4a40      	ldr	r2, [pc, #256]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 8007522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007526:	795b      	ldrb	r3, [r3, #5]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d036      	beq.n	800759a <HAL_UARTEx_RxEventCallback+0x9e>
				HAL_UARTEx_ReceiveToIdle_DMA(uart_drives[uart_index]->huart, uart_drives[uart_index]->rx_buffer_b, UART_BUFFER_SIZE);
 800752c:	7bfb      	ldrb	r3, [r7, #15]
 800752e:	4a3d      	ldr	r2, [pc, #244]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 8007530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007534:	6818      	ldr	r0, [r3, #0]
 8007536:	7bfb      	ldrb	r3, [r7, #15]
 8007538:	4a3a      	ldr	r2, [pc, #232]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 800753a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800753e:	3386      	adds	r3, #134	@ 0x86
 8007540:	2280      	movs	r2, #128	@ 0x80
 8007542:	4619      	mov	r1, r3
 8007544:	f7fc ff0e 	bl	8004364 <HAL_UARTEx_ReceiveToIdle_DMA>
				__HAL_DMA_DISABLE_IT(uart_drives[uart_index]->huart->hdmarx, DMA_IT_HT);
 8007548:	7bfb      	ldrb	r3, [r7, #15]
 800754a:	4a36      	ldr	r2, [pc, #216]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 800754c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	7bfb      	ldrb	r3, [r7, #15]
 800755a:	4932      	ldr	r1, [pc, #200]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 800755c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f022 0208 	bic.w	r2, r2, #8
 800756a:	601a      	str	r2, [r3, #0]
				RBuffer_Put(&uart_drives[uart_index]->rx_ringBuffer, uart_drives[uart_index]->rx_buffer_a, Size);
 800756c:	7bfb      	ldrb	r3, [r7, #15]
 800756e:	4a2d      	ldr	r2, [pc, #180]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 8007570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007574:	f503 7083 	add.w	r0, r3, #262	@ 0x106
 8007578:	7bfb      	ldrb	r3, [r7, #15]
 800757a:	4a2a      	ldr	r2, [pc, #168]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 800757c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007580:	3306      	adds	r3, #6
 8007582:	887a      	ldrh	r2, [r7, #2]
 8007584:	b2d2      	uxtb	r2, r2
 8007586:	4619      	mov	r1, r3
 8007588:	f7ff f84e 	bl	8006628 <RBuffer_Put>
				uart_drives[uart_index]->is_buffer_a = 0;
 800758c:	7bfb      	ldrb	r3, [r7, #15]
 800758e:	4a25      	ldr	r2, [pc, #148]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 8007590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007594:	2200      	movs	r2, #0
 8007596:	715a      	strb	r2, [r3, #5]
 8007598:	e035      	b.n	8007606 <HAL_UARTEx_RxEventCallback+0x10a>
			} else {
				HAL_UARTEx_ReceiveToIdle_DMA(uart_drives[uart_index]->huart, uart_drives[uart_index]->rx_buffer_a, UART_BUFFER_SIZE);
 800759a:	7bfb      	ldrb	r3, [r7, #15]
 800759c:	4a21      	ldr	r2, [pc, #132]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 800759e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075a2:	6818      	ldr	r0, [r3, #0]
 80075a4:	7bfb      	ldrb	r3, [r7, #15]
 80075a6:	4a1f      	ldr	r2, [pc, #124]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 80075a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ac:	3306      	adds	r3, #6
 80075ae:	2280      	movs	r2, #128	@ 0x80
 80075b0:	4619      	mov	r1, r3
 80075b2:	f7fc fed7 	bl	8004364 <HAL_UARTEx_ReceiveToIdle_DMA>
				__HAL_DMA_DISABLE_IT(uart_drives[uart_index]->huart->hdmarx, DMA_IT_HT);
 80075b6:	7bfb      	ldrb	r3, [r7, #15]
 80075b8:	4a1a      	ldr	r2, [pc, #104]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 80075ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	7bfb      	ldrb	r3, [r7, #15]
 80075c8:	4916      	ldr	r1, [pc, #88]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 80075ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f022 0208 	bic.w	r2, r2, #8
 80075d8:	601a      	str	r2, [r3, #0]
				RBuffer_Put(&uart_drives[uart_index]->rx_ringBuffer, uart_drives[uart_index]->rx_buffer_b, Size);
 80075da:	7bfb      	ldrb	r3, [r7, #15]
 80075dc:	4a11      	ldr	r2, [pc, #68]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 80075de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075e2:	f503 7083 	add.w	r0, r3, #262	@ 0x106
 80075e6:	7bfb      	ldrb	r3, [r7, #15]
 80075e8:	4a0e      	ldr	r2, [pc, #56]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 80075ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ee:	3386      	adds	r3, #134	@ 0x86
 80075f0:	887a      	ldrh	r2, [r7, #2]
 80075f2:	b2d2      	uxtb	r2, r2
 80075f4:	4619      	mov	r1, r3
 80075f6:	f7ff f817 	bl	8006628 <RBuffer_Put>
				uart_drives[uart_index]->is_buffer_a = 1;
 80075fa:	7bfb      	ldrb	r3, [r7, #15]
 80075fc:	4a09      	ldr	r2, [pc, #36]	@ (8007624 <HAL_UARTEx_RxEventCallback+0x128>)
 80075fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007602:	2201      	movs	r2, #1
 8007604:	715a      	strb	r2, [r3, #5]
	for (uint8_t uart_index = 0 ; uart_index < uart_num ; uart_index++) {
 8007606:	7bfb      	ldrb	r3, [r7, #15]
 8007608:	3301      	adds	r3, #1
 800760a:	73fb      	strb	r3, [r7, #15]
 800760c:	4b06      	ldr	r3, [pc, #24]	@ (8007628 <HAL_UARTEx_RxEventCallback+0x12c>)
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	7bfa      	ldrb	r2, [r7, #15]
 8007612:	429a      	cmp	r2, r3
 8007614:	f4ff af7b 	bcc.w	800750e <HAL_UARTEx_RxEventCallback+0x12>
			}
		}
	}
}
 8007618:	bf00      	nop
 800761a:	bf00      	nop
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	20000d04 	.word	0x20000d04
 8007628:	20000d0c 	.word	0x20000d0c

0800762c <malloc>:
 800762c:	4b02      	ldr	r3, [pc, #8]	@ (8007638 <malloc+0xc>)
 800762e:	4601      	mov	r1, r0
 8007630:	6818      	ldr	r0, [r3, #0]
 8007632:	f000 b82d 	b.w	8007690 <_malloc_r>
 8007636:	bf00      	nop
 8007638:	2000000c 	.word	0x2000000c

0800763c <free>:
 800763c:	4b02      	ldr	r3, [pc, #8]	@ (8007648 <free+0xc>)
 800763e:	4601      	mov	r1, r0
 8007640:	6818      	ldr	r0, [r3, #0]
 8007642:	f000 b925 	b.w	8007890 <_free_r>
 8007646:	bf00      	nop
 8007648:	2000000c 	.word	0x2000000c

0800764c <sbrk_aligned>:
 800764c:	b570      	push	{r4, r5, r6, lr}
 800764e:	4e0f      	ldr	r6, [pc, #60]	@ (800768c <sbrk_aligned+0x40>)
 8007650:	460c      	mov	r4, r1
 8007652:	6831      	ldr	r1, [r6, #0]
 8007654:	4605      	mov	r5, r0
 8007656:	b911      	cbnz	r1, 800765e <sbrk_aligned+0x12>
 8007658:	f000 f8d0 	bl	80077fc <_sbrk_r>
 800765c:	6030      	str	r0, [r6, #0]
 800765e:	4621      	mov	r1, r4
 8007660:	4628      	mov	r0, r5
 8007662:	f000 f8cb 	bl	80077fc <_sbrk_r>
 8007666:	1c43      	adds	r3, r0, #1
 8007668:	d103      	bne.n	8007672 <sbrk_aligned+0x26>
 800766a:	f04f 34ff 	mov.w	r4, #4294967295
 800766e:	4620      	mov	r0, r4
 8007670:	bd70      	pop	{r4, r5, r6, pc}
 8007672:	1cc4      	adds	r4, r0, #3
 8007674:	f024 0403 	bic.w	r4, r4, #3
 8007678:	42a0      	cmp	r0, r4
 800767a:	d0f8      	beq.n	800766e <sbrk_aligned+0x22>
 800767c:	1a21      	subs	r1, r4, r0
 800767e:	4628      	mov	r0, r5
 8007680:	f000 f8bc 	bl	80077fc <_sbrk_r>
 8007684:	3001      	adds	r0, #1
 8007686:	d1f2      	bne.n	800766e <sbrk_aligned+0x22>
 8007688:	e7ef      	b.n	800766a <sbrk_aligned+0x1e>
 800768a:	bf00      	nop
 800768c:	20000d10 	.word	0x20000d10

08007690 <_malloc_r>:
 8007690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007694:	1ccd      	adds	r5, r1, #3
 8007696:	f025 0503 	bic.w	r5, r5, #3
 800769a:	3508      	adds	r5, #8
 800769c:	2d0c      	cmp	r5, #12
 800769e:	bf38      	it	cc
 80076a0:	250c      	movcc	r5, #12
 80076a2:	2d00      	cmp	r5, #0
 80076a4:	4606      	mov	r6, r0
 80076a6:	db01      	blt.n	80076ac <_malloc_r+0x1c>
 80076a8:	42a9      	cmp	r1, r5
 80076aa:	d904      	bls.n	80076b6 <_malloc_r+0x26>
 80076ac:	230c      	movs	r3, #12
 80076ae:	6033      	str	r3, [r6, #0]
 80076b0:	2000      	movs	r0, #0
 80076b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800778c <_malloc_r+0xfc>
 80076ba:	f000 f869 	bl	8007790 <__malloc_lock>
 80076be:	f8d8 3000 	ldr.w	r3, [r8]
 80076c2:	461c      	mov	r4, r3
 80076c4:	bb44      	cbnz	r4, 8007718 <_malloc_r+0x88>
 80076c6:	4629      	mov	r1, r5
 80076c8:	4630      	mov	r0, r6
 80076ca:	f7ff ffbf 	bl	800764c <sbrk_aligned>
 80076ce:	1c43      	adds	r3, r0, #1
 80076d0:	4604      	mov	r4, r0
 80076d2:	d158      	bne.n	8007786 <_malloc_r+0xf6>
 80076d4:	f8d8 4000 	ldr.w	r4, [r8]
 80076d8:	4627      	mov	r7, r4
 80076da:	2f00      	cmp	r7, #0
 80076dc:	d143      	bne.n	8007766 <_malloc_r+0xd6>
 80076de:	2c00      	cmp	r4, #0
 80076e0:	d04b      	beq.n	800777a <_malloc_r+0xea>
 80076e2:	6823      	ldr	r3, [r4, #0]
 80076e4:	4639      	mov	r1, r7
 80076e6:	4630      	mov	r0, r6
 80076e8:	eb04 0903 	add.w	r9, r4, r3
 80076ec:	f000 f886 	bl	80077fc <_sbrk_r>
 80076f0:	4581      	cmp	r9, r0
 80076f2:	d142      	bne.n	800777a <_malloc_r+0xea>
 80076f4:	6821      	ldr	r1, [r4, #0]
 80076f6:	1a6d      	subs	r5, r5, r1
 80076f8:	4629      	mov	r1, r5
 80076fa:	4630      	mov	r0, r6
 80076fc:	f7ff ffa6 	bl	800764c <sbrk_aligned>
 8007700:	3001      	adds	r0, #1
 8007702:	d03a      	beq.n	800777a <_malloc_r+0xea>
 8007704:	6823      	ldr	r3, [r4, #0]
 8007706:	442b      	add	r3, r5
 8007708:	6023      	str	r3, [r4, #0]
 800770a:	f8d8 3000 	ldr.w	r3, [r8]
 800770e:	685a      	ldr	r2, [r3, #4]
 8007710:	bb62      	cbnz	r2, 800776c <_malloc_r+0xdc>
 8007712:	f8c8 7000 	str.w	r7, [r8]
 8007716:	e00f      	b.n	8007738 <_malloc_r+0xa8>
 8007718:	6822      	ldr	r2, [r4, #0]
 800771a:	1b52      	subs	r2, r2, r5
 800771c:	d420      	bmi.n	8007760 <_malloc_r+0xd0>
 800771e:	2a0b      	cmp	r2, #11
 8007720:	d917      	bls.n	8007752 <_malloc_r+0xc2>
 8007722:	1961      	adds	r1, r4, r5
 8007724:	42a3      	cmp	r3, r4
 8007726:	6025      	str	r5, [r4, #0]
 8007728:	bf18      	it	ne
 800772a:	6059      	strne	r1, [r3, #4]
 800772c:	6863      	ldr	r3, [r4, #4]
 800772e:	bf08      	it	eq
 8007730:	f8c8 1000 	streq.w	r1, [r8]
 8007734:	5162      	str	r2, [r4, r5]
 8007736:	604b      	str	r3, [r1, #4]
 8007738:	4630      	mov	r0, r6
 800773a:	f000 f82f 	bl	800779c <__malloc_unlock>
 800773e:	f104 000b 	add.w	r0, r4, #11
 8007742:	1d23      	adds	r3, r4, #4
 8007744:	f020 0007 	bic.w	r0, r0, #7
 8007748:	1ac2      	subs	r2, r0, r3
 800774a:	bf1c      	itt	ne
 800774c:	1a1b      	subne	r3, r3, r0
 800774e:	50a3      	strne	r3, [r4, r2]
 8007750:	e7af      	b.n	80076b2 <_malloc_r+0x22>
 8007752:	6862      	ldr	r2, [r4, #4]
 8007754:	42a3      	cmp	r3, r4
 8007756:	bf0c      	ite	eq
 8007758:	f8c8 2000 	streq.w	r2, [r8]
 800775c:	605a      	strne	r2, [r3, #4]
 800775e:	e7eb      	b.n	8007738 <_malloc_r+0xa8>
 8007760:	4623      	mov	r3, r4
 8007762:	6864      	ldr	r4, [r4, #4]
 8007764:	e7ae      	b.n	80076c4 <_malloc_r+0x34>
 8007766:	463c      	mov	r4, r7
 8007768:	687f      	ldr	r7, [r7, #4]
 800776a:	e7b6      	b.n	80076da <_malloc_r+0x4a>
 800776c:	461a      	mov	r2, r3
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	42a3      	cmp	r3, r4
 8007772:	d1fb      	bne.n	800776c <_malloc_r+0xdc>
 8007774:	2300      	movs	r3, #0
 8007776:	6053      	str	r3, [r2, #4]
 8007778:	e7de      	b.n	8007738 <_malloc_r+0xa8>
 800777a:	230c      	movs	r3, #12
 800777c:	6033      	str	r3, [r6, #0]
 800777e:	4630      	mov	r0, r6
 8007780:	f000 f80c 	bl	800779c <__malloc_unlock>
 8007784:	e794      	b.n	80076b0 <_malloc_r+0x20>
 8007786:	6005      	str	r5, [r0, #0]
 8007788:	e7d6      	b.n	8007738 <_malloc_r+0xa8>
 800778a:	bf00      	nop
 800778c:	20000d14 	.word	0x20000d14

08007790 <__malloc_lock>:
 8007790:	4801      	ldr	r0, [pc, #4]	@ (8007798 <__malloc_lock+0x8>)
 8007792:	f000 b86d 	b.w	8007870 <__retarget_lock_acquire_recursive>
 8007796:	bf00      	nop
 8007798:	20000e54 	.word	0x20000e54

0800779c <__malloc_unlock>:
 800779c:	4801      	ldr	r0, [pc, #4]	@ (80077a4 <__malloc_unlock+0x8>)
 800779e:	f000 b868 	b.w	8007872 <__retarget_lock_release_recursive>
 80077a2:	bf00      	nop
 80077a4:	20000e54 	.word	0x20000e54

080077a8 <siprintf>:
 80077a8:	b40e      	push	{r1, r2, r3}
 80077aa:	b510      	push	{r4, lr}
 80077ac:	b09d      	sub	sp, #116	@ 0x74
 80077ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80077b0:	9002      	str	r0, [sp, #8]
 80077b2:	9006      	str	r0, [sp, #24]
 80077b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80077b8:	480a      	ldr	r0, [pc, #40]	@ (80077e4 <siprintf+0x3c>)
 80077ba:	9107      	str	r1, [sp, #28]
 80077bc:	9104      	str	r1, [sp, #16]
 80077be:	490a      	ldr	r1, [pc, #40]	@ (80077e8 <siprintf+0x40>)
 80077c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80077c4:	9105      	str	r1, [sp, #20]
 80077c6:	2400      	movs	r4, #0
 80077c8:	a902      	add	r1, sp, #8
 80077ca:	6800      	ldr	r0, [r0, #0]
 80077cc:	9301      	str	r3, [sp, #4]
 80077ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80077d0:	f000 f904 	bl	80079dc <_svfiprintf_r>
 80077d4:	9b02      	ldr	r3, [sp, #8]
 80077d6:	701c      	strb	r4, [r3, #0]
 80077d8:	b01d      	add	sp, #116	@ 0x74
 80077da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077de:	b003      	add	sp, #12
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	2000000c 	.word	0x2000000c
 80077e8:	ffff0208 	.word	0xffff0208

080077ec <memset>:
 80077ec:	4402      	add	r2, r0
 80077ee:	4603      	mov	r3, r0
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d100      	bne.n	80077f6 <memset+0xa>
 80077f4:	4770      	bx	lr
 80077f6:	f803 1b01 	strb.w	r1, [r3], #1
 80077fa:	e7f9      	b.n	80077f0 <memset+0x4>

080077fc <_sbrk_r>:
 80077fc:	b538      	push	{r3, r4, r5, lr}
 80077fe:	4d06      	ldr	r5, [pc, #24]	@ (8007818 <_sbrk_r+0x1c>)
 8007800:	2300      	movs	r3, #0
 8007802:	4604      	mov	r4, r0
 8007804:	4608      	mov	r0, r1
 8007806:	602b      	str	r3, [r5, #0]
 8007808:	f7fa f8e2 	bl	80019d0 <_sbrk>
 800780c:	1c43      	adds	r3, r0, #1
 800780e:	d102      	bne.n	8007816 <_sbrk_r+0x1a>
 8007810:	682b      	ldr	r3, [r5, #0]
 8007812:	b103      	cbz	r3, 8007816 <_sbrk_r+0x1a>
 8007814:	6023      	str	r3, [r4, #0]
 8007816:	bd38      	pop	{r3, r4, r5, pc}
 8007818:	20000e50 	.word	0x20000e50

0800781c <__errno>:
 800781c:	4b01      	ldr	r3, [pc, #4]	@ (8007824 <__errno+0x8>)
 800781e:	6818      	ldr	r0, [r3, #0]
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	2000000c 	.word	0x2000000c

08007828 <__libc_init_array>:
 8007828:	b570      	push	{r4, r5, r6, lr}
 800782a:	4d0d      	ldr	r5, [pc, #52]	@ (8007860 <__libc_init_array+0x38>)
 800782c:	4c0d      	ldr	r4, [pc, #52]	@ (8007864 <__libc_init_array+0x3c>)
 800782e:	1b64      	subs	r4, r4, r5
 8007830:	10a4      	asrs	r4, r4, #2
 8007832:	2600      	movs	r6, #0
 8007834:	42a6      	cmp	r6, r4
 8007836:	d109      	bne.n	800784c <__libc_init_array+0x24>
 8007838:	4d0b      	ldr	r5, [pc, #44]	@ (8007868 <__libc_init_array+0x40>)
 800783a:	4c0c      	ldr	r4, [pc, #48]	@ (800786c <__libc_init_array+0x44>)
 800783c:	f001 fb54 	bl	8008ee8 <_init>
 8007840:	1b64      	subs	r4, r4, r5
 8007842:	10a4      	asrs	r4, r4, #2
 8007844:	2600      	movs	r6, #0
 8007846:	42a6      	cmp	r6, r4
 8007848:	d105      	bne.n	8007856 <__libc_init_array+0x2e>
 800784a:	bd70      	pop	{r4, r5, r6, pc}
 800784c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007850:	4798      	blx	r3
 8007852:	3601      	adds	r6, #1
 8007854:	e7ee      	b.n	8007834 <__libc_init_array+0xc>
 8007856:	f855 3b04 	ldr.w	r3, [r5], #4
 800785a:	4798      	blx	r3
 800785c:	3601      	adds	r6, #1
 800785e:	e7f2      	b.n	8007846 <__libc_init_array+0x1e>
 8007860:	08009388 	.word	0x08009388
 8007864:	08009388 	.word	0x08009388
 8007868:	08009388 	.word	0x08009388
 800786c:	0800938c 	.word	0x0800938c

08007870 <__retarget_lock_acquire_recursive>:
 8007870:	4770      	bx	lr

08007872 <__retarget_lock_release_recursive>:
 8007872:	4770      	bx	lr

08007874 <memcpy>:
 8007874:	440a      	add	r2, r1
 8007876:	4291      	cmp	r1, r2
 8007878:	f100 33ff 	add.w	r3, r0, #4294967295
 800787c:	d100      	bne.n	8007880 <memcpy+0xc>
 800787e:	4770      	bx	lr
 8007880:	b510      	push	{r4, lr}
 8007882:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007886:	f803 4f01 	strb.w	r4, [r3, #1]!
 800788a:	4291      	cmp	r1, r2
 800788c:	d1f9      	bne.n	8007882 <memcpy+0xe>
 800788e:	bd10      	pop	{r4, pc}

08007890 <_free_r>:
 8007890:	b538      	push	{r3, r4, r5, lr}
 8007892:	4605      	mov	r5, r0
 8007894:	2900      	cmp	r1, #0
 8007896:	d041      	beq.n	800791c <_free_r+0x8c>
 8007898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800789c:	1f0c      	subs	r4, r1, #4
 800789e:	2b00      	cmp	r3, #0
 80078a0:	bfb8      	it	lt
 80078a2:	18e4      	addlt	r4, r4, r3
 80078a4:	f7ff ff74 	bl	8007790 <__malloc_lock>
 80078a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007920 <_free_r+0x90>)
 80078aa:	6813      	ldr	r3, [r2, #0]
 80078ac:	b933      	cbnz	r3, 80078bc <_free_r+0x2c>
 80078ae:	6063      	str	r3, [r4, #4]
 80078b0:	6014      	str	r4, [r2, #0]
 80078b2:	4628      	mov	r0, r5
 80078b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078b8:	f7ff bf70 	b.w	800779c <__malloc_unlock>
 80078bc:	42a3      	cmp	r3, r4
 80078be:	d908      	bls.n	80078d2 <_free_r+0x42>
 80078c0:	6820      	ldr	r0, [r4, #0]
 80078c2:	1821      	adds	r1, r4, r0
 80078c4:	428b      	cmp	r3, r1
 80078c6:	bf01      	itttt	eq
 80078c8:	6819      	ldreq	r1, [r3, #0]
 80078ca:	685b      	ldreq	r3, [r3, #4]
 80078cc:	1809      	addeq	r1, r1, r0
 80078ce:	6021      	streq	r1, [r4, #0]
 80078d0:	e7ed      	b.n	80078ae <_free_r+0x1e>
 80078d2:	461a      	mov	r2, r3
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	b10b      	cbz	r3, 80078dc <_free_r+0x4c>
 80078d8:	42a3      	cmp	r3, r4
 80078da:	d9fa      	bls.n	80078d2 <_free_r+0x42>
 80078dc:	6811      	ldr	r1, [r2, #0]
 80078de:	1850      	adds	r0, r2, r1
 80078e0:	42a0      	cmp	r0, r4
 80078e2:	d10b      	bne.n	80078fc <_free_r+0x6c>
 80078e4:	6820      	ldr	r0, [r4, #0]
 80078e6:	4401      	add	r1, r0
 80078e8:	1850      	adds	r0, r2, r1
 80078ea:	4283      	cmp	r3, r0
 80078ec:	6011      	str	r1, [r2, #0]
 80078ee:	d1e0      	bne.n	80078b2 <_free_r+0x22>
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	6053      	str	r3, [r2, #4]
 80078f6:	4408      	add	r0, r1
 80078f8:	6010      	str	r0, [r2, #0]
 80078fa:	e7da      	b.n	80078b2 <_free_r+0x22>
 80078fc:	d902      	bls.n	8007904 <_free_r+0x74>
 80078fe:	230c      	movs	r3, #12
 8007900:	602b      	str	r3, [r5, #0]
 8007902:	e7d6      	b.n	80078b2 <_free_r+0x22>
 8007904:	6820      	ldr	r0, [r4, #0]
 8007906:	1821      	adds	r1, r4, r0
 8007908:	428b      	cmp	r3, r1
 800790a:	bf04      	itt	eq
 800790c:	6819      	ldreq	r1, [r3, #0]
 800790e:	685b      	ldreq	r3, [r3, #4]
 8007910:	6063      	str	r3, [r4, #4]
 8007912:	bf04      	itt	eq
 8007914:	1809      	addeq	r1, r1, r0
 8007916:	6021      	streq	r1, [r4, #0]
 8007918:	6054      	str	r4, [r2, #4]
 800791a:	e7ca      	b.n	80078b2 <_free_r+0x22>
 800791c:	bd38      	pop	{r3, r4, r5, pc}
 800791e:	bf00      	nop
 8007920:	20000d14 	.word	0x20000d14

08007924 <__ssputs_r>:
 8007924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007928:	688e      	ldr	r6, [r1, #8]
 800792a:	461f      	mov	r7, r3
 800792c:	42be      	cmp	r6, r7
 800792e:	680b      	ldr	r3, [r1, #0]
 8007930:	4682      	mov	sl, r0
 8007932:	460c      	mov	r4, r1
 8007934:	4690      	mov	r8, r2
 8007936:	d82d      	bhi.n	8007994 <__ssputs_r+0x70>
 8007938:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800793c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007940:	d026      	beq.n	8007990 <__ssputs_r+0x6c>
 8007942:	6965      	ldr	r5, [r4, #20]
 8007944:	6909      	ldr	r1, [r1, #16]
 8007946:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800794a:	eba3 0901 	sub.w	r9, r3, r1
 800794e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007952:	1c7b      	adds	r3, r7, #1
 8007954:	444b      	add	r3, r9
 8007956:	106d      	asrs	r5, r5, #1
 8007958:	429d      	cmp	r5, r3
 800795a:	bf38      	it	cc
 800795c:	461d      	movcc	r5, r3
 800795e:	0553      	lsls	r3, r2, #21
 8007960:	d527      	bpl.n	80079b2 <__ssputs_r+0x8e>
 8007962:	4629      	mov	r1, r5
 8007964:	f7ff fe94 	bl	8007690 <_malloc_r>
 8007968:	4606      	mov	r6, r0
 800796a:	b360      	cbz	r0, 80079c6 <__ssputs_r+0xa2>
 800796c:	6921      	ldr	r1, [r4, #16]
 800796e:	464a      	mov	r2, r9
 8007970:	f7ff ff80 	bl	8007874 <memcpy>
 8007974:	89a3      	ldrh	r3, [r4, #12]
 8007976:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800797a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800797e:	81a3      	strh	r3, [r4, #12]
 8007980:	6126      	str	r6, [r4, #16]
 8007982:	6165      	str	r5, [r4, #20]
 8007984:	444e      	add	r6, r9
 8007986:	eba5 0509 	sub.w	r5, r5, r9
 800798a:	6026      	str	r6, [r4, #0]
 800798c:	60a5      	str	r5, [r4, #8]
 800798e:	463e      	mov	r6, r7
 8007990:	42be      	cmp	r6, r7
 8007992:	d900      	bls.n	8007996 <__ssputs_r+0x72>
 8007994:	463e      	mov	r6, r7
 8007996:	6820      	ldr	r0, [r4, #0]
 8007998:	4632      	mov	r2, r6
 800799a:	4641      	mov	r1, r8
 800799c:	f000 faa6 	bl	8007eec <memmove>
 80079a0:	68a3      	ldr	r3, [r4, #8]
 80079a2:	1b9b      	subs	r3, r3, r6
 80079a4:	60a3      	str	r3, [r4, #8]
 80079a6:	6823      	ldr	r3, [r4, #0]
 80079a8:	4433      	add	r3, r6
 80079aa:	6023      	str	r3, [r4, #0]
 80079ac:	2000      	movs	r0, #0
 80079ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b2:	462a      	mov	r2, r5
 80079b4:	f000 fab4 	bl	8007f20 <_realloc_r>
 80079b8:	4606      	mov	r6, r0
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d1e0      	bne.n	8007980 <__ssputs_r+0x5c>
 80079be:	6921      	ldr	r1, [r4, #16]
 80079c0:	4650      	mov	r0, sl
 80079c2:	f7ff ff65 	bl	8007890 <_free_r>
 80079c6:	230c      	movs	r3, #12
 80079c8:	f8ca 3000 	str.w	r3, [sl]
 80079cc:	89a3      	ldrh	r3, [r4, #12]
 80079ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079d2:	81a3      	strh	r3, [r4, #12]
 80079d4:	f04f 30ff 	mov.w	r0, #4294967295
 80079d8:	e7e9      	b.n	80079ae <__ssputs_r+0x8a>
	...

080079dc <_svfiprintf_r>:
 80079dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079e0:	4698      	mov	r8, r3
 80079e2:	898b      	ldrh	r3, [r1, #12]
 80079e4:	061b      	lsls	r3, r3, #24
 80079e6:	b09d      	sub	sp, #116	@ 0x74
 80079e8:	4607      	mov	r7, r0
 80079ea:	460d      	mov	r5, r1
 80079ec:	4614      	mov	r4, r2
 80079ee:	d510      	bpl.n	8007a12 <_svfiprintf_r+0x36>
 80079f0:	690b      	ldr	r3, [r1, #16]
 80079f2:	b973      	cbnz	r3, 8007a12 <_svfiprintf_r+0x36>
 80079f4:	2140      	movs	r1, #64	@ 0x40
 80079f6:	f7ff fe4b 	bl	8007690 <_malloc_r>
 80079fa:	6028      	str	r0, [r5, #0]
 80079fc:	6128      	str	r0, [r5, #16]
 80079fe:	b930      	cbnz	r0, 8007a0e <_svfiprintf_r+0x32>
 8007a00:	230c      	movs	r3, #12
 8007a02:	603b      	str	r3, [r7, #0]
 8007a04:	f04f 30ff 	mov.w	r0, #4294967295
 8007a08:	b01d      	add	sp, #116	@ 0x74
 8007a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a0e:	2340      	movs	r3, #64	@ 0x40
 8007a10:	616b      	str	r3, [r5, #20]
 8007a12:	2300      	movs	r3, #0
 8007a14:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a16:	2320      	movs	r3, #32
 8007a18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a20:	2330      	movs	r3, #48	@ 0x30
 8007a22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007bc0 <_svfiprintf_r+0x1e4>
 8007a26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a2a:	f04f 0901 	mov.w	r9, #1
 8007a2e:	4623      	mov	r3, r4
 8007a30:	469a      	mov	sl, r3
 8007a32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a36:	b10a      	cbz	r2, 8007a3c <_svfiprintf_r+0x60>
 8007a38:	2a25      	cmp	r2, #37	@ 0x25
 8007a3a:	d1f9      	bne.n	8007a30 <_svfiprintf_r+0x54>
 8007a3c:	ebba 0b04 	subs.w	fp, sl, r4
 8007a40:	d00b      	beq.n	8007a5a <_svfiprintf_r+0x7e>
 8007a42:	465b      	mov	r3, fp
 8007a44:	4622      	mov	r2, r4
 8007a46:	4629      	mov	r1, r5
 8007a48:	4638      	mov	r0, r7
 8007a4a:	f7ff ff6b 	bl	8007924 <__ssputs_r>
 8007a4e:	3001      	adds	r0, #1
 8007a50:	f000 80a7 	beq.w	8007ba2 <_svfiprintf_r+0x1c6>
 8007a54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a56:	445a      	add	r2, fp
 8007a58:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a5a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f000 809f 	beq.w	8007ba2 <_svfiprintf_r+0x1c6>
 8007a64:	2300      	movs	r3, #0
 8007a66:	f04f 32ff 	mov.w	r2, #4294967295
 8007a6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a6e:	f10a 0a01 	add.w	sl, sl, #1
 8007a72:	9304      	str	r3, [sp, #16]
 8007a74:	9307      	str	r3, [sp, #28]
 8007a76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a7c:	4654      	mov	r4, sl
 8007a7e:	2205      	movs	r2, #5
 8007a80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a84:	484e      	ldr	r0, [pc, #312]	@ (8007bc0 <_svfiprintf_r+0x1e4>)
 8007a86:	f7f8 fbbb 	bl	8000200 <memchr>
 8007a8a:	9a04      	ldr	r2, [sp, #16]
 8007a8c:	b9d8      	cbnz	r0, 8007ac6 <_svfiprintf_r+0xea>
 8007a8e:	06d0      	lsls	r0, r2, #27
 8007a90:	bf44      	itt	mi
 8007a92:	2320      	movmi	r3, #32
 8007a94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a98:	0711      	lsls	r1, r2, #28
 8007a9a:	bf44      	itt	mi
 8007a9c:	232b      	movmi	r3, #43	@ 0x2b
 8007a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007aa2:	f89a 3000 	ldrb.w	r3, [sl]
 8007aa6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007aa8:	d015      	beq.n	8007ad6 <_svfiprintf_r+0xfa>
 8007aaa:	9a07      	ldr	r2, [sp, #28]
 8007aac:	4654      	mov	r4, sl
 8007aae:	2000      	movs	r0, #0
 8007ab0:	f04f 0c0a 	mov.w	ip, #10
 8007ab4:	4621      	mov	r1, r4
 8007ab6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007aba:	3b30      	subs	r3, #48	@ 0x30
 8007abc:	2b09      	cmp	r3, #9
 8007abe:	d94b      	bls.n	8007b58 <_svfiprintf_r+0x17c>
 8007ac0:	b1b0      	cbz	r0, 8007af0 <_svfiprintf_r+0x114>
 8007ac2:	9207      	str	r2, [sp, #28]
 8007ac4:	e014      	b.n	8007af0 <_svfiprintf_r+0x114>
 8007ac6:	eba0 0308 	sub.w	r3, r0, r8
 8007aca:	fa09 f303 	lsl.w	r3, r9, r3
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	9304      	str	r3, [sp, #16]
 8007ad2:	46a2      	mov	sl, r4
 8007ad4:	e7d2      	b.n	8007a7c <_svfiprintf_r+0xa0>
 8007ad6:	9b03      	ldr	r3, [sp, #12]
 8007ad8:	1d19      	adds	r1, r3, #4
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	9103      	str	r1, [sp, #12]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	bfbb      	ittet	lt
 8007ae2:	425b      	neglt	r3, r3
 8007ae4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ae8:	9307      	strge	r3, [sp, #28]
 8007aea:	9307      	strlt	r3, [sp, #28]
 8007aec:	bfb8      	it	lt
 8007aee:	9204      	strlt	r2, [sp, #16]
 8007af0:	7823      	ldrb	r3, [r4, #0]
 8007af2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007af4:	d10a      	bne.n	8007b0c <_svfiprintf_r+0x130>
 8007af6:	7863      	ldrb	r3, [r4, #1]
 8007af8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007afa:	d132      	bne.n	8007b62 <_svfiprintf_r+0x186>
 8007afc:	9b03      	ldr	r3, [sp, #12]
 8007afe:	1d1a      	adds	r2, r3, #4
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	9203      	str	r2, [sp, #12]
 8007b04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b08:	3402      	adds	r4, #2
 8007b0a:	9305      	str	r3, [sp, #20]
 8007b0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007bd0 <_svfiprintf_r+0x1f4>
 8007b10:	7821      	ldrb	r1, [r4, #0]
 8007b12:	2203      	movs	r2, #3
 8007b14:	4650      	mov	r0, sl
 8007b16:	f7f8 fb73 	bl	8000200 <memchr>
 8007b1a:	b138      	cbz	r0, 8007b2c <_svfiprintf_r+0x150>
 8007b1c:	9b04      	ldr	r3, [sp, #16]
 8007b1e:	eba0 000a 	sub.w	r0, r0, sl
 8007b22:	2240      	movs	r2, #64	@ 0x40
 8007b24:	4082      	lsls	r2, r0
 8007b26:	4313      	orrs	r3, r2
 8007b28:	3401      	adds	r4, #1
 8007b2a:	9304      	str	r3, [sp, #16]
 8007b2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b30:	4824      	ldr	r0, [pc, #144]	@ (8007bc4 <_svfiprintf_r+0x1e8>)
 8007b32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b36:	2206      	movs	r2, #6
 8007b38:	f7f8 fb62 	bl	8000200 <memchr>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	d036      	beq.n	8007bae <_svfiprintf_r+0x1d2>
 8007b40:	4b21      	ldr	r3, [pc, #132]	@ (8007bc8 <_svfiprintf_r+0x1ec>)
 8007b42:	bb1b      	cbnz	r3, 8007b8c <_svfiprintf_r+0x1b0>
 8007b44:	9b03      	ldr	r3, [sp, #12]
 8007b46:	3307      	adds	r3, #7
 8007b48:	f023 0307 	bic.w	r3, r3, #7
 8007b4c:	3308      	adds	r3, #8
 8007b4e:	9303      	str	r3, [sp, #12]
 8007b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b52:	4433      	add	r3, r6
 8007b54:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b56:	e76a      	b.n	8007a2e <_svfiprintf_r+0x52>
 8007b58:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b5c:	460c      	mov	r4, r1
 8007b5e:	2001      	movs	r0, #1
 8007b60:	e7a8      	b.n	8007ab4 <_svfiprintf_r+0xd8>
 8007b62:	2300      	movs	r3, #0
 8007b64:	3401      	adds	r4, #1
 8007b66:	9305      	str	r3, [sp, #20]
 8007b68:	4619      	mov	r1, r3
 8007b6a:	f04f 0c0a 	mov.w	ip, #10
 8007b6e:	4620      	mov	r0, r4
 8007b70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b74:	3a30      	subs	r2, #48	@ 0x30
 8007b76:	2a09      	cmp	r2, #9
 8007b78:	d903      	bls.n	8007b82 <_svfiprintf_r+0x1a6>
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d0c6      	beq.n	8007b0c <_svfiprintf_r+0x130>
 8007b7e:	9105      	str	r1, [sp, #20]
 8007b80:	e7c4      	b.n	8007b0c <_svfiprintf_r+0x130>
 8007b82:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b86:	4604      	mov	r4, r0
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e7f0      	b.n	8007b6e <_svfiprintf_r+0x192>
 8007b8c:	ab03      	add	r3, sp, #12
 8007b8e:	9300      	str	r3, [sp, #0]
 8007b90:	462a      	mov	r2, r5
 8007b92:	4b0e      	ldr	r3, [pc, #56]	@ (8007bcc <_svfiprintf_r+0x1f0>)
 8007b94:	a904      	add	r1, sp, #16
 8007b96:	4638      	mov	r0, r7
 8007b98:	f3af 8000 	nop.w
 8007b9c:	1c42      	adds	r2, r0, #1
 8007b9e:	4606      	mov	r6, r0
 8007ba0:	d1d6      	bne.n	8007b50 <_svfiprintf_r+0x174>
 8007ba2:	89ab      	ldrh	r3, [r5, #12]
 8007ba4:	065b      	lsls	r3, r3, #25
 8007ba6:	f53f af2d 	bmi.w	8007a04 <_svfiprintf_r+0x28>
 8007baa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bac:	e72c      	b.n	8007a08 <_svfiprintf_r+0x2c>
 8007bae:	ab03      	add	r3, sp, #12
 8007bb0:	9300      	str	r3, [sp, #0]
 8007bb2:	462a      	mov	r2, r5
 8007bb4:	4b05      	ldr	r3, [pc, #20]	@ (8007bcc <_svfiprintf_r+0x1f0>)
 8007bb6:	a904      	add	r1, sp, #16
 8007bb8:	4638      	mov	r0, r7
 8007bba:	f000 f879 	bl	8007cb0 <_printf_i>
 8007bbe:	e7ed      	b.n	8007b9c <_svfiprintf_r+0x1c0>
 8007bc0:	08008f3c 	.word	0x08008f3c
 8007bc4:	08008f46 	.word	0x08008f46
 8007bc8:	00000000 	.word	0x00000000
 8007bcc:	08007925 	.word	0x08007925
 8007bd0:	08008f42 	.word	0x08008f42

08007bd4 <_printf_common>:
 8007bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bd8:	4616      	mov	r6, r2
 8007bda:	4698      	mov	r8, r3
 8007bdc:	688a      	ldr	r2, [r1, #8]
 8007bde:	690b      	ldr	r3, [r1, #16]
 8007be0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007be4:	4293      	cmp	r3, r2
 8007be6:	bfb8      	it	lt
 8007be8:	4613      	movlt	r3, r2
 8007bea:	6033      	str	r3, [r6, #0]
 8007bec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007bf0:	4607      	mov	r7, r0
 8007bf2:	460c      	mov	r4, r1
 8007bf4:	b10a      	cbz	r2, 8007bfa <_printf_common+0x26>
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	6033      	str	r3, [r6, #0]
 8007bfa:	6823      	ldr	r3, [r4, #0]
 8007bfc:	0699      	lsls	r1, r3, #26
 8007bfe:	bf42      	ittt	mi
 8007c00:	6833      	ldrmi	r3, [r6, #0]
 8007c02:	3302      	addmi	r3, #2
 8007c04:	6033      	strmi	r3, [r6, #0]
 8007c06:	6825      	ldr	r5, [r4, #0]
 8007c08:	f015 0506 	ands.w	r5, r5, #6
 8007c0c:	d106      	bne.n	8007c1c <_printf_common+0x48>
 8007c0e:	f104 0a19 	add.w	sl, r4, #25
 8007c12:	68e3      	ldr	r3, [r4, #12]
 8007c14:	6832      	ldr	r2, [r6, #0]
 8007c16:	1a9b      	subs	r3, r3, r2
 8007c18:	42ab      	cmp	r3, r5
 8007c1a:	dc26      	bgt.n	8007c6a <_printf_common+0x96>
 8007c1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c20:	6822      	ldr	r2, [r4, #0]
 8007c22:	3b00      	subs	r3, #0
 8007c24:	bf18      	it	ne
 8007c26:	2301      	movne	r3, #1
 8007c28:	0692      	lsls	r2, r2, #26
 8007c2a:	d42b      	bmi.n	8007c84 <_printf_common+0xb0>
 8007c2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c30:	4641      	mov	r1, r8
 8007c32:	4638      	mov	r0, r7
 8007c34:	47c8      	blx	r9
 8007c36:	3001      	adds	r0, #1
 8007c38:	d01e      	beq.n	8007c78 <_printf_common+0xa4>
 8007c3a:	6823      	ldr	r3, [r4, #0]
 8007c3c:	6922      	ldr	r2, [r4, #16]
 8007c3e:	f003 0306 	and.w	r3, r3, #6
 8007c42:	2b04      	cmp	r3, #4
 8007c44:	bf02      	ittt	eq
 8007c46:	68e5      	ldreq	r5, [r4, #12]
 8007c48:	6833      	ldreq	r3, [r6, #0]
 8007c4a:	1aed      	subeq	r5, r5, r3
 8007c4c:	68a3      	ldr	r3, [r4, #8]
 8007c4e:	bf0c      	ite	eq
 8007c50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c54:	2500      	movne	r5, #0
 8007c56:	4293      	cmp	r3, r2
 8007c58:	bfc4      	itt	gt
 8007c5a:	1a9b      	subgt	r3, r3, r2
 8007c5c:	18ed      	addgt	r5, r5, r3
 8007c5e:	2600      	movs	r6, #0
 8007c60:	341a      	adds	r4, #26
 8007c62:	42b5      	cmp	r5, r6
 8007c64:	d11a      	bne.n	8007c9c <_printf_common+0xc8>
 8007c66:	2000      	movs	r0, #0
 8007c68:	e008      	b.n	8007c7c <_printf_common+0xa8>
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	4652      	mov	r2, sl
 8007c6e:	4641      	mov	r1, r8
 8007c70:	4638      	mov	r0, r7
 8007c72:	47c8      	blx	r9
 8007c74:	3001      	adds	r0, #1
 8007c76:	d103      	bne.n	8007c80 <_printf_common+0xac>
 8007c78:	f04f 30ff 	mov.w	r0, #4294967295
 8007c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c80:	3501      	adds	r5, #1
 8007c82:	e7c6      	b.n	8007c12 <_printf_common+0x3e>
 8007c84:	18e1      	adds	r1, r4, r3
 8007c86:	1c5a      	adds	r2, r3, #1
 8007c88:	2030      	movs	r0, #48	@ 0x30
 8007c8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c8e:	4422      	add	r2, r4
 8007c90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c98:	3302      	adds	r3, #2
 8007c9a:	e7c7      	b.n	8007c2c <_printf_common+0x58>
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	4622      	mov	r2, r4
 8007ca0:	4641      	mov	r1, r8
 8007ca2:	4638      	mov	r0, r7
 8007ca4:	47c8      	blx	r9
 8007ca6:	3001      	adds	r0, #1
 8007ca8:	d0e6      	beq.n	8007c78 <_printf_common+0xa4>
 8007caa:	3601      	adds	r6, #1
 8007cac:	e7d9      	b.n	8007c62 <_printf_common+0x8e>
	...

08007cb0 <_printf_i>:
 8007cb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cb4:	7e0f      	ldrb	r7, [r1, #24]
 8007cb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007cb8:	2f78      	cmp	r7, #120	@ 0x78
 8007cba:	4691      	mov	r9, r2
 8007cbc:	4680      	mov	r8, r0
 8007cbe:	460c      	mov	r4, r1
 8007cc0:	469a      	mov	sl, r3
 8007cc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007cc6:	d807      	bhi.n	8007cd8 <_printf_i+0x28>
 8007cc8:	2f62      	cmp	r7, #98	@ 0x62
 8007cca:	d80a      	bhi.n	8007ce2 <_printf_i+0x32>
 8007ccc:	2f00      	cmp	r7, #0
 8007cce:	f000 80d1 	beq.w	8007e74 <_printf_i+0x1c4>
 8007cd2:	2f58      	cmp	r7, #88	@ 0x58
 8007cd4:	f000 80b8 	beq.w	8007e48 <_printf_i+0x198>
 8007cd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007ce0:	e03a      	b.n	8007d58 <_printf_i+0xa8>
 8007ce2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007ce6:	2b15      	cmp	r3, #21
 8007ce8:	d8f6      	bhi.n	8007cd8 <_printf_i+0x28>
 8007cea:	a101      	add	r1, pc, #4	@ (adr r1, 8007cf0 <_printf_i+0x40>)
 8007cec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007cf0:	08007d49 	.word	0x08007d49
 8007cf4:	08007d5d 	.word	0x08007d5d
 8007cf8:	08007cd9 	.word	0x08007cd9
 8007cfc:	08007cd9 	.word	0x08007cd9
 8007d00:	08007cd9 	.word	0x08007cd9
 8007d04:	08007cd9 	.word	0x08007cd9
 8007d08:	08007d5d 	.word	0x08007d5d
 8007d0c:	08007cd9 	.word	0x08007cd9
 8007d10:	08007cd9 	.word	0x08007cd9
 8007d14:	08007cd9 	.word	0x08007cd9
 8007d18:	08007cd9 	.word	0x08007cd9
 8007d1c:	08007e5b 	.word	0x08007e5b
 8007d20:	08007d87 	.word	0x08007d87
 8007d24:	08007e15 	.word	0x08007e15
 8007d28:	08007cd9 	.word	0x08007cd9
 8007d2c:	08007cd9 	.word	0x08007cd9
 8007d30:	08007e7d 	.word	0x08007e7d
 8007d34:	08007cd9 	.word	0x08007cd9
 8007d38:	08007d87 	.word	0x08007d87
 8007d3c:	08007cd9 	.word	0x08007cd9
 8007d40:	08007cd9 	.word	0x08007cd9
 8007d44:	08007e1d 	.word	0x08007e1d
 8007d48:	6833      	ldr	r3, [r6, #0]
 8007d4a:	1d1a      	adds	r2, r3, #4
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	6032      	str	r2, [r6, #0]
 8007d50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e09c      	b.n	8007e96 <_printf_i+0x1e6>
 8007d5c:	6833      	ldr	r3, [r6, #0]
 8007d5e:	6820      	ldr	r0, [r4, #0]
 8007d60:	1d19      	adds	r1, r3, #4
 8007d62:	6031      	str	r1, [r6, #0]
 8007d64:	0606      	lsls	r6, r0, #24
 8007d66:	d501      	bpl.n	8007d6c <_printf_i+0xbc>
 8007d68:	681d      	ldr	r5, [r3, #0]
 8007d6a:	e003      	b.n	8007d74 <_printf_i+0xc4>
 8007d6c:	0645      	lsls	r5, r0, #25
 8007d6e:	d5fb      	bpl.n	8007d68 <_printf_i+0xb8>
 8007d70:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d74:	2d00      	cmp	r5, #0
 8007d76:	da03      	bge.n	8007d80 <_printf_i+0xd0>
 8007d78:	232d      	movs	r3, #45	@ 0x2d
 8007d7a:	426d      	negs	r5, r5
 8007d7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d80:	4858      	ldr	r0, [pc, #352]	@ (8007ee4 <_printf_i+0x234>)
 8007d82:	230a      	movs	r3, #10
 8007d84:	e011      	b.n	8007daa <_printf_i+0xfa>
 8007d86:	6821      	ldr	r1, [r4, #0]
 8007d88:	6833      	ldr	r3, [r6, #0]
 8007d8a:	0608      	lsls	r0, r1, #24
 8007d8c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d90:	d402      	bmi.n	8007d98 <_printf_i+0xe8>
 8007d92:	0649      	lsls	r1, r1, #25
 8007d94:	bf48      	it	mi
 8007d96:	b2ad      	uxthmi	r5, r5
 8007d98:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d9a:	4852      	ldr	r0, [pc, #328]	@ (8007ee4 <_printf_i+0x234>)
 8007d9c:	6033      	str	r3, [r6, #0]
 8007d9e:	bf14      	ite	ne
 8007da0:	230a      	movne	r3, #10
 8007da2:	2308      	moveq	r3, #8
 8007da4:	2100      	movs	r1, #0
 8007da6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007daa:	6866      	ldr	r6, [r4, #4]
 8007dac:	60a6      	str	r6, [r4, #8]
 8007dae:	2e00      	cmp	r6, #0
 8007db0:	db05      	blt.n	8007dbe <_printf_i+0x10e>
 8007db2:	6821      	ldr	r1, [r4, #0]
 8007db4:	432e      	orrs	r6, r5
 8007db6:	f021 0104 	bic.w	r1, r1, #4
 8007dba:	6021      	str	r1, [r4, #0]
 8007dbc:	d04b      	beq.n	8007e56 <_printf_i+0x1a6>
 8007dbe:	4616      	mov	r6, r2
 8007dc0:	fbb5 f1f3 	udiv	r1, r5, r3
 8007dc4:	fb03 5711 	mls	r7, r3, r1, r5
 8007dc8:	5dc7      	ldrb	r7, [r0, r7]
 8007dca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007dce:	462f      	mov	r7, r5
 8007dd0:	42bb      	cmp	r3, r7
 8007dd2:	460d      	mov	r5, r1
 8007dd4:	d9f4      	bls.n	8007dc0 <_printf_i+0x110>
 8007dd6:	2b08      	cmp	r3, #8
 8007dd8:	d10b      	bne.n	8007df2 <_printf_i+0x142>
 8007dda:	6823      	ldr	r3, [r4, #0]
 8007ddc:	07df      	lsls	r7, r3, #31
 8007dde:	d508      	bpl.n	8007df2 <_printf_i+0x142>
 8007de0:	6923      	ldr	r3, [r4, #16]
 8007de2:	6861      	ldr	r1, [r4, #4]
 8007de4:	4299      	cmp	r1, r3
 8007de6:	bfde      	ittt	le
 8007de8:	2330      	movle	r3, #48	@ 0x30
 8007dea:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007dee:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007df2:	1b92      	subs	r2, r2, r6
 8007df4:	6122      	str	r2, [r4, #16]
 8007df6:	f8cd a000 	str.w	sl, [sp]
 8007dfa:	464b      	mov	r3, r9
 8007dfc:	aa03      	add	r2, sp, #12
 8007dfe:	4621      	mov	r1, r4
 8007e00:	4640      	mov	r0, r8
 8007e02:	f7ff fee7 	bl	8007bd4 <_printf_common>
 8007e06:	3001      	adds	r0, #1
 8007e08:	d14a      	bne.n	8007ea0 <_printf_i+0x1f0>
 8007e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0e:	b004      	add	sp, #16
 8007e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e14:	6823      	ldr	r3, [r4, #0]
 8007e16:	f043 0320 	orr.w	r3, r3, #32
 8007e1a:	6023      	str	r3, [r4, #0]
 8007e1c:	4832      	ldr	r0, [pc, #200]	@ (8007ee8 <_printf_i+0x238>)
 8007e1e:	2778      	movs	r7, #120	@ 0x78
 8007e20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e24:	6823      	ldr	r3, [r4, #0]
 8007e26:	6831      	ldr	r1, [r6, #0]
 8007e28:	061f      	lsls	r7, r3, #24
 8007e2a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e2e:	d402      	bmi.n	8007e36 <_printf_i+0x186>
 8007e30:	065f      	lsls	r7, r3, #25
 8007e32:	bf48      	it	mi
 8007e34:	b2ad      	uxthmi	r5, r5
 8007e36:	6031      	str	r1, [r6, #0]
 8007e38:	07d9      	lsls	r1, r3, #31
 8007e3a:	bf44      	itt	mi
 8007e3c:	f043 0320 	orrmi.w	r3, r3, #32
 8007e40:	6023      	strmi	r3, [r4, #0]
 8007e42:	b11d      	cbz	r5, 8007e4c <_printf_i+0x19c>
 8007e44:	2310      	movs	r3, #16
 8007e46:	e7ad      	b.n	8007da4 <_printf_i+0xf4>
 8007e48:	4826      	ldr	r0, [pc, #152]	@ (8007ee4 <_printf_i+0x234>)
 8007e4a:	e7e9      	b.n	8007e20 <_printf_i+0x170>
 8007e4c:	6823      	ldr	r3, [r4, #0]
 8007e4e:	f023 0320 	bic.w	r3, r3, #32
 8007e52:	6023      	str	r3, [r4, #0]
 8007e54:	e7f6      	b.n	8007e44 <_printf_i+0x194>
 8007e56:	4616      	mov	r6, r2
 8007e58:	e7bd      	b.n	8007dd6 <_printf_i+0x126>
 8007e5a:	6833      	ldr	r3, [r6, #0]
 8007e5c:	6825      	ldr	r5, [r4, #0]
 8007e5e:	6961      	ldr	r1, [r4, #20]
 8007e60:	1d18      	adds	r0, r3, #4
 8007e62:	6030      	str	r0, [r6, #0]
 8007e64:	062e      	lsls	r6, r5, #24
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	d501      	bpl.n	8007e6e <_printf_i+0x1be>
 8007e6a:	6019      	str	r1, [r3, #0]
 8007e6c:	e002      	b.n	8007e74 <_printf_i+0x1c4>
 8007e6e:	0668      	lsls	r0, r5, #25
 8007e70:	d5fb      	bpl.n	8007e6a <_printf_i+0x1ba>
 8007e72:	8019      	strh	r1, [r3, #0]
 8007e74:	2300      	movs	r3, #0
 8007e76:	6123      	str	r3, [r4, #16]
 8007e78:	4616      	mov	r6, r2
 8007e7a:	e7bc      	b.n	8007df6 <_printf_i+0x146>
 8007e7c:	6833      	ldr	r3, [r6, #0]
 8007e7e:	1d1a      	adds	r2, r3, #4
 8007e80:	6032      	str	r2, [r6, #0]
 8007e82:	681e      	ldr	r6, [r3, #0]
 8007e84:	6862      	ldr	r2, [r4, #4]
 8007e86:	2100      	movs	r1, #0
 8007e88:	4630      	mov	r0, r6
 8007e8a:	f7f8 f9b9 	bl	8000200 <memchr>
 8007e8e:	b108      	cbz	r0, 8007e94 <_printf_i+0x1e4>
 8007e90:	1b80      	subs	r0, r0, r6
 8007e92:	6060      	str	r0, [r4, #4]
 8007e94:	6863      	ldr	r3, [r4, #4]
 8007e96:	6123      	str	r3, [r4, #16]
 8007e98:	2300      	movs	r3, #0
 8007e9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e9e:	e7aa      	b.n	8007df6 <_printf_i+0x146>
 8007ea0:	6923      	ldr	r3, [r4, #16]
 8007ea2:	4632      	mov	r2, r6
 8007ea4:	4649      	mov	r1, r9
 8007ea6:	4640      	mov	r0, r8
 8007ea8:	47d0      	blx	sl
 8007eaa:	3001      	adds	r0, #1
 8007eac:	d0ad      	beq.n	8007e0a <_printf_i+0x15a>
 8007eae:	6823      	ldr	r3, [r4, #0]
 8007eb0:	079b      	lsls	r3, r3, #30
 8007eb2:	d413      	bmi.n	8007edc <_printf_i+0x22c>
 8007eb4:	68e0      	ldr	r0, [r4, #12]
 8007eb6:	9b03      	ldr	r3, [sp, #12]
 8007eb8:	4298      	cmp	r0, r3
 8007eba:	bfb8      	it	lt
 8007ebc:	4618      	movlt	r0, r3
 8007ebe:	e7a6      	b.n	8007e0e <_printf_i+0x15e>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	4632      	mov	r2, r6
 8007ec4:	4649      	mov	r1, r9
 8007ec6:	4640      	mov	r0, r8
 8007ec8:	47d0      	blx	sl
 8007eca:	3001      	adds	r0, #1
 8007ecc:	d09d      	beq.n	8007e0a <_printf_i+0x15a>
 8007ece:	3501      	adds	r5, #1
 8007ed0:	68e3      	ldr	r3, [r4, #12]
 8007ed2:	9903      	ldr	r1, [sp, #12]
 8007ed4:	1a5b      	subs	r3, r3, r1
 8007ed6:	42ab      	cmp	r3, r5
 8007ed8:	dcf2      	bgt.n	8007ec0 <_printf_i+0x210>
 8007eda:	e7eb      	b.n	8007eb4 <_printf_i+0x204>
 8007edc:	2500      	movs	r5, #0
 8007ede:	f104 0619 	add.w	r6, r4, #25
 8007ee2:	e7f5      	b.n	8007ed0 <_printf_i+0x220>
 8007ee4:	08008f4d 	.word	0x08008f4d
 8007ee8:	08008f5e 	.word	0x08008f5e

08007eec <memmove>:
 8007eec:	4288      	cmp	r0, r1
 8007eee:	b510      	push	{r4, lr}
 8007ef0:	eb01 0402 	add.w	r4, r1, r2
 8007ef4:	d902      	bls.n	8007efc <memmove+0x10>
 8007ef6:	4284      	cmp	r4, r0
 8007ef8:	4623      	mov	r3, r4
 8007efa:	d807      	bhi.n	8007f0c <memmove+0x20>
 8007efc:	1e43      	subs	r3, r0, #1
 8007efe:	42a1      	cmp	r1, r4
 8007f00:	d008      	beq.n	8007f14 <memmove+0x28>
 8007f02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f0a:	e7f8      	b.n	8007efe <memmove+0x12>
 8007f0c:	4402      	add	r2, r0
 8007f0e:	4601      	mov	r1, r0
 8007f10:	428a      	cmp	r2, r1
 8007f12:	d100      	bne.n	8007f16 <memmove+0x2a>
 8007f14:	bd10      	pop	{r4, pc}
 8007f16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f1e:	e7f7      	b.n	8007f10 <memmove+0x24>

08007f20 <_realloc_r>:
 8007f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f24:	4607      	mov	r7, r0
 8007f26:	4614      	mov	r4, r2
 8007f28:	460d      	mov	r5, r1
 8007f2a:	b921      	cbnz	r1, 8007f36 <_realloc_r+0x16>
 8007f2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f30:	4611      	mov	r1, r2
 8007f32:	f7ff bbad 	b.w	8007690 <_malloc_r>
 8007f36:	b92a      	cbnz	r2, 8007f44 <_realloc_r+0x24>
 8007f38:	f7ff fcaa 	bl	8007890 <_free_r>
 8007f3c:	4625      	mov	r5, r4
 8007f3e:	4628      	mov	r0, r5
 8007f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f44:	f000 f81a 	bl	8007f7c <_malloc_usable_size_r>
 8007f48:	4284      	cmp	r4, r0
 8007f4a:	4606      	mov	r6, r0
 8007f4c:	d802      	bhi.n	8007f54 <_realloc_r+0x34>
 8007f4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f52:	d8f4      	bhi.n	8007f3e <_realloc_r+0x1e>
 8007f54:	4621      	mov	r1, r4
 8007f56:	4638      	mov	r0, r7
 8007f58:	f7ff fb9a 	bl	8007690 <_malloc_r>
 8007f5c:	4680      	mov	r8, r0
 8007f5e:	b908      	cbnz	r0, 8007f64 <_realloc_r+0x44>
 8007f60:	4645      	mov	r5, r8
 8007f62:	e7ec      	b.n	8007f3e <_realloc_r+0x1e>
 8007f64:	42b4      	cmp	r4, r6
 8007f66:	4622      	mov	r2, r4
 8007f68:	4629      	mov	r1, r5
 8007f6a:	bf28      	it	cs
 8007f6c:	4632      	movcs	r2, r6
 8007f6e:	f7ff fc81 	bl	8007874 <memcpy>
 8007f72:	4629      	mov	r1, r5
 8007f74:	4638      	mov	r0, r7
 8007f76:	f7ff fc8b 	bl	8007890 <_free_r>
 8007f7a:	e7f1      	b.n	8007f60 <_realloc_r+0x40>

08007f7c <_malloc_usable_size_r>:
 8007f7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f80:	1f18      	subs	r0, r3, #4
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	bfbc      	itt	lt
 8007f86:	580b      	ldrlt	r3, [r1, r0]
 8007f88:	18c0      	addlt	r0, r0, r3
 8007f8a:	4770      	bx	lr

08007f8c <atan2f>:
 8007f8c:	f000 b974 	b.w	8008278 <__ieee754_atan2f>

08007f90 <fmodf>:
 8007f90:	b508      	push	{r3, lr}
 8007f92:	ed2d 8b02 	vpush	{d8}
 8007f96:	eef0 8a40 	vmov.f32	s17, s0
 8007f9a:	eeb0 8a60 	vmov.f32	s16, s1
 8007f9e:	f000 fa0b 	bl	80083b8 <__ieee754_fmodf>
 8007fa2:	eef4 8a48 	vcmp.f32	s17, s16
 8007fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007faa:	d60c      	bvs.n	8007fc6 <fmodf+0x36>
 8007fac:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8007fcc <fmodf+0x3c>
 8007fb0:	eeb4 8a68 	vcmp.f32	s16, s17
 8007fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fb8:	d105      	bne.n	8007fc6 <fmodf+0x36>
 8007fba:	f7ff fc2f 	bl	800781c <__errno>
 8007fbe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007fc2:	2321      	movs	r3, #33	@ 0x21
 8007fc4:	6003      	str	r3, [r0, #0]
 8007fc6:	ecbd 8b02 	vpop	{d8}
 8007fca:	bd08      	pop	{r3, pc}
 8007fcc:	00000000 	.word	0x00000000

08007fd0 <sqrtf>:
 8007fd0:	b508      	push	{r3, lr}
 8007fd2:	ed2d 8b02 	vpush	{d8}
 8007fd6:	eeb0 8a40 	vmov.f32	s16, s0
 8007fda:	f000 f8a9 	bl	8008130 <__ieee754_sqrtf>
 8007fde:	eeb4 8a48 	vcmp.f32	s16, s16
 8007fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fe6:	d60c      	bvs.n	8008002 <sqrtf+0x32>
 8007fe8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008008 <sqrtf+0x38>
 8007fec:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ff4:	d505      	bpl.n	8008002 <sqrtf+0x32>
 8007ff6:	f7ff fc11 	bl	800781c <__errno>
 8007ffa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007ffe:	2321      	movs	r3, #33	@ 0x21
 8008000:	6003      	str	r3, [r0, #0]
 8008002:	ecbd 8b02 	vpop	{d8}
 8008006:	bd08      	pop	{r3, pc}
 8008008:	00000000 	.word	0x00000000

0800800c <cosf>:
 800800c:	ee10 3a10 	vmov	r3, s0
 8008010:	b507      	push	{r0, r1, r2, lr}
 8008012:	4a1e      	ldr	r2, [pc, #120]	@ (800808c <cosf+0x80>)
 8008014:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008018:	4293      	cmp	r3, r2
 800801a:	d806      	bhi.n	800802a <cosf+0x1e>
 800801c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8008090 <cosf+0x84>
 8008020:	b003      	add	sp, #12
 8008022:	f85d eb04 	ldr.w	lr, [sp], #4
 8008026:	f000 b887 	b.w	8008138 <__kernel_cosf>
 800802a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800802e:	d304      	bcc.n	800803a <cosf+0x2e>
 8008030:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008034:	b003      	add	sp, #12
 8008036:	f85d fb04 	ldr.w	pc, [sp], #4
 800803a:	4668      	mov	r0, sp
 800803c:	f000 fa3e 	bl	80084bc <__ieee754_rem_pio2f>
 8008040:	f000 0003 	and.w	r0, r0, #3
 8008044:	2801      	cmp	r0, #1
 8008046:	d009      	beq.n	800805c <cosf+0x50>
 8008048:	2802      	cmp	r0, #2
 800804a:	d010      	beq.n	800806e <cosf+0x62>
 800804c:	b9b0      	cbnz	r0, 800807c <cosf+0x70>
 800804e:	eddd 0a01 	vldr	s1, [sp, #4]
 8008052:	ed9d 0a00 	vldr	s0, [sp]
 8008056:	f000 f86f 	bl	8008138 <__kernel_cosf>
 800805a:	e7eb      	b.n	8008034 <cosf+0x28>
 800805c:	eddd 0a01 	vldr	s1, [sp, #4]
 8008060:	ed9d 0a00 	vldr	s0, [sp]
 8008064:	f000 f8c0 	bl	80081e8 <__kernel_sinf>
 8008068:	eeb1 0a40 	vneg.f32	s0, s0
 800806c:	e7e2      	b.n	8008034 <cosf+0x28>
 800806e:	eddd 0a01 	vldr	s1, [sp, #4]
 8008072:	ed9d 0a00 	vldr	s0, [sp]
 8008076:	f000 f85f 	bl	8008138 <__kernel_cosf>
 800807a:	e7f5      	b.n	8008068 <cosf+0x5c>
 800807c:	eddd 0a01 	vldr	s1, [sp, #4]
 8008080:	ed9d 0a00 	vldr	s0, [sp]
 8008084:	2001      	movs	r0, #1
 8008086:	f000 f8af 	bl	80081e8 <__kernel_sinf>
 800808a:	e7d3      	b.n	8008034 <cosf+0x28>
 800808c:	3f490fd8 	.word	0x3f490fd8
 8008090:	00000000 	.word	0x00000000

08008094 <fabsf>:
 8008094:	ee10 3a10 	vmov	r3, s0
 8008098:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800809c:	ee00 3a10 	vmov	s0, r3
 80080a0:	4770      	bx	lr
	...

080080a4 <sinf>:
 80080a4:	ee10 3a10 	vmov	r3, s0
 80080a8:	b507      	push	{r0, r1, r2, lr}
 80080aa:	4a1f      	ldr	r2, [pc, #124]	@ (8008128 <sinf+0x84>)
 80080ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d807      	bhi.n	80080c4 <sinf+0x20>
 80080b4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800812c <sinf+0x88>
 80080b8:	2000      	movs	r0, #0
 80080ba:	b003      	add	sp, #12
 80080bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80080c0:	f000 b892 	b.w	80081e8 <__kernel_sinf>
 80080c4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80080c8:	d304      	bcc.n	80080d4 <sinf+0x30>
 80080ca:	ee30 0a40 	vsub.f32	s0, s0, s0
 80080ce:	b003      	add	sp, #12
 80080d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80080d4:	4668      	mov	r0, sp
 80080d6:	f000 f9f1 	bl	80084bc <__ieee754_rem_pio2f>
 80080da:	f000 0003 	and.w	r0, r0, #3
 80080de:	2801      	cmp	r0, #1
 80080e0:	d00a      	beq.n	80080f8 <sinf+0x54>
 80080e2:	2802      	cmp	r0, #2
 80080e4:	d00f      	beq.n	8008106 <sinf+0x62>
 80080e6:	b9c0      	cbnz	r0, 800811a <sinf+0x76>
 80080e8:	eddd 0a01 	vldr	s1, [sp, #4]
 80080ec:	ed9d 0a00 	vldr	s0, [sp]
 80080f0:	2001      	movs	r0, #1
 80080f2:	f000 f879 	bl	80081e8 <__kernel_sinf>
 80080f6:	e7ea      	b.n	80080ce <sinf+0x2a>
 80080f8:	eddd 0a01 	vldr	s1, [sp, #4]
 80080fc:	ed9d 0a00 	vldr	s0, [sp]
 8008100:	f000 f81a 	bl	8008138 <__kernel_cosf>
 8008104:	e7e3      	b.n	80080ce <sinf+0x2a>
 8008106:	eddd 0a01 	vldr	s1, [sp, #4]
 800810a:	ed9d 0a00 	vldr	s0, [sp]
 800810e:	2001      	movs	r0, #1
 8008110:	f000 f86a 	bl	80081e8 <__kernel_sinf>
 8008114:	eeb1 0a40 	vneg.f32	s0, s0
 8008118:	e7d9      	b.n	80080ce <sinf+0x2a>
 800811a:	eddd 0a01 	vldr	s1, [sp, #4]
 800811e:	ed9d 0a00 	vldr	s0, [sp]
 8008122:	f000 f809 	bl	8008138 <__kernel_cosf>
 8008126:	e7f5      	b.n	8008114 <sinf+0x70>
 8008128:	3f490fd8 	.word	0x3f490fd8
 800812c:	00000000 	.word	0x00000000

08008130 <__ieee754_sqrtf>:
 8008130:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008134:	4770      	bx	lr
	...

08008138 <__kernel_cosf>:
 8008138:	ee10 3a10 	vmov	r3, s0
 800813c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008140:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8008144:	eef0 6a40 	vmov.f32	s13, s0
 8008148:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800814c:	d204      	bcs.n	8008158 <__kernel_cosf+0x20>
 800814e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8008152:	ee17 2a90 	vmov	r2, s15
 8008156:	b342      	cbz	r2, 80081aa <__kernel_cosf+0x72>
 8008158:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800815c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80081c8 <__kernel_cosf+0x90>
 8008160:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80081cc <__kernel_cosf+0x94>
 8008164:	4a1a      	ldr	r2, [pc, #104]	@ (80081d0 <__kernel_cosf+0x98>)
 8008166:	eea7 6a27 	vfma.f32	s12, s14, s15
 800816a:	4293      	cmp	r3, r2
 800816c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80081d4 <__kernel_cosf+0x9c>
 8008170:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008174:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80081d8 <__kernel_cosf+0xa0>
 8008178:	eea7 6a87 	vfma.f32	s12, s15, s14
 800817c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80081dc <__kernel_cosf+0xa4>
 8008180:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008184:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80081e0 <__kernel_cosf+0xa8>
 8008188:	eea7 6a87 	vfma.f32	s12, s15, s14
 800818c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8008190:	ee26 6a07 	vmul.f32	s12, s12, s14
 8008194:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008198:	eee7 0a06 	vfma.f32	s1, s14, s12
 800819c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081a0:	d804      	bhi.n	80081ac <__kernel_cosf+0x74>
 80081a2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80081a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80081aa:	4770      	bx	lr
 80081ac:	4a0d      	ldr	r2, [pc, #52]	@ (80081e4 <__kernel_cosf+0xac>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	bf9a      	itte	ls
 80081b2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80081b6:	ee07 3a10 	vmovls	s14, r3
 80081ba:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80081be:	ee30 0a47 	vsub.f32	s0, s0, s14
 80081c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80081c6:	e7ec      	b.n	80081a2 <__kernel_cosf+0x6a>
 80081c8:	ad47d74e 	.word	0xad47d74e
 80081cc:	310f74f6 	.word	0x310f74f6
 80081d0:	3e999999 	.word	0x3e999999
 80081d4:	b493f27c 	.word	0xb493f27c
 80081d8:	37d00d01 	.word	0x37d00d01
 80081dc:	bab60b61 	.word	0xbab60b61
 80081e0:	3d2aaaab 	.word	0x3d2aaaab
 80081e4:	3f480000 	.word	0x3f480000

080081e8 <__kernel_sinf>:
 80081e8:	ee10 3a10 	vmov	r3, s0
 80081ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80081f0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80081f4:	d204      	bcs.n	8008200 <__kernel_sinf+0x18>
 80081f6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80081fa:	ee17 3a90 	vmov	r3, s15
 80081fe:	b35b      	cbz	r3, 8008258 <__kernel_sinf+0x70>
 8008200:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008204:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800825c <__kernel_sinf+0x74>
 8008208:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8008260 <__kernel_sinf+0x78>
 800820c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008210:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8008264 <__kernel_sinf+0x7c>
 8008214:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008218:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8008268 <__kernel_sinf+0x80>
 800821c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008220:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800826c <__kernel_sinf+0x84>
 8008224:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008228:	eee6 7a07 	vfma.f32	s15, s12, s14
 800822c:	b930      	cbnz	r0, 800823c <__kernel_sinf+0x54>
 800822e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8008270 <__kernel_sinf+0x88>
 8008232:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008236:	eea6 0a26 	vfma.f32	s0, s12, s13
 800823a:	4770      	bx	lr
 800823c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008240:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8008244:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008248:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800824c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8008274 <__kernel_sinf+0x8c>
 8008250:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8008254:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop
 800825c:	2f2ec9d3 	.word	0x2f2ec9d3
 8008260:	b2d72f34 	.word	0xb2d72f34
 8008264:	3638ef1b 	.word	0x3638ef1b
 8008268:	b9500d01 	.word	0xb9500d01
 800826c:	3c088889 	.word	0x3c088889
 8008270:	be2aaaab 	.word	0xbe2aaaab
 8008274:	3e2aaaab 	.word	0x3e2aaaab

08008278 <__ieee754_atan2f>:
 8008278:	ee10 2a90 	vmov	r2, s1
 800827c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8008280:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008284:	b510      	push	{r4, lr}
 8008286:	eef0 7a40 	vmov.f32	s15, s0
 800828a:	d806      	bhi.n	800829a <__ieee754_atan2f+0x22>
 800828c:	ee10 0a10 	vmov	r0, s0
 8008290:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008294:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008298:	d904      	bls.n	80082a4 <__ieee754_atan2f+0x2c>
 800829a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800829e:	eeb0 0a67 	vmov.f32	s0, s15
 80082a2:	bd10      	pop	{r4, pc}
 80082a4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80082a8:	d103      	bne.n	80082b2 <__ieee754_atan2f+0x3a>
 80082aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082ae:	f000 ba35 	b.w	800871c <atanf>
 80082b2:	1794      	asrs	r4, r2, #30
 80082b4:	f004 0402 	and.w	r4, r4, #2
 80082b8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80082bc:	b943      	cbnz	r3, 80082d0 <__ieee754_atan2f+0x58>
 80082be:	2c02      	cmp	r4, #2
 80082c0:	d05e      	beq.n	8008380 <__ieee754_atan2f+0x108>
 80082c2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008394 <__ieee754_atan2f+0x11c>
 80082c6:	2c03      	cmp	r4, #3
 80082c8:	bf08      	it	eq
 80082ca:	eef0 7a47 	vmoveq.f32	s15, s14
 80082ce:	e7e6      	b.n	800829e <__ieee754_atan2f+0x26>
 80082d0:	b941      	cbnz	r1, 80082e4 <__ieee754_atan2f+0x6c>
 80082d2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8008398 <__ieee754_atan2f+0x120>
 80082d6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800839c <__ieee754_atan2f+0x124>
 80082da:	2800      	cmp	r0, #0
 80082dc:	bfa8      	it	ge
 80082de:	eef0 7a47 	vmovge.f32	s15, s14
 80082e2:	e7dc      	b.n	800829e <__ieee754_atan2f+0x26>
 80082e4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80082e8:	d110      	bne.n	800830c <__ieee754_atan2f+0x94>
 80082ea:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80082ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80082f2:	d107      	bne.n	8008304 <__ieee754_atan2f+0x8c>
 80082f4:	2c02      	cmp	r4, #2
 80082f6:	d846      	bhi.n	8008386 <__ieee754_atan2f+0x10e>
 80082f8:	4b29      	ldr	r3, [pc, #164]	@ (80083a0 <__ieee754_atan2f+0x128>)
 80082fa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80082fe:	edd3 7a00 	vldr	s15, [r3]
 8008302:	e7cc      	b.n	800829e <__ieee754_atan2f+0x26>
 8008304:	2c02      	cmp	r4, #2
 8008306:	d841      	bhi.n	800838c <__ieee754_atan2f+0x114>
 8008308:	4b26      	ldr	r3, [pc, #152]	@ (80083a4 <__ieee754_atan2f+0x12c>)
 800830a:	e7f6      	b.n	80082fa <__ieee754_atan2f+0x82>
 800830c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008310:	d0df      	beq.n	80082d2 <__ieee754_atan2f+0x5a>
 8008312:	1a5b      	subs	r3, r3, r1
 8008314:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8008318:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800831c:	da1a      	bge.n	8008354 <__ieee754_atan2f+0xdc>
 800831e:	2a00      	cmp	r2, #0
 8008320:	da01      	bge.n	8008326 <__ieee754_atan2f+0xae>
 8008322:	313c      	adds	r1, #60	@ 0x3c
 8008324:	db19      	blt.n	800835a <__ieee754_atan2f+0xe2>
 8008326:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800832a:	f7ff feb3 	bl	8008094 <fabsf>
 800832e:	f000 f9f5 	bl	800871c <atanf>
 8008332:	eef0 7a40 	vmov.f32	s15, s0
 8008336:	2c01      	cmp	r4, #1
 8008338:	d012      	beq.n	8008360 <__ieee754_atan2f+0xe8>
 800833a:	2c02      	cmp	r4, #2
 800833c:	d017      	beq.n	800836e <__ieee754_atan2f+0xf6>
 800833e:	2c00      	cmp	r4, #0
 8008340:	d0ad      	beq.n	800829e <__ieee754_atan2f+0x26>
 8008342:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80083a8 <__ieee754_atan2f+0x130>
 8008346:	ee77 7a87 	vadd.f32	s15, s15, s14
 800834a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80083ac <__ieee754_atan2f+0x134>
 800834e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008352:	e7a4      	b.n	800829e <__ieee754_atan2f+0x26>
 8008354:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800839c <__ieee754_atan2f+0x124>
 8008358:	e7ed      	b.n	8008336 <__ieee754_atan2f+0xbe>
 800835a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80083b0 <__ieee754_atan2f+0x138>
 800835e:	e7ea      	b.n	8008336 <__ieee754_atan2f+0xbe>
 8008360:	ee17 3a90 	vmov	r3, s15
 8008364:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008368:	ee07 3a90 	vmov	s15, r3
 800836c:	e797      	b.n	800829e <__ieee754_atan2f+0x26>
 800836e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80083a8 <__ieee754_atan2f+0x130>
 8008372:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008376:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80083ac <__ieee754_atan2f+0x134>
 800837a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800837e:	e78e      	b.n	800829e <__ieee754_atan2f+0x26>
 8008380:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80083ac <__ieee754_atan2f+0x134>
 8008384:	e78b      	b.n	800829e <__ieee754_atan2f+0x26>
 8008386:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80083b4 <__ieee754_atan2f+0x13c>
 800838a:	e788      	b.n	800829e <__ieee754_atan2f+0x26>
 800838c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80083b0 <__ieee754_atan2f+0x138>
 8008390:	e785      	b.n	800829e <__ieee754_atan2f+0x26>
 8008392:	bf00      	nop
 8008394:	c0490fdb 	.word	0xc0490fdb
 8008398:	bfc90fdb 	.word	0xbfc90fdb
 800839c:	3fc90fdb 	.word	0x3fc90fdb
 80083a0:	08008f7c 	.word	0x08008f7c
 80083a4:	08008f70 	.word	0x08008f70
 80083a8:	33bbbd2e 	.word	0x33bbbd2e
 80083ac:	40490fdb 	.word	0x40490fdb
 80083b0:	00000000 	.word	0x00000000
 80083b4:	3f490fdb 	.word	0x3f490fdb

080083b8 <__ieee754_fmodf>:
 80083b8:	b570      	push	{r4, r5, r6, lr}
 80083ba:	ee10 6a90 	vmov	r6, s1
 80083be:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80083c2:	1e5a      	subs	r2, r3, #1
 80083c4:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80083c8:	d206      	bcs.n	80083d8 <__ieee754_fmodf+0x20>
 80083ca:	ee10 4a10 	vmov	r4, s0
 80083ce:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 80083d2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80083d6:	d304      	bcc.n	80083e2 <__ieee754_fmodf+0x2a>
 80083d8:	ee60 0a20 	vmul.f32	s1, s0, s1
 80083dc:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 80083e0:	bd70      	pop	{r4, r5, r6, pc}
 80083e2:	4299      	cmp	r1, r3
 80083e4:	dbfc      	blt.n	80083e0 <__ieee754_fmodf+0x28>
 80083e6:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 80083ea:	d105      	bne.n	80083f8 <__ieee754_fmodf+0x40>
 80083ec:	4b32      	ldr	r3, [pc, #200]	@ (80084b8 <__ieee754_fmodf+0x100>)
 80083ee:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 80083f2:	ed93 0a00 	vldr	s0, [r3]
 80083f6:	e7f3      	b.n	80083e0 <__ieee754_fmodf+0x28>
 80083f8:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80083fc:	d146      	bne.n	800848c <__ieee754_fmodf+0xd4>
 80083fe:	020a      	lsls	r2, r1, #8
 8008400:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8008404:	2a00      	cmp	r2, #0
 8008406:	dc3e      	bgt.n	8008486 <__ieee754_fmodf+0xce>
 8008408:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800840c:	bf01      	itttt	eq
 800840e:	021a      	lsleq	r2, r3, #8
 8008410:	fab2 f282 	clzeq	r2, r2
 8008414:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8008418:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800841c:	bf16      	itet	ne
 800841e:	15da      	asrne	r2, r3, #23
 8008420:	3282      	addeq	r2, #130	@ 0x82
 8008422:	3a7f      	subne	r2, #127	@ 0x7f
 8008424:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8008428:	bfbb      	ittet	lt
 800842a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800842e:	1a24      	sublt	r4, r4, r0
 8008430:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8008434:	40a1      	lsllt	r1, r4
 8008436:	bfa8      	it	ge
 8008438:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800843c:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8008440:	bfb5      	itete	lt
 8008442:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8008446:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800844a:	1aa4      	sublt	r4, r4, r2
 800844c:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8008450:	bfb8      	it	lt
 8008452:	fa03 f404 	lsllt.w	r4, r3, r4
 8008456:	1a80      	subs	r0, r0, r2
 8008458:	1b0b      	subs	r3, r1, r4
 800845a:	b9d0      	cbnz	r0, 8008492 <__ieee754_fmodf+0xda>
 800845c:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8008460:	bf28      	it	cs
 8008462:	460b      	movcs	r3, r1
 8008464:	2b00      	cmp	r3, #0
 8008466:	d0c1      	beq.n	80083ec <__ieee754_fmodf+0x34>
 8008468:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800846c:	db19      	blt.n	80084a2 <__ieee754_fmodf+0xea>
 800846e:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8008472:	db19      	blt.n	80084a8 <__ieee754_fmodf+0xf0>
 8008474:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8008478:	327f      	adds	r2, #127	@ 0x7f
 800847a:	432b      	orrs	r3, r5
 800847c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008480:	ee00 3a10 	vmov	s0, r3
 8008484:	e7ac      	b.n	80083e0 <__ieee754_fmodf+0x28>
 8008486:	3801      	subs	r0, #1
 8008488:	0052      	lsls	r2, r2, #1
 800848a:	e7bb      	b.n	8008404 <__ieee754_fmodf+0x4c>
 800848c:	15c8      	asrs	r0, r1, #23
 800848e:	387f      	subs	r0, #127	@ 0x7f
 8008490:	e7ba      	b.n	8008408 <__ieee754_fmodf+0x50>
 8008492:	2b00      	cmp	r3, #0
 8008494:	da02      	bge.n	800849c <__ieee754_fmodf+0xe4>
 8008496:	0049      	lsls	r1, r1, #1
 8008498:	3801      	subs	r0, #1
 800849a:	e7dd      	b.n	8008458 <__ieee754_fmodf+0xa0>
 800849c:	d0a6      	beq.n	80083ec <__ieee754_fmodf+0x34>
 800849e:	0059      	lsls	r1, r3, #1
 80084a0:	e7fa      	b.n	8008498 <__ieee754_fmodf+0xe0>
 80084a2:	005b      	lsls	r3, r3, #1
 80084a4:	3a01      	subs	r2, #1
 80084a6:	e7df      	b.n	8008468 <__ieee754_fmodf+0xb0>
 80084a8:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 80084ac:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 80084b0:	3282      	adds	r2, #130	@ 0x82
 80084b2:	4113      	asrs	r3, r2
 80084b4:	432b      	orrs	r3, r5
 80084b6:	e7e3      	b.n	8008480 <__ieee754_fmodf+0xc8>
 80084b8:	08008f88 	.word	0x08008f88

080084bc <__ieee754_rem_pio2f>:
 80084bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084be:	ee10 6a10 	vmov	r6, s0
 80084c2:	4b88      	ldr	r3, [pc, #544]	@ (80086e4 <__ieee754_rem_pio2f+0x228>)
 80084c4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80084c8:	429d      	cmp	r5, r3
 80084ca:	b087      	sub	sp, #28
 80084cc:	4604      	mov	r4, r0
 80084ce:	d805      	bhi.n	80084dc <__ieee754_rem_pio2f+0x20>
 80084d0:	2300      	movs	r3, #0
 80084d2:	ed80 0a00 	vstr	s0, [r0]
 80084d6:	6043      	str	r3, [r0, #4]
 80084d8:	2000      	movs	r0, #0
 80084da:	e022      	b.n	8008522 <__ieee754_rem_pio2f+0x66>
 80084dc:	4b82      	ldr	r3, [pc, #520]	@ (80086e8 <__ieee754_rem_pio2f+0x22c>)
 80084de:	429d      	cmp	r5, r3
 80084e0:	d83a      	bhi.n	8008558 <__ieee754_rem_pio2f+0x9c>
 80084e2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80084e6:	2e00      	cmp	r6, #0
 80084e8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80086ec <__ieee754_rem_pio2f+0x230>
 80084ec:	4a80      	ldr	r2, [pc, #512]	@ (80086f0 <__ieee754_rem_pio2f+0x234>)
 80084ee:	f023 030f 	bic.w	r3, r3, #15
 80084f2:	dd18      	ble.n	8008526 <__ieee754_rem_pio2f+0x6a>
 80084f4:	4293      	cmp	r3, r2
 80084f6:	ee70 7a47 	vsub.f32	s15, s0, s14
 80084fa:	bf09      	itett	eq
 80084fc:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80086f4 <__ieee754_rem_pio2f+0x238>
 8008500:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80086f8 <__ieee754_rem_pio2f+0x23c>
 8008504:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80086fc <__ieee754_rem_pio2f+0x240>
 8008508:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800850c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8008510:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008514:	ed80 7a00 	vstr	s14, [r0]
 8008518:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800851c:	edc0 7a01 	vstr	s15, [r0, #4]
 8008520:	2001      	movs	r0, #1
 8008522:	b007      	add	sp, #28
 8008524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008526:	4293      	cmp	r3, r2
 8008528:	ee70 7a07 	vadd.f32	s15, s0, s14
 800852c:	bf09      	itett	eq
 800852e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80086f4 <__ieee754_rem_pio2f+0x238>
 8008532:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80086f8 <__ieee754_rem_pio2f+0x23c>
 8008536:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80086fc <__ieee754_rem_pio2f+0x240>
 800853a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800853e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008542:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008546:	ed80 7a00 	vstr	s14, [r0]
 800854a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800854e:	edc0 7a01 	vstr	s15, [r0, #4]
 8008552:	f04f 30ff 	mov.w	r0, #4294967295
 8008556:	e7e4      	b.n	8008522 <__ieee754_rem_pio2f+0x66>
 8008558:	4b69      	ldr	r3, [pc, #420]	@ (8008700 <__ieee754_rem_pio2f+0x244>)
 800855a:	429d      	cmp	r5, r3
 800855c:	d873      	bhi.n	8008646 <__ieee754_rem_pio2f+0x18a>
 800855e:	f7ff fd99 	bl	8008094 <fabsf>
 8008562:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8008704 <__ieee754_rem_pio2f+0x248>
 8008566:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800856a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800856e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008572:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008576:	ee17 0a90 	vmov	r0, s15
 800857a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80086ec <__ieee754_rem_pio2f+0x230>
 800857e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8008582:	281f      	cmp	r0, #31
 8008584:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80086f8 <__ieee754_rem_pio2f+0x23c>
 8008588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800858c:	eeb1 6a47 	vneg.f32	s12, s14
 8008590:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008594:	ee16 1a90 	vmov	r1, s13
 8008598:	dc09      	bgt.n	80085ae <__ieee754_rem_pio2f+0xf2>
 800859a:	4a5b      	ldr	r2, [pc, #364]	@ (8008708 <__ieee754_rem_pio2f+0x24c>)
 800859c:	1e47      	subs	r7, r0, #1
 800859e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80085a2:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80085a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d107      	bne.n	80085be <__ieee754_rem_pio2f+0x102>
 80085ae:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80085b2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80085b6:	2a08      	cmp	r2, #8
 80085b8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80085bc:	dc14      	bgt.n	80085e8 <__ieee754_rem_pio2f+0x12c>
 80085be:	6021      	str	r1, [r4, #0]
 80085c0:	ed94 7a00 	vldr	s14, [r4]
 80085c4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80085c8:	2e00      	cmp	r6, #0
 80085ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80085ce:	ed84 0a01 	vstr	s0, [r4, #4]
 80085d2:	daa6      	bge.n	8008522 <__ieee754_rem_pio2f+0x66>
 80085d4:	eeb1 7a47 	vneg.f32	s14, s14
 80085d8:	eeb1 0a40 	vneg.f32	s0, s0
 80085dc:	ed84 7a00 	vstr	s14, [r4]
 80085e0:	ed84 0a01 	vstr	s0, [r4, #4]
 80085e4:	4240      	negs	r0, r0
 80085e6:	e79c      	b.n	8008522 <__ieee754_rem_pio2f+0x66>
 80085e8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80086f4 <__ieee754_rem_pio2f+0x238>
 80085ec:	eef0 6a40 	vmov.f32	s13, s0
 80085f0:	eee6 6a25 	vfma.f32	s13, s12, s11
 80085f4:	ee70 7a66 	vsub.f32	s15, s0, s13
 80085f8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80085fc:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80086fc <__ieee754_rem_pio2f+0x240>
 8008600:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8008604:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8008608:	ee15 2a90 	vmov	r2, s11
 800860c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008610:	1a5b      	subs	r3, r3, r1
 8008612:	2b19      	cmp	r3, #25
 8008614:	dc04      	bgt.n	8008620 <__ieee754_rem_pio2f+0x164>
 8008616:	edc4 5a00 	vstr	s11, [r4]
 800861a:	eeb0 0a66 	vmov.f32	s0, s13
 800861e:	e7cf      	b.n	80085c0 <__ieee754_rem_pio2f+0x104>
 8008620:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800870c <__ieee754_rem_pio2f+0x250>
 8008624:	eeb0 0a66 	vmov.f32	s0, s13
 8008628:	eea6 0a25 	vfma.f32	s0, s12, s11
 800862c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8008630:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8008710 <__ieee754_rem_pio2f+0x254>
 8008634:	eee6 7a25 	vfma.f32	s15, s12, s11
 8008638:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800863c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008640:	ed84 7a00 	vstr	s14, [r4]
 8008644:	e7bc      	b.n	80085c0 <__ieee754_rem_pio2f+0x104>
 8008646:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800864a:	d306      	bcc.n	800865a <__ieee754_rem_pio2f+0x19e>
 800864c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008650:	edc0 7a01 	vstr	s15, [r0, #4]
 8008654:	edc0 7a00 	vstr	s15, [r0]
 8008658:	e73e      	b.n	80084d8 <__ieee754_rem_pio2f+0x1c>
 800865a:	15ea      	asrs	r2, r5, #23
 800865c:	3a86      	subs	r2, #134	@ 0x86
 800865e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8008662:	ee07 3a90 	vmov	s15, r3
 8008666:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800866a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8008714 <__ieee754_rem_pio2f+0x258>
 800866e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008672:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008676:	ed8d 7a03 	vstr	s14, [sp, #12]
 800867a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800867e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008682:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008686:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800868a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800868e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008692:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800869a:	edcd 7a05 	vstr	s15, [sp, #20]
 800869e:	d11e      	bne.n	80086de <__ieee754_rem_pio2f+0x222>
 80086a0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80086a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086a8:	bf0c      	ite	eq
 80086aa:	2301      	moveq	r3, #1
 80086ac:	2302      	movne	r3, #2
 80086ae:	491a      	ldr	r1, [pc, #104]	@ (8008718 <__ieee754_rem_pio2f+0x25c>)
 80086b0:	9101      	str	r1, [sp, #4]
 80086b2:	2102      	movs	r1, #2
 80086b4:	9100      	str	r1, [sp, #0]
 80086b6:	a803      	add	r0, sp, #12
 80086b8:	4621      	mov	r1, r4
 80086ba:	f000 f903 	bl	80088c4 <__kernel_rem_pio2f>
 80086be:	2e00      	cmp	r6, #0
 80086c0:	f6bf af2f 	bge.w	8008522 <__ieee754_rem_pio2f+0x66>
 80086c4:	edd4 7a00 	vldr	s15, [r4]
 80086c8:	eef1 7a67 	vneg.f32	s15, s15
 80086cc:	edc4 7a00 	vstr	s15, [r4]
 80086d0:	edd4 7a01 	vldr	s15, [r4, #4]
 80086d4:	eef1 7a67 	vneg.f32	s15, s15
 80086d8:	edc4 7a01 	vstr	s15, [r4, #4]
 80086dc:	e782      	b.n	80085e4 <__ieee754_rem_pio2f+0x128>
 80086de:	2303      	movs	r3, #3
 80086e0:	e7e5      	b.n	80086ae <__ieee754_rem_pio2f+0x1f2>
 80086e2:	bf00      	nop
 80086e4:	3f490fd8 	.word	0x3f490fd8
 80086e8:	4016cbe3 	.word	0x4016cbe3
 80086ec:	3fc90f80 	.word	0x3fc90f80
 80086f0:	3fc90fd0 	.word	0x3fc90fd0
 80086f4:	37354400 	.word	0x37354400
 80086f8:	37354443 	.word	0x37354443
 80086fc:	2e85a308 	.word	0x2e85a308
 8008700:	43490f80 	.word	0x43490f80
 8008704:	3f22f984 	.word	0x3f22f984
 8008708:	08008f90 	.word	0x08008f90
 800870c:	2e85a300 	.word	0x2e85a300
 8008710:	248d3132 	.word	0x248d3132
 8008714:	43800000 	.word	0x43800000
 8008718:	08009010 	.word	0x08009010

0800871c <atanf>:
 800871c:	b538      	push	{r3, r4, r5, lr}
 800871e:	ee10 5a10 	vmov	r5, s0
 8008722:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8008726:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800872a:	eef0 7a40 	vmov.f32	s15, s0
 800872e:	d310      	bcc.n	8008752 <atanf+0x36>
 8008730:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8008734:	d904      	bls.n	8008740 <atanf+0x24>
 8008736:	ee70 7a00 	vadd.f32	s15, s0, s0
 800873a:	eeb0 0a67 	vmov.f32	s0, s15
 800873e:	bd38      	pop	{r3, r4, r5, pc}
 8008740:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8008878 <atanf+0x15c>
 8008744:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800887c <atanf+0x160>
 8008748:	2d00      	cmp	r5, #0
 800874a:	bfc8      	it	gt
 800874c:	eef0 7a47 	vmovgt.f32	s15, s14
 8008750:	e7f3      	b.n	800873a <atanf+0x1e>
 8008752:	4b4b      	ldr	r3, [pc, #300]	@ (8008880 <atanf+0x164>)
 8008754:	429c      	cmp	r4, r3
 8008756:	d810      	bhi.n	800877a <atanf+0x5e>
 8008758:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800875c:	d20a      	bcs.n	8008774 <atanf+0x58>
 800875e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8008884 <atanf+0x168>
 8008762:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800876a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800876e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008772:	dce2      	bgt.n	800873a <atanf+0x1e>
 8008774:	f04f 33ff 	mov.w	r3, #4294967295
 8008778:	e013      	b.n	80087a2 <atanf+0x86>
 800877a:	f7ff fc8b 	bl	8008094 <fabsf>
 800877e:	4b42      	ldr	r3, [pc, #264]	@ (8008888 <atanf+0x16c>)
 8008780:	429c      	cmp	r4, r3
 8008782:	d84f      	bhi.n	8008824 <atanf+0x108>
 8008784:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8008788:	429c      	cmp	r4, r3
 800878a:	d841      	bhi.n	8008810 <atanf+0xf4>
 800878c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8008790:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008794:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008798:	2300      	movs	r3, #0
 800879a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800879e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80087a2:	1c5a      	adds	r2, r3, #1
 80087a4:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80087a8:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800888c <atanf+0x170>
 80087ac:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8008890 <atanf+0x174>
 80087b0:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8008894 <atanf+0x178>
 80087b4:	ee66 6a06 	vmul.f32	s13, s12, s12
 80087b8:	eee6 5a87 	vfma.f32	s11, s13, s14
 80087bc:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8008898 <atanf+0x17c>
 80087c0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80087c4:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800889c <atanf+0x180>
 80087c8:	eee7 5a26 	vfma.f32	s11, s14, s13
 80087cc:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80088a0 <atanf+0x184>
 80087d0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80087d4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80088a4 <atanf+0x188>
 80087d8:	eee7 5a26 	vfma.f32	s11, s14, s13
 80087dc:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80088a8 <atanf+0x18c>
 80087e0:	eea6 5a87 	vfma.f32	s10, s13, s14
 80087e4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80088ac <atanf+0x190>
 80087e8:	eea5 7a26 	vfma.f32	s14, s10, s13
 80087ec:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 80088b0 <atanf+0x194>
 80087f0:	eea7 5a26 	vfma.f32	s10, s14, s13
 80087f4:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80088b4 <atanf+0x198>
 80087f8:	eea5 7a26 	vfma.f32	s14, s10, s13
 80087fc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008800:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008804:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008808:	d121      	bne.n	800884e <atanf+0x132>
 800880a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800880e:	e794      	b.n	800873a <atanf+0x1e>
 8008810:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008814:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008818:	ee30 0a27 	vadd.f32	s0, s0, s15
 800881c:	2301      	movs	r3, #1
 800881e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008822:	e7be      	b.n	80087a2 <atanf+0x86>
 8008824:	4b24      	ldr	r3, [pc, #144]	@ (80088b8 <atanf+0x19c>)
 8008826:	429c      	cmp	r4, r3
 8008828:	d80b      	bhi.n	8008842 <atanf+0x126>
 800882a:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800882e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008832:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008836:	2302      	movs	r3, #2
 8008838:	ee70 6a67 	vsub.f32	s13, s0, s15
 800883c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008840:	e7af      	b.n	80087a2 <atanf+0x86>
 8008842:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008846:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800884a:	2303      	movs	r3, #3
 800884c:	e7a9      	b.n	80087a2 <atanf+0x86>
 800884e:	4a1b      	ldr	r2, [pc, #108]	@ (80088bc <atanf+0x1a0>)
 8008850:	491b      	ldr	r1, [pc, #108]	@ (80088c0 <atanf+0x1a4>)
 8008852:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008856:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800885a:	edd3 6a00 	vldr	s13, [r3]
 800885e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8008862:	2d00      	cmp	r5, #0
 8008864:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008868:	edd2 7a00 	vldr	s15, [r2]
 800886c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008870:	bfb8      	it	lt
 8008872:	eef1 7a67 	vneglt.f32	s15, s15
 8008876:	e760      	b.n	800873a <atanf+0x1e>
 8008878:	bfc90fdb 	.word	0xbfc90fdb
 800887c:	3fc90fdb 	.word	0x3fc90fdb
 8008880:	3edfffff 	.word	0x3edfffff
 8008884:	7149f2ca 	.word	0x7149f2ca
 8008888:	3f97ffff 	.word	0x3f97ffff
 800888c:	3c8569d7 	.word	0x3c8569d7
 8008890:	3d4bda59 	.word	0x3d4bda59
 8008894:	bd6ef16b 	.word	0xbd6ef16b
 8008898:	3d886b35 	.word	0x3d886b35
 800889c:	3dba2e6e 	.word	0x3dba2e6e
 80088a0:	3e124925 	.word	0x3e124925
 80088a4:	3eaaaaab 	.word	0x3eaaaaab
 80088a8:	bd15a221 	.word	0xbd15a221
 80088ac:	bd9d8795 	.word	0xbd9d8795
 80088b0:	bde38e38 	.word	0xbde38e38
 80088b4:	be4ccccd 	.word	0xbe4ccccd
 80088b8:	401bffff 	.word	0x401bffff
 80088bc:	08009338 	.word	0x08009338
 80088c0:	08009328 	.word	0x08009328

080088c4 <__kernel_rem_pio2f>:
 80088c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c8:	ed2d 8b04 	vpush	{d8-d9}
 80088cc:	b0d9      	sub	sp, #356	@ 0x164
 80088ce:	4690      	mov	r8, r2
 80088d0:	9001      	str	r0, [sp, #4]
 80088d2:	4ab6      	ldr	r2, [pc, #728]	@ (8008bac <__kernel_rem_pio2f+0x2e8>)
 80088d4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80088d6:	f118 0f04 	cmn.w	r8, #4
 80088da:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80088de:	460f      	mov	r7, r1
 80088e0:	f103 3bff 	add.w	fp, r3, #4294967295
 80088e4:	db26      	blt.n	8008934 <__kernel_rem_pio2f+0x70>
 80088e6:	f1b8 0203 	subs.w	r2, r8, #3
 80088ea:	bf48      	it	mi
 80088ec:	f108 0204 	addmi.w	r2, r8, #4
 80088f0:	10d2      	asrs	r2, r2, #3
 80088f2:	1c55      	adds	r5, r2, #1
 80088f4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80088f6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8008bbc <__kernel_rem_pio2f+0x2f8>
 80088fa:	00e8      	lsls	r0, r5, #3
 80088fc:	eba2 060b 	sub.w	r6, r2, fp
 8008900:	9002      	str	r0, [sp, #8]
 8008902:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8008906:	eb0a 0c0b 	add.w	ip, sl, fp
 800890a:	ac1c      	add	r4, sp, #112	@ 0x70
 800890c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8008910:	2000      	movs	r0, #0
 8008912:	4560      	cmp	r0, ip
 8008914:	dd10      	ble.n	8008938 <__kernel_rem_pio2f+0x74>
 8008916:	a91c      	add	r1, sp, #112	@ 0x70
 8008918:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800891c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8008920:	2600      	movs	r6, #0
 8008922:	4556      	cmp	r6, sl
 8008924:	dc24      	bgt.n	8008970 <__kernel_rem_pio2f+0xac>
 8008926:	f8dd e004 	ldr.w	lr, [sp, #4]
 800892a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8008bbc <__kernel_rem_pio2f+0x2f8>
 800892e:	4684      	mov	ip, r0
 8008930:	2400      	movs	r4, #0
 8008932:	e016      	b.n	8008962 <__kernel_rem_pio2f+0x9e>
 8008934:	2200      	movs	r2, #0
 8008936:	e7dc      	b.n	80088f2 <__kernel_rem_pio2f+0x2e>
 8008938:	42c6      	cmn	r6, r0
 800893a:	bf5d      	ittte	pl
 800893c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8008940:	ee07 1a90 	vmovpl	s15, r1
 8008944:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8008948:	eef0 7a47 	vmovmi.f32	s15, s14
 800894c:	ece4 7a01 	vstmia	r4!, {s15}
 8008950:	3001      	adds	r0, #1
 8008952:	e7de      	b.n	8008912 <__kernel_rem_pio2f+0x4e>
 8008954:	ecfe 6a01 	vldmia	lr!, {s13}
 8008958:	ed3c 7a01 	vldmdb	ip!, {s14}
 800895c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008960:	3401      	adds	r4, #1
 8008962:	455c      	cmp	r4, fp
 8008964:	ddf6      	ble.n	8008954 <__kernel_rem_pio2f+0x90>
 8008966:	ece9 7a01 	vstmia	r9!, {s15}
 800896a:	3601      	adds	r6, #1
 800896c:	3004      	adds	r0, #4
 800896e:	e7d8      	b.n	8008922 <__kernel_rem_pio2f+0x5e>
 8008970:	a908      	add	r1, sp, #32
 8008972:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008976:	9104      	str	r1, [sp, #16]
 8008978:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800897a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8008bb8 <__kernel_rem_pio2f+0x2f4>
 800897e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8008bb4 <__kernel_rem_pio2f+0x2f0>
 8008982:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8008986:	9203      	str	r2, [sp, #12]
 8008988:	4654      	mov	r4, sl
 800898a:	00a2      	lsls	r2, r4, #2
 800898c:	9205      	str	r2, [sp, #20]
 800898e:	aa58      	add	r2, sp, #352	@ 0x160
 8008990:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8008994:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8008998:	a944      	add	r1, sp, #272	@ 0x110
 800899a:	aa08      	add	r2, sp, #32
 800899c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80089a0:	4694      	mov	ip, r2
 80089a2:	4626      	mov	r6, r4
 80089a4:	2e00      	cmp	r6, #0
 80089a6:	dc4c      	bgt.n	8008a42 <__kernel_rem_pio2f+0x17e>
 80089a8:	4628      	mov	r0, r5
 80089aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80089ae:	f000 f9f1 	bl	8008d94 <scalbnf>
 80089b2:	eeb0 8a40 	vmov.f32	s16, s0
 80089b6:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80089ba:	ee28 0a00 	vmul.f32	s0, s16, s0
 80089be:	f000 fa4f 	bl	8008e60 <floorf>
 80089c2:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80089c6:	eea0 8a67 	vfms.f32	s16, s0, s15
 80089ca:	2d00      	cmp	r5, #0
 80089cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80089d0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80089d4:	ee17 9a90 	vmov	r9, s15
 80089d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80089dc:	ee38 8a67 	vsub.f32	s16, s16, s15
 80089e0:	dd41      	ble.n	8008a66 <__kernel_rem_pio2f+0x1a2>
 80089e2:	f104 3cff 	add.w	ip, r4, #4294967295
 80089e6:	a908      	add	r1, sp, #32
 80089e8:	f1c5 0e08 	rsb	lr, r5, #8
 80089ec:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80089f0:	fa46 f00e 	asr.w	r0, r6, lr
 80089f4:	4481      	add	r9, r0
 80089f6:	fa00 f00e 	lsl.w	r0, r0, lr
 80089fa:	1a36      	subs	r6, r6, r0
 80089fc:	f1c5 0007 	rsb	r0, r5, #7
 8008a00:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8008a04:	4106      	asrs	r6, r0
 8008a06:	2e00      	cmp	r6, #0
 8008a08:	dd3c      	ble.n	8008a84 <__kernel_rem_pio2f+0x1c0>
 8008a0a:	f04f 0e00 	mov.w	lr, #0
 8008a0e:	f109 0901 	add.w	r9, r9, #1
 8008a12:	4670      	mov	r0, lr
 8008a14:	4574      	cmp	r4, lr
 8008a16:	dc68      	bgt.n	8008aea <__kernel_rem_pio2f+0x226>
 8008a18:	2d00      	cmp	r5, #0
 8008a1a:	dd03      	ble.n	8008a24 <__kernel_rem_pio2f+0x160>
 8008a1c:	2d01      	cmp	r5, #1
 8008a1e:	d074      	beq.n	8008b0a <__kernel_rem_pio2f+0x246>
 8008a20:	2d02      	cmp	r5, #2
 8008a22:	d07d      	beq.n	8008b20 <__kernel_rem_pio2f+0x25c>
 8008a24:	2e02      	cmp	r6, #2
 8008a26:	d12d      	bne.n	8008a84 <__kernel_rem_pio2f+0x1c0>
 8008a28:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008a2c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8008a30:	b340      	cbz	r0, 8008a84 <__kernel_rem_pio2f+0x1c0>
 8008a32:	4628      	mov	r0, r5
 8008a34:	9306      	str	r3, [sp, #24]
 8008a36:	f000 f9ad 	bl	8008d94 <scalbnf>
 8008a3a:	9b06      	ldr	r3, [sp, #24]
 8008a3c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008a40:	e020      	b.n	8008a84 <__kernel_rem_pio2f+0x1c0>
 8008a42:	ee60 7a28 	vmul.f32	s15, s0, s17
 8008a46:	3e01      	subs	r6, #1
 8008a48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008a4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a50:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8008a54:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008a58:	ecac 0a01 	vstmia	ip!, {s0}
 8008a5c:	ed30 0a01 	vldmdb	r0!, {s0}
 8008a60:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008a64:	e79e      	b.n	80089a4 <__kernel_rem_pio2f+0xe0>
 8008a66:	d105      	bne.n	8008a74 <__kernel_rem_pio2f+0x1b0>
 8008a68:	1e60      	subs	r0, r4, #1
 8008a6a:	a908      	add	r1, sp, #32
 8008a6c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8008a70:	11f6      	asrs	r6, r6, #7
 8008a72:	e7c8      	b.n	8008a06 <__kernel_rem_pio2f+0x142>
 8008a74:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008a78:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a80:	da31      	bge.n	8008ae6 <__kernel_rem_pio2f+0x222>
 8008a82:	2600      	movs	r6, #0
 8008a84:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a8c:	f040 8098 	bne.w	8008bc0 <__kernel_rem_pio2f+0x2fc>
 8008a90:	1e60      	subs	r0, r4, #1
 8008a92:	2200      	movs	r2, #0
 8008a94:	4550      	cmp	r0, sl
 8008a96:	da4b      	bge.n	8008b30 <__kernel_rem_pio2f+0x26c>
 8008a98:	2a00      	cmp	r2, #0
 8008a9a:	d065      	beq.n	8008b68 <__kernel_rem_pio2f+0x2a4>
 8008a9c:	3c01      	subs	r4, #1
 8008a9e:	ab08      	add	r3, sp, #32
 8008aa0:	3d08      	subs	r5, #8
 8008aa2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d0f8      	beq.n	8008a9c <__kernel_rem_pio2f+0x1d8>
 8008aaa:	4628      	mov	r0, r5
 8008aac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008ab0:	f000 f970 	bl	8008d94 <scalbnf>
 8008ab4:	1c63      	adds	r3, r4, #1
 8008ab6:	aa44      	add	r2, sp, #272	@ 0x110
 8008ab8:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8008bb8 <__kernel_rem_pio2f+0x2f4>
 8008abc:	0099      	lsls	r1, r3, #2
 8008abe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008ac2:	4623      	mov	r3, r4
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	f280 80a9 	bge.w	8008c1c <__kernel_rem_pio2f+0x358>
 8008aca:	4623      	mov	r3, r4
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f2c0 80c7 	blt.w	8008c60 <__kernel_rem_pio2f+0x39c>
 8008ad2:	aa44      	add	r2, sp, #272	@ 0x110
 8008ad4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8008ad8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8008bb0 <__kernel_rem_pio2f+0x2ec>
 8008adc:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8008bbc <__kernel_rem_pio2f+0x2f8>
 8008ae0:	2000      	movs	r0, #0
 8008ae2:	1ae2      	subs	r2, r4, r3
 8008ae4:	e0b1      	b.n	8008c4a <__kernel_rem_pio2f+0x386>
 8008ae6:	2602      	movs	r6, #2
 8008ae8:	e78f      	b.n	8008a0a <__kernel_rem_pio2f+0x146>
 8008aea:	f852 1b04 	ldr.w	r1, [r2], #4
 8008aee:	b948      	cbnz	r0, 8008b04 <__kernel_rem_pio2f+0x240>
 8008af0:	b121      	cbz	r1, 8008afc <__kernel_rem_pio2f+0x238>
 8008af2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8008af6:	f842 1c04 	str.w	r1, [r2, #-4]
 8008afa:	2101      	movs	r1, #1
 8008afc:	f10e 0e01 	add.w	lr, lr, #1
 8008b00:	4608      	mov	r0, r1
 8008b02:	e787      	b.n	8008a14 <__kernel_rem_pio2f+0x150>
 8008b04:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8008b08:	e7f5      	b.n	8008af6 <__kernel_rem_pio2f+0x232>
 8008b0a:	f104 3cff 	add.w	ip, r4, #4294967295
 8008b0e:	aa08      	add	r2, sp, #32
 8008b10:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8008b14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008b18:	a908      	add	r1, sp, #32
 8008b1a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8008b1e:	e781      	b.n	8008a24 <__kernel_rem_pio2f+0x160>
 8008b20:	f104 3cff 	add.w	ip, r4, #4294967295
 8008b24:	aa08      	add	r2, sp, #32
 8008b26:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8008b2a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008b2e:	e7f3      	b.n	8008b18 <__kernel_rem_pio2f+0x254>
 8008b30:	a908      	add	r1, sp, #32
 8008b32:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008b36:	3801      	subs	r0, #1
 8008b38:	430a      	orrs	r2, r1
 8008b3a:	e7ab      	b.n	8008a94 <__kernel_rem_pio2f+0x1d0>
 8008b3c:	3201      	adds	r2, #1
 8008b3e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8008b42:	2e00      	cmp	r6, #0
 8008b44:	d0fa      	beq.n	8008b3c <__kernel_rem_pio2f+0x278>
 8008b46:	9905      	ldr	r1, [sp, #20]
 8008b48:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8008b4c:	eb0d 0001 	add.w	r0, sp, r1
 8008b50:	18e6      	adds	r6, r4, r3
 8008b52:	a91c      	add	r1, sp, #112	@ 0x70
 8008b54:	f104 0c01 	add.w	ip, r4, #1
 8008b58:	384c      	subs	r0, #76	@ 0x4c
 8008b5a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8008b5e:	4422      	add	r2, r4
 8008b60:	4562      	cmp	r2, ip
 8008b62:	da04      	bge.n	8008b6e <__kernel_rem_pio2f+0x2aa>
 8008b64:	4614      	mov	r4, r2
 8008b66:	e710      	b.n	800898a <__kernel_rem_pio2f+0xc6>
 8008b68:	9804      	ldr	r0, [sp, #16]
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	e7e7      	b.n	8008b3e <__kernel_rem_pio2f+0x27a>
 8008b6e:	9903      	ldr	r1, [sp, #12]
 8008b70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b74:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8008b78:	9105      	str	r1, [sp, #20]
 8008b7a:	ee07 1a90 	vmov	s15, r1
 8008b7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008b82:	2400      	movs	r4, #0
 8008b84:	ece6 7a01 	vstmia	r6!, {s15}
 8008b88:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8008bbc <__kernel_rem_pio2f+0x2f8>
 8008b8c:	46b1      	mov	r9, r6
 8008b8e:	455c      	cmp	r4, fp
 8008b90:	dd04      	ble.n	8008b9c <__kernel_rem_pio2f+0x2d8>
 8008b92:	ece0 7a01 	vstmia	r0!, {s15}
 8008b96:	f10c 0c01 	add.w	ip, ip, #1
 8008b9a:	e7e1      	b.n	8008b60 <__kernel_rem_pio2f+0x29c>
 8008b9c:	ecfe 6a01 	vldmia	lr!, {s13}
 8008ba0:	ed39 7a01 	vldmdb	r9!, {s14}
 8008ba4:	3401      	adds	r4, #1
 8008ba6:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008baa:	e7f0      	b.n	8008b8e <__kernel_rem_pio2f+0x2ca>
 8008bac:	08009374 	.word	0x08009374
 8008bb0:	08009348 	.word	0x08009348
 8008bb4:	43800000 	.word	0x43800000
 8008bb8:	3b800000 	.word	0x3b800000
 8008bbc:	00000000 	.word	0x00000000
 8008bc0:	9b02      	ldr	r3, [sp, #8]
 8008bc2:	eeb0 0a48 	vmov.f32	s0, s16
 8008bc6:	eba3 0008 	sub.w	r0, r3, r8
 8008bca:	f000 f8e3 	bl	8008d94 <scalbnf>
 8008bce:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8008bb4 <__kernel_rem_pio2f+0x2f0>
 8008bd2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bda:	db19      	blt.n	8008c10 <__kernel_rem_pio2f+0x34c>
 8008bdc:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8008bb8 <__kernel_rem_pio2f+0x2f4>
 8008be0:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008be4:	aa08      	add	r2, sp, #32
 8008be6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008bea:	3508      	adds	r5, #8
 8008bec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008bf0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008bf4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008bf8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008bfc:	ee10 3a10 	vmov	r3, s0
 8008c00:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008c04:	ee17 3a90 	vmov	r3, s15
 8008c08:	3401      	adds	r4, #1
 8008c0a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008c0e:	e74c      	b.n	8008aaa <__kernel_rem_pio2f+0x1e6>
 8008c10:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008c14:	aa08      	add	r2, sp, #32
 8008c16:	ee10 3a10 	vmov	r3, s0
 8008c1a:	e7f6      	b.n	8008c0a <__kernel_rem_pio2f+0x346>
 8008c1c:	a808      	add	r0, sp, #32
 8008c1e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8008c22:	9001      	str	r0, [sp, #4]
 8008c24:	ee07 0a90 	vmov	s15, r0
 8008c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c2c:	3b01      	subs	r3, #1
 8008c2e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008c32:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008c36:	ed62 7a01 	vstmdb	r2!, {s15}
 8008c3a:	e743      	b.n	8008ac4 <__kernel_rem_pio2f+0x200>
 8008c3c:	ecfc 6a01 	vldmia	ip!, {s13}
 8008c40:	ecb5 7a01 	vldmia	r5!, {s14}
 8008c44:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008c48:	3001      	adds	r0, #1
 8008c4a:	4550      	cmp	r0, sl
 8008c4c:	dc01      	bgt.n	8008c52 <__kernel_rem_pio2f+0x38e>
 8008c4e:	4290      	cmp	r0, r2
 8008c50:	ddf4      	ble.n	8008c3c <__kernel_rem_pio2f+0x378>
 8008c52:	a858      	add	r0, sp, #352	@ 0x160
 8008c54:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008c58:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8008c5c:	3b01      	subs	r3, #1
 8008c5e:	e735      	b.n	8008acc <__kernel_rem_pio2f+0x208>
 8008c60:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	dc09      	bgt.n	8008c7a <__kernel_rem_pio2f+0x3b6>
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	dc27      	bgt.n	8008cba <__kernel_rem_pio2f+0x3f6>
 8008c6a:	d040      	beq.n	8008cee <__kernel_rem_pio2f+0x42a>
 8008c6c:	f009 0007 	and.w	r0, r9, #7
 8008c70:	b059      	add	sp, #356	@ 0x164
 8008c72:	ecbd 8b04 	vpop	{d8-d9}
 8008c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c7a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8008c7c:	2b03      	cmp	r3, #3
 8008c7e:	d1f5      	bne.n	8008c6c <__kernel_rem_pio2f+0x3a8>
 8008c80:	aa30      	add	r2, sp, #192	@ 0xc0
 8008c82:	1f0b      	subs	r3, r1, #4
 8008c84:	4413      	add	r3, r2
 8008c86:	461a      	mov	r2, r3
 8008c88:	4620      	mov	r0, r4
 8008c8a:	2800      	cmp	r0, #0
 8008c8c:	dc50      	bgt.n	8008d30 <__kernel_rem_pio2f+0x46c>
 8008c8e:	4622      	mov	r2, r4
 8008c90:	2a01      	cmp	r2, #1
 8008c92:	dc5d      	bgt.n	8008d50 <__kernel_rem_pio2f+0x48c>
 8008c94:	ab30      	add	r3, sp, #192	@ 0xc0
 8008c96:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8008bbc <__kernel_rem_pio2f+0x2f8>
 8008c9a:	440b      	add	r3, r1
 8008c9c:	2c01      	cmp	r4, #1
 8008c9e:	dc67      	bgt.n	8008d70 <__kernel_rem_pio2f+0x4ac>
 8008ca0:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8008ca4:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8008ca8:	2e00      	cmp	r6, #0
 8008caa:	d167      	bne.n	8008d7c <__kernel_rem_pio2f+0x4b8>
 8008cac:	edc7 6a00 	vstr	s13, [r7]
 8008cb0:	ed87 7a01 	vstr	s14, [r7, #4]
 8008cb4:	edc7 7a02 	vstr	s15, [r7, #8]
 8008cb8:	e7d8      	b.n	8008c6c <__kernel_rem_pio2f+0x3a8>
 8008cba:	ab30      	add	r3, sp, #192	@ 0xc0
 8008cbc:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8008bbc <__kernel_rem_pio2f+0x2f8>
 8008cc0:	440b      	add	r3, r1
 8008cc2:	4622      	mov	r2, r4
 8008cc4:	2a00      	cmp	r2, #0
 8008cc6:	da24      	bge.n	8008d12 <__kernel_rem_pio2f+0x44e>
 8008cc8:	b34e      	cbz	r6, 8008d1e <__kernel_rem_pio2f+0x45a>
 8008cca:	eef1 7a47 	vneg.f32	s15, s14
 8008cce:	edc7 7a00 	vstr	s15, [r7]
 8008cd2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8008cd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008cda:	aa31      	add	r2, sp, #196	@ 0xc4
 8008cdc:	2301      	movs	r3, #1
 8008cde:	429c      	cmp	r4, r3
 8008ce0:	da20      	bge.n	8008d24 <__kernel_rem_pio2f+0x460>
 8008ce2:	b10e      	cbz	r6, 8008ce8 <__kernel_rem_pio2f+0x424>
 8008ce4:	eef1 7a67 	vneg.f32	s15, s15
 8008ce8:	edc7 7a01 	vstr	s15, [r7, #4]
 8008cec:	e7be      	b.n	8008c6c <__kernel_rem_pio2f+0x3a8>
 8008cee:	ab30      	add	r3, sp, #192	@ 0xc0
 8008cf0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8008bbc <__kernel_rem_pio2f+0x2f8>
 8008cf4:	440b      	add	r3, r1
 8008cf6:	2c00      	cmp	r4, #0
 8008cf8:	da05      	bge.n	8008d06 <__kernel_rem_pio2f+0x442>
 8008cfa:	b10e      	cbz	r6, 8008d00 <__kernel_rem_pio2f+0x43c>
 8008cfc:	eef1 7a67 	vneg.f32	s15, s15
 8008d00:	edc7 7a00 	vstr	s15, [r7]
 8008d04:	e7b2      	b.n	8008c6c <__kernel_rem_pio2f+0x3a8>
 8008d06:	ed33 7a01 	vldmdb	r3!, {s14}
 8008d0a:	3c01      	subs	r4, #1
 8008d0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008d10:	e7f1      	b.n	8008cf6 <__kernel_rem_pio2f+0x432>
 8008d12:	ed73 7a01 	vldmdb	r3!, {s15}
 8008d16:	3a01      	subs	r2, #1
 8008d18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008d1c:	e7d2      	b.n	8008cc4 <__kernel_rem_pio2f+0x400>
 8008d1e:	eef0 7a47 	vmov.f32	s15, s14
 8008d22:	e7d4      	b.n	8008cce <__kernel_rem_pio2f+0x40a>
 8008d24:	ecb2 7a01 	vldmia	r2!, {s14}
 8008d28:	3301      	adds	r3, #1
 8008d2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008d2e:	e7d6      	b.n	8008cde <__kernel_rem_pio2f+0x41a>
 8008d30:	ed72 7a01 	vldmdb	r2!, {s15}
 8008d34:	edd2 6a01 	vldr	s13, [r2, #4]
 8008d38:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008d3c:	3801      	subs	r0, #1
 8008d3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008d42:	ed82 7a00 	vstr	s14, [r2]
 8008d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d4a:	edc2 7a01 	vstr	s15, [r2, #4]
 8008d4e:	e79c      	b.n	8008c8a <__kernel_rem_pio2f+0x3c6>
 8008d50:	ed73 7a01 	vldmdb	r3!, {s15}
 8008d54:	edd3 6a01 	vldr	s13, [r3, #4]
 8008d58:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008d5c:	3a01      	subs	r2, #1
 8008d5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008d62:	ed83 7a00 	vstr	s14, [r3]
 8008d66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d6a:	edc3 7a01 	vstr	s15, [r3, #4]
 8008d6e:	e78f      	b.n	8008c90 <__kernel_rem_pio2f+0x3cc>
 8008d70:	ed33 7a01 	vldmdb	r3!, {s14}
 8008d74:	3c01      	subs	r4, #1
 8008d76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008d7a:	e78f      	b.n	8008c9c <__kernel_rem_pio2f+0x3d8>
 8008d7c:	eef1 6a66 	vneg.f32	s13, s13
 8008d80:	eeb1 7a47 	vneg.f32	s14, s14
 8008d84:	edc7 6a00 	vstr	s13, [r7]
 8008d88:	ed87 7a01 	vstr	s14, [r7, #4]
 8008d8c:	eef1 7a67 	vneg.f32	s15, s15
 8008d90:	e790      	b.n	8008cb4 <__kernel_rem_pio2f+0x3f0>
 8008d92:	bf00      	nop

08008d94 <scalbnf>:
 8008d94:	ee10 3a10 	vmov	r3, s0
 8008d98:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8008d9c:	d02b      	beq.n	8008df6 <scalbnf+0x62>
 8008d9e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8008da2:	d302      	bcc.n	8008daa <scalbnf+0x16>
 8008da4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008da8:	4770      	bx	lr
 8008daa:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8008dae:	d123      	bne.n	8008df8 <scalbnf+0x64>
 8008db0:	4b24      	ldr	r3, [pc, #144]	@ (8008e44 <scalbnf+0xb0>)
 8008db2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8008e48 <scalbnf+0xb4>
 8008db6:	4298      	cmp	r0, r3
 8008db8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008dbc:	db17      	blt.n	8008dee <scalbnf+0x5a>
 8008dbe:	ee10 3a10 	vmov	r3, s0
 8008dc2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008dc6:	3a19      	subs	r2, #25
 8008dc8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8008dcc:	4288      	cmp	r0, r1
 8008dce:	dd15      	ble.n	8008dfc <scalbnf+0x68>
 8008dd0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8008e4c <scalbnf+0xb8>
 8008dd4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8008e50 <scalbnf+0xbc>
 8008dd8:	ee10 3a10 	vmov	r3, s0
 8008ddc:	eeb0 7a67 	vmov.f32	s14, s15
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	bfb8      	it	lt
 8008de4:	eef0 7a66 	vmovlt.f32	s15, s13
 8008de8:	ee27 0a87 	vmul.f32	s0, s15, s14
 8008dec:	4770      	bx	lr
 8008dee:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8008e54 <scalbnf+0xc0>
 8008df2:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008df6:	4770      	bx	lr
 8008df8:	0dd2      	lsrs	r2, r2, #23
 8008dfa:	e7e5      	b.n	8008dc8 <scalbnf+0x34>
 8008dfc:	4410      	add	r0, r2
 8008dfe:	28fe      	cmp	r0, #254	@ 0xfe
 8008e00:	dce6      	bgt.n	8008dd0 <scalbnf+0x3c>
 8008e02:	2800      	cmp	r0, #0
 8008e04:	dd06      	ble.n	8008e14 <scalbnf+0x80>
 8008e06:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008e0a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8008e0e:	ee00 3a10 	vmov	s0, r3
 8008e12:	4770      	bx	lr
 8008e14:	f110 0f16 	cmn.w	r0, #22
 8008e18:	da09      	bge.n	8008e2e <scalbnf+0x9a>
 8008e1a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8008e54 <scalbnf+0xc0>
 8008e1e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8008e58 <scalbnf+0xc4>
 8008e22:	ee10 3a10 	vmov	r3, s0
 8008e26:	eeb0 7a67 	vmov.f32	s14, s15
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	e7d9      	b.n	8008de2 <scalbnf+0x4e>
 8008e2e:	3019      	adds	r0, #25
 8008e30:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008e34:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8008e38:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8008e5c <scalbnf+0xc8>
 8008e3c:	ee07 3a90 	vmov	s15, r3
 8008e40:	e7d7      	b.n	8008df2 <scalbnf+0x5e>
 8008e42:	bf00      	nop
 8008e44:	ffff3cb0 	.word	0xffff3cb0
 8008e48:	4c000000 	.word	0x4c000000
 8008e4c:	7149f2ca 	.word	0x7149f2ca
 8008e50:	f149f2ca 	.word	0xf149f2ca
 8008e54:	0da24260 	.word	0x0da24260
 8008e58:	8da24260 	.word	0x8da24260
 8008e5c:	33000000 	.word	0x33000000

08008e60 <floorf>:
 8008e60:	ee10 3a10 	vmov	r3, s0
 8008e64:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008e68:	3a7f      	subs	r2, #127	@ 0x7f
 8008e6a:	2a16      	cmp	r2, #22
 8008e6c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008e70:	dc2b      	bgt.n	8008eca <floorf+0x6a>
 8008e72:	2a00      	cmp	r2, #0
 8008e74:	da12      	bge.n	8008e9c <floorf+0x3c>
 8008e76:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8008edc <floorf+0x7c>
 8008e7a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008e7e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e86:	dd06      	ble.n	8008e96 <floorf+0x36>
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	da24      	bge.n	8008ed6 <floorf+0x76>
 8008e8c:	2900      	cmp	r1, #0
 8008e8e:	4b14      	ldr	r3, [pc, #80]	@ (8008ee0 <floorf+0x80>)
 8008e90:	bf08      	it	eq
 8008e92:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8008e96:	ee00 3a10 	vmov	s0, r3
 8008e9a:	4770      	bx	lr
 8008e9c:	4911      	ldr	r1, [pc, #68]	@ (8008ee4 <floorf+0x84>)
 8008e9e:	4111      	asrs	r1, r2
 8008ea0:	420b      	tst	r3, r1
 8008ea2:	d0fa      	beq.n	8008e9a <floorf+0x3a>
 8008ea4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8008edc <floorf+0x7c>
 8008ea8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008eac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eb4:	ddef      	ble.n	8008e96 <floorf+0x36>
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	bfbe      	ittt	lt
 8008eba:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8008ebe:	fa40 f202 	asrlt.w	r2, r0, r2
 8008ec2:	189b      	addlt	r3, r3, r2
 8008ec4:	ea23 0301 	bic.w	r3, r3, r1
 8008ec8:	e7e5      	b.n	8008e96 <floorf+0x36>
 8008eca:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008ece:	d3e4      	bcc.n	8008e9a <floorf+0x3a>
 8008ed0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008ed4:	4770      	bx	lr
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	e7dd      	b.n	8008e96 <floorf+0x36>
 8008eda:	bf00      	nop
 8008edc:	7149f2ca 	.word	0x7149f2ca
 8008ee0:	bf800000 	.word	0xbf800000
 8008ee4:	007fffff 	.word	0x007fffff

08008ee8 <_init>:
 8008ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eea:	bf00      	nop
 8008eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eee:	bc08      	pop	{r3}
 8008ef0:	469e      	mov	lr, r3
 8008ef2:	4770      	bx	lr

08008ef4 <_fini>:
 8008ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ef6:	bf00      	nop
 8008ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008efa:	bc08      	pop	{r3}
 8008efc:	469e      	mov	lr, r3
 8008efe:	4770      	bx	lr
