<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: stm32f4xx_ll_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_ll_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_LL_ADC_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_LL_ADC_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;stm32f4xx.h&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if defined (ADC1) || defined (ADC2) || defined (ADC3)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Internal mask for ADC group regular sequencer:                             */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* - sequencer register offset                                                */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Internal register offset for ADC group regular sequencer configuration */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* (offset placed into a spare area of literal definition) */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define ADC_SQR1_REGOFFSET                 0x00000000U</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define ADC_SQR2_REGOFFSET                 0x00000100U</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ADC_SQR3_REGOFFSET                 0x00000200U</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ADC_SQR4_REGOFFSET                 0x00000300U</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Definition of ADC group regular sequencer bits information to be inserted  */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* into ADC group regular sequencer ranks literals definition.                */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ3) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ5) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (25U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ6) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ7) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ9) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ11) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (25U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ12) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_13_SQRX_BITOFFSET_POS ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ13) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_14_SQRX_BITOFFSET_POS ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ14) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ15) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ16) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* Internal mask for ADC group injected sequencer:                            */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* - data register offset                                                     */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* - offset register offset                                                   */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* Internal register offset for ADC group injected data register */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* (offset placed into a spare area of literal definition) */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define ADC_JDR1_REGOFFSET                 0x00000000U</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define ADC_JDR2_REGOFFSET                 0x00000100U</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ADC_JDR3_REGOFFSET                 0x00000200U</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ADC_JDR4_REGOFFSET                 0x00000300U</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Internal register offset for ADC group injected offset configuration */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* (offset placed into a spare area of literal definition) */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define ADC_JOFR1_REGOFFSET                0x00000000U</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define ADC_JOFR2_REGOFFSET                0x00001000U</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define ADC_JOFR3_REGOFFSET                0x00002000U</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define ADC_JOFR4_REGOFFSET                0x00003000U</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define ADC_INJ_JOFRX_REGOFFSET_MASK       (ADC_JOFR1_REGOFFSET | ADC_JOFR2_REGOFFSET | ADC_JOFR3_REGOFFSET | ADC_JOFR4_REGOFFSET)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* Internal mask for ADC group regular trigger:                               */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* - regular trigger source                                                   */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* - regular trigger edge                                                     */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CR2_EXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CR2_EXTSEL) &gt;&gt; (4U * 0U)) | \</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_EXTSEL)                            &gt;&gt; (4U * 1U)) | \</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_EXTSEL)                            &gt;&gt; (4U * 2U)) | \</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_EXTSEL)                            &gt;&gt; (4U * 3U)))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CR2_EXTEN) &gt;&gt; (4U * 0U)) | \</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)            &gt;&gt; (4U * 1U)) | \</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)            &gt;&gt; (4U * 2U)) | \</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)            &gt;&gt; (4U * 3U)))</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* Definition of ADC group regular trigger bits information.                  */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  (24U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR2_EXTSEL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (28U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR2_EXTEN) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Internal mask for ADC group injected trigger:                              */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* - injected trigger source                                                  */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* - injected trigger edge                                                    */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_CR2_JEXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CR2_JEXTSEL) &gt;&gt; (4U * 0U)) | \</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_JEXTSEL)                            &gt;&gt; (4U * 1U)) | \</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_JEXTSEL)                            &gt;&gt; (4U * 2U)) | \</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_JEXTSEL)                            &gt;&gt; (4U * 3U)))</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_EDGE_MASK              (((LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_CR2_JEXTEN) &gt;&gt; (4U * 0U)) | \</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)             &gt;&gt; (4U * 1U)) | \</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)             &gt;&gt; (4U * 2U)) | \</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)             &gt;&gt; (4U * 3U)))</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* Definition of ADC group injected trigger bits information.                 */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR2_JEXTSEL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR2_JEXTEN) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* Internal mask for ADC channel:                                             */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* - channel identifier defined by number                                     */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* - channel differentiation between external channels (connected to          */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* - channel sampling time defined by SMPRx register offset                   */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/*   and SMPx bits positions into SMPRx register                              */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CR1_AWDCH)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ( 0U)</span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 0x0000001FU </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK &gt;&gt; POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* Channel differentiation between external and internal channels */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         0x80000000U   </span><span class="comment">/* Marker of internal channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_2       0x40000000U   </span><span class="comment">/* Marker of internal channel for other ADC instances, in case of different ADC internal channels mapped on same channel number on different ADC instances */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT 0x10000000U  </span><span class="comment">/* Dummy bit for driver internal usage, not used in ADC channel setting registers CR1 or SQRx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2 | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* Internal register offset for ADC channel sampling time configuration */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* (offset placed into a spare area of literal definition) */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define ADC_SMPR1_REGOFFSET                0x00000000U</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define ADC_SMPR2_REGOFFSET                0x02000000U</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_MASK    0x01F00000U</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20U)           </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_SMPx_BITOFFSET_MASK) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Definition of channels ID number information to be inserted into           */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* channels literals definition.                                              */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               0x00000000U</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (                                                                        ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (                                                      ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (                                                      ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (                                    ADC_CR1_AWDCH_2                                    )</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (                                    ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (                  ADC_CR1_AWDCH_3                                                      )</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (                  ADC_CR1_AWDCH_3                                     | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                                    )</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CR1_AWDCH_4                                                                        )</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CR1_AWDCH_4                                                       | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_18_NUMBER              (ADC_CR1_AWDCH_4                                     | ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* Definition of channels sampling time information to be inserted into       */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* channels literals definition.                                              */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_0_SMP                  (ADC_SMPR2_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_1_SMP                  (ADC_SMPR2_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_2_SMP                  (ADC_SMPR2_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_3_SMP                  (ADC_SMPR2_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP3) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_4_SMP                  (ADC_SMPR2_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_5_SMP                  (ADC_SMPR2_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP5) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_6_SMP                  (ADC_SMPR2_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP6) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_7_SMP                  (ADC_SMPR2_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP7) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_8_SMP                  (ADC_SMPR2_REGOFFSET | ((24U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_9_SMP                  (ADC_SMPR2_REGOFFSET | ((27U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP9) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_10_SMP                 (ADC_SMPR1_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_11_SMP                 (ADC_SMPR1_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP11) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_12_SMP                 (ADC_SMPR1_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP12) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_13_SMP                 (ADC_SMPR1_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP13) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_14_SMP                 (ADC_SMPR1_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP14) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_15_SMP                 (ADC_SMPR1_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP15) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_16_SMP                 (ADC_SMPR1_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP16) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_17_SMP                 (ADC_SMPR1_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP17) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_18_SMP                 (ADC_SMPR1_REGOFFSET | ((24U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP18) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* (feature of several watchdogs not available on all STM32 families)).       */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/*   selection of ADC group (ADC groups regular and-or injected).             */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              0x00000000U</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CR1_AWDCH | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define ADC_AWD_TR1_HIGH_REGOFFSET         0x00000000U</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define ADC_AWD_TR1_LOW_REGOFFSET          0x00000001U</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_HIGH_REGOFFSET | ADC_AWD_TR1_LOW_REGOFFSET)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* ADC registers bits positions */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_BITOFFSET_POS          (24U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR1_RES) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define ADC_TR_HT_BITOFFSET_POS            (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_TR_HT) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define __ADC_MASK_SHIFT(__BITS__, __MASK__)                                   \</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">  (((__BITS__) &amp; (__MASK__)) &gt;&gt; POSITION_VAL((__MASK__)))</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"> ((uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2U))))</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___common_init_type_def.html">  325</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___common_init_type_def.html#a2fcf80f75f76b038b3666ce26a8b0e33">  327</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___common_init_type_def.html#a2fcf80f75f76b038b3666ce26a8b0e33">CommonClock</a>;                 </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___common_init_type_def.html#a4e01cebf086b406cecedac6eb254fdff">  333</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___common_init_type_def.html#a4e01cebf086b406cecedac6eb254fdff">Multimode</a>;                   </div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___common_init_type_def.html#a4a31cab105b836955c7e1308c3944a21">  338</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___common_init_type_def.html#a4a31cab105b836955c7e1308c3944a21">MultiDMATransfer</a>;            </div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___common_init_type_def.html#a500e3202846783ead843a1eaac74e083">  343</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___common_init_type_def.html#a500e3202846783ead843a1eaac74e083">MultiTwoSamplingDelay</a>;       </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;} <a class="code" href="struct_l_l___a_d_c___common_init_type_def.html">LL_ADC_CommonInitTypeDef</a>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___init_type_def.html">  371</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;{</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___init_type_def.html#a0b6a62d334f0681ab6b405632682d4cb">  373</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___init_type_def.html#a0b6a62d334f0681ab6b405632682d4cb">Resolution</a>;                  </div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___init_type_def.html#a72da6ace16b0af53bf5d7d6f30045e27">  378</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___init_type_def.html#a72da6ace16b0af53bf5d7d6f30045e27">DataAlignment</a>;               </div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___init_type_def.html#ad2aef0646a50cb064658bdf1adacdd2b">  383</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___init_type_def.html#ad2aef0646a50cb064658bdf1adacdd2b">SequencersScanMode</a>;          </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;} <a class="code" href="struct_l_l___a_d_c___init_type_def.html">LL_ADC_InitTypeDef</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___r_e_g___init_type_def.html">  409</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;{</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#ad539e2b84507b0f7c0cb803fcf884170">  411</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#ad539e2b84507b0f7c0cb803fcf884170">TriggerSource</a>;               </div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#ada5eb1d3b28199bc3a2589daf2bdfe70">  418</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#ada5eb1d3b28199bc3a2589daf2bdfe70">SequencerLength</a>;             </div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#a2d0fd4a5a3b34cbad8bb4eed9613208b">  424</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#a2d0fd4a5a3b34cbad8bb4eed9613208b">SequencerDiscont</a>;            </div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#abd2a88978c9930d333bf558b9b0a6c1d">  431</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#abd2a88978c9930d333bf558b9b0a6c1d">ContinuousMode</a>;              </div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#ae373a0e46f197e84113f7f1a68e05345">  437</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___r_e_g___init_type_def.html#ae373a0e46f197e84113f7f1a68e05345">DMATransfer</a>;                 </div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;} <a class="code" href="struct_l_l___a_d_c___r_e_g___init_type_def.html">LL_ADC_REG_InitTypeDef</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___i_n_j___init_type_def.html">  463</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;{</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___i_n_j___init_type_def.html#a8276891f43e707b29ac776d0060eed26">  465</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___i_n_j___init_type_def.html#a8276891f43e707b29ac776d0060eed26">TriggerSource</a>;               </div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___i_n_j___init_type_def.html#a91dc2e6ad3a56225e073f2fd90ce57fb">  472</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___i_n_j___init_type_def.html#a91dc2e6ad3a56225e073f2fd90ce57fb">SequencerLength</a>;             </div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___i_n_j___init_type_def.html#af5315212626d936a234e71ffd5faaa1a">  478</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___i_n_j___init_type_def.html#af5315212626d936a234e71ffd5faaa1a">SequencerDiscont</a>;            </div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_l_l___a_d_c___i_n_j___init_type_def.html#a4453cedc5a0cb5042398a2ab24873a51">  485</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___a_d_c___i_n_j___init_type_def.html#a4453cedc5a0cb5042398a2ab24873a51">TrigAuto</a>;                    </div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;} <a class="code" href="struct_l_l___a_d_c___i_n_j___init_type_def.html">LL_ADC_INJ_InitTypeDef</a>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_STRT                   ADC_SR_STRT        </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOCS                   ADC_SR_EOC         </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_OVR                    ADC_SR_OVR         </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JSTRT                  ADC_SR_JSTRT       </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JEOS                   ADC_SR_JEOC        </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_SR_AWD         </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOCS_MST               ADC_CSR_EOC1       </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOCS_SLV1              ADC_CSR_EOC2       </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOCS_SLV2              ADC_CSR_EOC3       </span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR1    </span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_OVR_SLV1               ADC_CSR_OVR2   </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_OVR_SLV2               ADC_CSR_OVR3   </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOC1     </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JEOS_SLV1              ADC_CSR_JEOC2  </span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JEOS_SLV2              ADC_CSR_JEOC3  </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1       </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_AWD1_SLV1              ADC_CSR_AWD2       </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_AWD1_SLV2              ADC_CSR_AWD3       </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define LL_ADC_IT_EOCS                     ADC_CR1_EOCIE      </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define LL_ADC_IT_OVR                      ADC_CR1_OVRIE      </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define LL_ADC_IT_JEOS                     ADC_CR1_JEOCIE     </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_CR1_AWDIE      </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/* DMA transfer.                                                              */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA          0x00000000U   </span><span class="comment">/* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    0x00000001U   </span><span class="comment">/* ADC group regular conversion data register (corresponding to register CDR) to be used with ADC configured in multimode (available on STM32 devices with several ADC instances). Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadMultiConversionData32() */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        0x00000000U                                           </span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (                   ADC_CCR_ADCPRE_0)                 </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV6        (ADC_CCR_ADCPRE_1                   )                 </span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV8        (ADC_CCR_ADCPRE_1 | ADC_CCR_ADCPRE_0)                 </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/*       (connections to other peripherals).                                  */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/*       If they are not listed below, they do not require any specific       */</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          0x00000000U            </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_TSVREFE)      </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSVREFE)      </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATE)        </span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_12B              0x00000000U                         </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_10B              (                ADC_CR1_RES_0)     </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_8B               (ADC_CR1_RES_1                )     </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_6B               (ADC_CR1_RES_1 | ADC_CR1_RES_0)     </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            0x00000000U            </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CR2_ALIGN)        </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define LL_ADC_SEQ_SCAN_DISABLE            0x00000000U    </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define LL_ADC_SEQ_SCAN_ENABLE             (ADC_CR1_SCAN) </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define LL_ADC_GROUP_REGULAR               0x00000001U   </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define LL_ADC_GROUP_INJECTED              0x00000002U   </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define LL_ADC_GROUP_REGULAR_INJECTED      0x00000003U   </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP)  </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP)  </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP)  </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP)  </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP)  </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP)  </span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP)  </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP)  </span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP)  </span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP)  </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP) </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP) </span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP) </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP) </span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP) </span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP) </span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP) </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP) </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP) </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F415xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F410xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#if defined(STM32F411xE) || defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT) </span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE || STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE           0x00000000U                                                                                                 </span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                                             </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH3       (ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH4       (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_CH1       (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CR2_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM5_CH1       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM5_CH2       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM5_CH3       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_CH1       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         (                  ADC_CR2_EXTEN_0)     </span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CR2_EXTEN_1                  )     </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CR2_EXTEN_1 | ADC_CR2_EXTEN_0)     </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             0x00000000U             </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CR2_CONT)          </span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_NONE       0x00000000U              </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (              ADC_CR2_DMA)          </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CR2_DDS | ADC_CR2_DMA)          </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV       0x00000000U    </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define LL_ADC_REG_FLAG_EOC_UNITARY_CONV        (ADC_CR2_EOCS) </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DISABLE        0x00000000U                                                 </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L_0) </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1               ) </span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                              ) </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                             ) </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1               ) </span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                              ) </span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     0x00000000U                                                                  </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                            ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                        ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                    ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                    ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CR1_DISCNUM_2                                         | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CR1_DISCNUM_2                     | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_1                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_2                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_3                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_4                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_5                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_6                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_10                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_11                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_12                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_13                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_14                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_15                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_16                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_SOFTWARE           0x00000000U                                                                                                     </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                                 </span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             </span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             </span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH2       (ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_CH1       (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_CH2       (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_CH3       (ADC_CR2_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM5_CH4       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM5_TRGO      (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH2       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH3       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISING         (                   ADC_CR2_JEXTEN_0)   </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_CR2_JEXTEN_1                   )   </span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_CR2_JEXTEN_1 | ADC_CR2_JEXTEN_0)   </span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_INDEPENDENT        0x00000000U            </span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CR1_JAUTO)        </span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_DISABLE        0x00000000U                     </span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_DISABLE     0x00000000U            </span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CR1_JDISCEN)      </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_JOFR1_REGOFFSET | 0x00000001U) </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_JOFR2_REGOFFSET | 0x00000002U) </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_JOFR3_REGOFFSET | 0x00000003U) </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_JOFR4_REGOFFSET | 0x00000004U) </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_3CYCLES        0x00000000U                                              </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_15CYCLES       (ADC_SMPR1_SMP10_0)                                      </span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_28CYCLES       (ADC_SMPR1_SMP10_1)                                      </span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_56CYCLES       (ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0)                  </span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_84CYCLES       (ADC_SMPR1_SMP10_2)                                      </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_112CYCLES      (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0)                  </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_144CYCLES      (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1)                  </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_480CYCLES      (ADC_SMPR1_SMP10)                                        </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) </span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_DISABLE                 0x00000000U                                                                                   </span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (                                                             ADC_CR1_AWDEN                 ) </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_INJ        (                                            ADC_CR1_JAWDEN                                 ) </span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (                                            ADC_CR1_JAWDEN | ADC_CR1_AWDEN                 ) </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F415xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F410xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#if defined(STM32F411xE) || defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE || STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_AWD_TR1_HIGH_REGOFFSET) </span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (ADC_AWD_TR1_LOW_REGOFFSET)  </span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_INDEPENDENT           0x00000000U                                                             </span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIMULT       (                  ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1                  ) </span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTERL       (                  ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_SIMULT       (                  ADC_CCR_MULTI_2                   | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_MULTI_3                                     | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (                                                      ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (                                    ADC_CCR_MULTI_1                  ) </span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (                                    ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#if defined(ADC3)</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM  (ADC_CCR_MULTI_4                                                       | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT  (ADC_CCR_MULTI_4                                     | ADC_CCR_MULTI_1                  ) </span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_INJ_SIMULT       (ADC_CCR_MULTI_4                   | ADC_CCR_MULTI_2                   | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_REG_SIMULT       (ADC_CCR_MULTI_4                   | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1                  ) </span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_REG_INTERL       (ADC_CCR_MULTI_4                   | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_INJ_ALTERN       (ADC_CCR_MULTI_4                                                       | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_EACH_ADC        0x00000000U                                   </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_1         (                              ADC_CCR_DMA_0) </span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_2         (              ADC_CCR_DMA_1                ) </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_3         (              ADC_CCR_DMA_0 | ADC_CCR_DMA_0) </span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_1         (ADC_CCR_DDS |                 ADC_CCR_DMA_0) </span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_2         (ADC_CCR_DDS | ADC_CCR_DMA_1                ) </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_3         (ADC_CCR_DDS | ADC_CCR_DMA_0 | ADC_CCR_DMA_0) </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  0x00000000U                                                             </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (                                                      ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (                                    ADC_CCR_DELAY_1                  ) </span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (                                    ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (                  ADC_CCR_DELAY_2                                    ) </span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (                  ADC_CCR_DELAY_2                   | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1                  ) </span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES (ADC_CCR_DELAY_3                                                      ) </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES (ADC_CCR_DELAY_3                                     | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1                  ) </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2                                    ) </span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2                   | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1                  ) </span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_MASTER                (                    ADC_CDR_RDATA_MST) </span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV                    ) </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) </span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">/* Note: Only ADC IP HW delays are defined in ADC LL driver driver,           */</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">/*       not timeout values.                                                  */</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/*       and therefore must be defined in user application.                   */</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">/*       STM32 serie:                                                         */</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/*       - ADC enable time: maximum delay is 2us                              */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">/*         configuration.                                                     */</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/* Delay for internal voltage reference stabilization time.                   */</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define LL_ADC_DELAY_VREFINT_STAB_US       (  10U)  </span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="comment">/* Delay for temperature sensor stabilization time.                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US    (  10U)  </span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                                          \</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">  (((__DECIMAL_NB__) &lt;= 9U)                                                                                     \</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">    ? (                                                                                                         \</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                       |        \</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">       (ADC_SMPR2_REGOFFSET | (((uint32_t) (3U * (__DECIMAL_NB__))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))         \</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">      )                                                                                                         \</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">      :                                                                                                         \</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">      (                                                                                                         \</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                              | \</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">       (ADC_SMPR1_REGOFFSET | (((uint32_t) (3U * ((__DECIMAL_NB__) - 10U))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) \</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">      )                                                                                                         \</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">  (                                                                            \</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                             \</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                             \</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                      \</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">  (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                                  \</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">    ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)                            \</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">      :                                                                                                   \</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">      ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                              \</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">       ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL)                        \</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">         :                                                                                                \</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">         (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)        \</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U )))</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">  ((__AWD_THRESHOLD_12_BITS__) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U )))</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__)  \</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">  (((__ADC_MULTI_CONV_DATA__) &gt;&gt; POSITION_VAL((__ADC_MULTI_MASTER_SLAVE__))) &amp; ADC_CDR_RDATA_MST)</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">  (ADC123_COMMON)</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">  (ADC12_COMMON)</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">  (ADC1_COMMON)</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">  (LL_ADC_IsEnabled(ADC1) |                                                    \</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">   LL_ADC_IsEnabled(ADC2) |                                                    \</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">   LL_ADC_IsEnabled(ADC3)  )</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">  (LL_ADC_IsEnabled(ADC1) |                                                    \</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">   LL_ADC_IsEnabled(ADC2)  )</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">  (LL_ADC_IsEnabled(ADC1))</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">  (0xFFFU &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U)))</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__, __ADC_RESOLUTION_CURRENT__, __ADC_RESOLUTION_TARGET__) \</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">  (((__DATA__)                                                                 \</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">    &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U)))     \</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">   &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U))        \</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">                                      __ADC_DATA__,\</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">                                      __ADC_RESOLUTION__)                      \</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">                                             __ADC_RESOLUTION__)               \</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">  ((( (                                                                        \</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">                 * 1000)                                                       \</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">       -                                                                       \</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">                 * 1000)                                                       \</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">      )                                                                        \</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">    ) / (__TEMPSENSOR_TYP_AVGSLOPE__)                                          \</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">   ) + (__TEMPSENSOR_CALX_TEMP__)                                              \</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">/* Note: LL ADC functions to set DMA transfer are located into sections of    */</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">/*       configuration of ADC instance, groups and multimode (if available):  */</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___d_m_a___management.html#ga69758b04f38a928fabb87d4e3d40a402"> 1772</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___d_m_a___management.html#ga69758b04f38a928fabb87d4e3d40a402">LL_ADC_DMA_GetRegAddr</a>(ADC_TypeDef *ADCx, uint32_t Register)</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;{</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <span class="keyword">register</span> uint32_t data_reg_addr = 0U;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  </div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <span class="keywordflow">if</span> (Register == LL_ADC_DMA_REG_REGULAR_DATA)</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  {</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <span class="comment">/* Retrieve address of register DR */</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    data_reg_addr = (uint32_t)&amp;(ADCx-&gt;DR);</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  }</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="keywordflow">else</span> <span class="comment">/* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  {</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    <span class="comment">/* Retrieve address of register CDR */</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    data_reg_addr = (uint32_t)&amp;((__LL_ADC_COMMON_INSTANCE(ADCx))-&gt;CDR);</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  }</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  </div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <span class="keywordflow">return</span> data_reg_addr;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;}</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___d_m_a___management.html#ga69758b04f38a928fabb87d4e3d40a402">LL_ADC_DMA_GetRegAddr</a>(ADC_TypeDef *ADCx, uint32_t Register)</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;{</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="comment">/* Retrieve address of register DR */</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="keywordflow">return</span> (uint32_t)&amp;(ADCx-&gt;DR);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;}</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga5924b1ca2166c045203cf028f7b2d157"> 1817</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga5924b1ca2166c045203cf028f7b2d157">LL_ADC_SetCommonClock</a>(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;{</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  MODIFY_REG(ADCxy_COMMON-&gt;CCR, ADC_CCR_ADCPRE, CommonClock);</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;}</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga96aac599e28503f37b027702c420b689"> 1833</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga96aac599e28503f37b027702c420b689">LL_ADC_GetCommonClock</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;{</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;CCR, ADC_CCR_ADCPRE));</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;}</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#gada4e99bea81f03d942d2f6d51b360154"> 1866</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#gada4e99bea81f03d942d2f6d51b360154">LL_ADC_SetCommonPathInternalCh</a>(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;{</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  MODIFY_REG(ADCxy_COMMON-&gt;CCR, ADC_CCR_TSVREFE | ADC_CCR_VBATE, PathInternal);</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;}</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga7773518fcefaee9cb2976eb09e5b4e0d"> 1887</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga7773518fcefaee9cb2976eb09e5b4e0d">LL_ADC_GetCommonPathInternalCh</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;{</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;CCR, ADC_CCR_TSVREFE | ADC_CCR_VBATE));</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;}</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga9b46d0fa39d1ea30f8e20a596f48e2e3"> 1913</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga9b46d0fa39d1ea30f8e20a596f48e2e3">LL_ADC_SetResolution</a>(ADC_TypeDef *ADCx, uint32_t Resolution)</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;{</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  MODIFY_REG(ADCx-&gt;CR1, ADC_CR1_RES, Resolution);</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;}</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga343cabf2e971a2274d2d66117ca5d857"> 1930</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga343cabf2e971a2274d2d66117ca5d857">LL_ADC_GetResolution</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;{</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, ADC_CR1_RES));</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;}</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gaf6b8586d5462e96b4d55b66f1444d69c"> 1946</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gaf6b8586d5462e96b4d55b66f1444d69c">LL_ADC_SetDataAlignment</a>(ADC_TypeDef *ADCx, uint32_t DataAlignment)</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;{</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;  MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_ALIGN, DataAlignment);</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;}</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga2c79127b2eb78e83332defc8786be214"> 1961</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga2c79127b2eb78e83332defc8786be214">LL_ADC_GetDataAlignment</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;{</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_ALIGN));</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;}</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga1bb71082e165391a3c834f32c29d6184"> 1987</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga1bb71082e165391a3c834f32c29d6184">LL_ADC_SetSequencersScanMode</a>(ADC_TypeDef *ADCx, uint32_t ScanMode)</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;{</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  MODIFY_REG(ADCx-&gt;CR1, ADC_CR1_SCAN, ScanMode);</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;}</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gad1d8f5d21dcc88dc80f125774b2a04d7"> 2012</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gad1d8f5d21dcc88dc80f125774b2a04d7">LL_ADC_GetSequencersScanMode</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;{</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, ADC_CR1_SCAN));</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;}</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga46331bb05afe971e9ad6b54efd5f07ee"> 2056</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga46331bb05afe971e9ad6b54efd5f07ee">LL_ADC_REG_SetTriggerSource</a>(ADC_TypeDef *ADCx, uint32_t TriggerSource)</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;{</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">/* Note: On this STM32 serie, ADC group regular external trigger edge        */</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">/*       is used to perform a ADC conversion start.                           */</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">/*       This function does not set external trigger edge.                    */</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment">/*       This feature is set using function                                   */</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">/*       @ref LL_ADC_REG_StartConversionExtTrig().                            */</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_EXTSEL, (TriggerSource &amp; ADC_CR2_EXTSEL));</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;}</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e"> 2100</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e">LL_ADC_REG_GetTriggerSource</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;{</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="keyword">register</span> uint32_t TriggerSource = READ_BIT(ADCx-&gt;CR2, ADC_CR2_EXTSEL | ADC_CR2_EXTEN);</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  </div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <span class="comment">/* corresponding to ADC_CR2_EXTEN {0; 1; 2; 3}.                             */</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <span class="keyword">register</span> uint32_t ShiftExten = ((TriggerSource &amp; ADC_CR2_EXTEN) &gt;&gt; (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2U));</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  </div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  <span class="comment">/* Set bitfield corresponding to ADC_CR2_EXTEN and ADC_CR2_EXTSEL           */</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="comment">/* to match with triggers literals definition.                              */</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <span class="keywordflow">return</span> ((TriggerSource</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;           &amp; (ADC_REG_TRIG_SOURCE_MASK &lt;&lt; ShiftExten) &amp; ADC_CR2_EXTSEL)</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;          | ((ADC_REG_TRIG_EDGE_MASK &lt;&lt; ShiftExten) &amp; ADC_CR2_EXTEN)</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;         );</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;}</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3"> 2127</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3">LL_ADC_REG_IsTriggerSourceSWStart</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;{</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, ADC_CR2_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CR2_EXTEN));</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;}</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga8006f5461d8d6a5f16c329e18bffc9e0"> 2144</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga8006f5461d8d6a5f16c329e18bffc9e0">LL_ADC_REG_GetTriggerEdge</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;{</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_EXTEN));</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;}</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaad2d56f5d16468ef4672cc9d24883a64"> 2206</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaad2d56f5d16468ef4672cc9d24883a64">LL_ADC_REG_SetSequencerLength</a>(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;{</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  MODIFY_REG(ADCx-&gt;SQR1, ADC_SQR1_L, SequencerNbRanks);</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;}</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga0b6cfe92543aae7cb919a0edb2c77846"> 2266</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga0b6cfe92543aae7cb919a0edb2c77846">LL_ADC_REG_GetSequencerLength</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;{</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;SQR1, ADC_SQR1_L));</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;}</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48"> 2294</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48">LL_ADC_REG_SetSequencerDiscont</a>(ADC_TypeDef *ADCx, uint32_t SeqDiscont)</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;{</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  MODIFY_REG(ADCx-&gt;CR1, ADC_CR1_DISCEN | ADC_CR1_DISCNUM, SeqDiscont);</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;}</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;</div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gad88e5a0dfe8f2a9d7c24b379e59d92b3"> 2317</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gad88e5a0dfe8f2a9d7c24b379e59d92b3">LL_ADC_REG_GetSequencerDiscont</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;{</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, ADC_CR1_DISCEN | ADC_CR1_DISCNUM));</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;}</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa2b090ec6eceed161cd96a04a9debc18"> 2400</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa2b090ec6eceed161cd96a04a9debc18">LL_ADC_REG_SetSequencerRanks</a>(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;{</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  <span class="comment">/* in register and register position depending on parameter &quot;Rank&quot;.         */</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  </div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  MODIFY_REG(*preg,</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;             ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK),</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;             (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK));</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;}</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaae7c4a7a145176189253b82c2c923e1a"> 2497</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaae7c4a7a145176189253b82c2c923e1a">LL_ADC_REG_GetSequencerRanks</a>(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;{</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  </div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  <span class="keywordflow">return</span> (uint32_t) (READ_BIT(*preg,</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;                              ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK))</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;                     &gt;&gt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK)</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;                    );</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;}</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga1f66e2c13cc70fec9584f58baf136f34"> 2522</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga1f66e2c13cc70fec9584f58baf136f34">LL_ADC_REG_SetContinuousMode</a>(ADC_TypeDef *ADCx, uint32_t Continuous)</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;{</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_CONT, Continuous);</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;}</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga42f7af9cc898097474db03c390657c3a"> 2539</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga42f7af9cc898097474db03c390657c3a">LL_ADC_REG_GetContinuousMode</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;{</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_CONT));</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;}</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga9b37d974442ef9d415338c3174a7b8e2"> 2575</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga9b37d974442ef9d415338c3174a7b8e2">LL_ADC_REG_SetDMATransfer</a>(ADC_TypeDef *ADCx, uint32_t DMATransfer)</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;{</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;  MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_DMA | ADC_CR2_DDS, DMATransfer);</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;}</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;</div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa20ef05a5dbd5e22e2c25ab8916c8677"> 2610</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa20ef05a5dbd5e22e2c25ab8916c8677">LL_ADC_REG_GetDMATransfer</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;{</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_DMA | ADC_CR2_DDS));</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;}</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga76d8dfa3533218124b56a73f76703207"> 2632</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga76d8dfa3533218124b56a73f76703207">LL_ADC_REG_SetFlagEndOfConversion</a>(ADC_TypeDef *ADCx, uint32_t EocSelection)</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;{</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_EOCS, EocSelection);</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;}</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;</div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gabb561a16f52883234e21421179a2f5dc"> 2647</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gabb561a16f52883234e21421179a2f5dc">LL_ADC_REG_GetFlagEndOfConversion</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;{</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_EOCS));</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;}</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga0fb7ff462ebb4012826511d784a695dd"> 2691</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga0fb7ff462ebb4012826511d784a695dd">LL_ADC_INJ_SetTriggerSource</a>(ADC_TypeDef *ADCx, uint32_t TriggerSource)</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;{</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment">/* Note: On this STM32 serie, ADC group injected external trigger edge       */</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/*       is used to perform a ADC conversion start.                           */</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment">/*       This function does not set external trigger edge.                    */</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment">/*       This feature is set using function                                   */</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">/*       @ref LL_ADC_INJ_StartConversionExtTrig().                            */</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;  MODIFY_REG(ADCx-&gt;CR2, ADC_CR2_JEXTSEL, (TriggerSource &amp; ADC_CR2_JEXTSEL));</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;}</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga444617efb91b3b5f792b10260518c3db"> 2735</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga444617efb91b3b5f792b10260518c3db">LL_ADC_INJ_GetTriggerSource</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;{</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;  <span class="keyword">register</span> uint32_t TriggerSource = READ_BIT(ADCx-&gt;CR2, ADC_CR2_JEXTSEL | ADC_CR2_JEXTEN);</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  </div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  <span class="comment">/* corresponding to ADC_CR2_JEXTEN {0; 1; 2; 3}.                            */</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;  <span class="keyword">register</span> uint32_t ShiftExten = ((TriggerSource &amp; ADC_CR2_JEXTEN) &gt;&gt; (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 2U));</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  </div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  <span class="comment">/* Set bitfield corresponding to ADC_CR2_JEXTEN and ADC_CR2_JEXTSEL         */</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  <span class="comment">/* to match with triggers literals definition.                              */</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;  <span class="keywordflow">return</span> ((TriggerSource</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;           &amp; (ADC_INJ_TRIG_SOURCE_MASK &lt;&lt; ShiftExten) &amp; ADC_CR2_JEXTSEL)</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;          | ((ADC_INJ_TRIG_EDGE_MASK &lt;&lt; ShiftExten) &amp; ADC_CR2_JEXTEN)</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;         );</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;}</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712"> 2762</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712">LL_ADC_INJ_IsTriggerSourceSWStart</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;{</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, ADC_CR2_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_CR2_JEXTEN));</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;}</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02ee8c28246ea88a769829fd8539c505"> 2777</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02ee8c28246ea88a769829fd8539c505">LL_ADC_INJ_GetTriggerEdge</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;{</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR2, ADC_CR2_JEXTEN));</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;}</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaa49f5a606336cc4842e6825d40142933"> 2805</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaa49f5a606336cc4842e6825d40142933">LL_ADC_INJ_SetSequencerLength</a>(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;{</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;  MODIFY_REG(ADCx-&gt;JSQR, ADC_JSQR_JL, SequencerNbRanks);</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;}</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;</div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9563183be13ca2f892e73403115b3060"> 2832</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9563183be13ca2f892e73403115b3060">LL_ADC_INJ_GetSequencerLength</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;{</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JL));</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;}</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gac792787e331db34668e433aa33337986"> 2850</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gac792787e331db34668e433aa33337986">LL_ADC_INJ_SetSequencerDiscont</a>(ADC_TypeDef *ADCx, uint32_t SeqDiscont)</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;{</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;  MODIFY_REG(ADCx-&gt;CR1, ADC_CR1_JDISCEN, SeqDiscont);</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;}</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;</div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga718e64e988363a42338675a871303548"> 2865</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga718e64e988363a42338675a871303548">LL_ADC_INJ_GetSequencerDiscont</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;{</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, ADC_CR1_JDISCEN));</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;}</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9403bbed45a70a5643f241f3026a1110"> 2917</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9403bbed45a70a5643f241f3026a1110">LL_ADC_INJ_SetSequencerRanks</a>(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;{</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;  <span class="comment">/* in register depending on parameter &quot;Rank&quot;.                               */</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  <span class="keyword">register</span> uint32_t tmpreg1 = (READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JL) &gt;&gt; ADC_JSQR_JL_Pos) + 1U;</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  </div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;  MODIFY_REG(ADCx-&gt;JSQR,</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;             ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1))),</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;             (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &lt;&lt; (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1))));</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;}</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;</div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga68c14c3b47a489989918701a0c4597a4"> 2986</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga68c14c3b47a489989918701a0c4597a4">LL_ADC_INJ_GetSequencerRanks</a>(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;{</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;  <span class="keyword">register</span> uint32_t tmpreg1 = (READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JL) &gt;&gt; ADC_JSQR_JL_Pos)  + 1U;</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;  </div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;JSQR,</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;                             ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1))))</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;                    &gt;&gt; (5U * (uint8_t)(((Rank) + 3U) - (tmpreg1)))</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;                   );</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;}</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;</div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga7a281c2504d06c2617b6deba662c33f8"> 3022</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga7a281c2504d06c2617b6deba662c33f8">LL_ADC_INJ_SetTrigAuto</a>(ADC_TypeDef *ADCx, uint32_t TrigAuto)</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;{</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;  MODIFY_REG(ADCx-&gt;CR1, ADC_CR1_JAUTO, TrigAuto);</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;}</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;</div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gacb6333b478ecbaab5600eca04b737ab3"> 3036</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gacb6333b478ecbaab5600eca04b737ab3">LL_ADC_INJ_GetTrigAuto</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;{</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, ADC_CR1_JAUTO));</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;}</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaf3f002851f24bd2595cdd31f77389466"> 3066</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaf3f002851f24bd2595cdd31f77389466">LL_ADC_INJ_SetOffset</a>(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t OffsetLevel)</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;{</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;  </div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;  MODIFY_REG(*preg,</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;             ADC_JOFR1_JOFFSET1,</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;             OffsetLevel);</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;}</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02f8bc4d7b440759b13204050cd48af3"> 3093</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02f8bc4d7b440759b13204050cd48af3">LL_ADC_INJ_GetOffset</a>(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;{</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;  </div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(*preg,</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;                             ADC_JOFR1_JOFFSET1)</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;                   );</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;}</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___channels.html#ga0b4dbd8bcd346ea912f8d431e839b577"> 3186</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___channels.html#ga0b4dbd8bcd346ea912f8d431e839b577">LL_ADC_SetChannelSamplingTime</a>(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;{</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;  <span class="comment">/* Set bits with content of parameter &quot;SamplingTime&quot; with bits position     */</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;  <span class="comment">/* in register and register position depending on parameter &quot;Channel&quot;.      */</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;  </div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;  MODIFY_REG(*preg,</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;             ADC_SMPR2_SMP0 &lt;&lt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;             SamplingTime   &lt;&lt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;}</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___channels.html#ga126e08b70f420a59785d37baa9d62157"> 3263</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___channels.html#ga126e08b70f420a59785d37baa9d62157">LL_ADC_GetChannelSamplingTime</a>(ADC_TypeDef *ADCx, uint32_t Channel)</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;{</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;  </div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(*preg,</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;                             ADC_SMPR2_SMP0 &lt;&lt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK))</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;                    &gt;&gt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK)</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;                   );</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;}</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#gaa4dce3d147514b21b5b2cc6c31009e45"> 3377</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#gaa4dce3d147514b21b5b2cc6c31009e45">LL_ADC_SetAnalogWDMonitChannels</a>(ADC_TypeDef *ADCx, uint32_t AWDChannelGroup)</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;{</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;  MODIFY_REG(ADCx-&gt;CR1,</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;             (ADC_CR1_AWDEN | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL | ADC_CR1_AWDCH),</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;             AWDChannelGroup);</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;}</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;</div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga75b242057124000050c6766bcef35c25"> 3473</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga75b242057124000050c6766bcef35c25">LL_ADC_GetAnalogWDMonitChannels</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;{</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CR1, (ADC_CR1_AWDEN | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL | ADC_CR1_AWDCH)));</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;}</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;</div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga3fba4807ab9315805d6e49e5764faa2a"> 3500</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga3fba4807ab9315805d6e49e5764faa2a">LL_ADC_SetAnalogWDThresholds</a>(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;{</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;HTR, AWDThresholdsHighLow);</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;  </div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;  MODIFY_REG(*preg,</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;             ADC_HTR_HT,</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;             AWDThresholdValue);</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;}</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga2f707b0c69825695b2207b8eaef1a712"> 3523</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga2f707b0c69825695b2207b8eaef1a712">LL_ADC_GetAnalogWDThresholds</a>(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow)</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;{</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;HTR, AWDThresholdsHighLow);</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;  </div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(*preg, ADC_HTR_HT));</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;}</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;</div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#gad7ea2c5886c7c9fa4deefc73508f9712"> 3565</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#gad7ea2c5886c7c9fa4deefc73508f9712">LL_ADC_SetMultimode</a>(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;{</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;  MODIFY_REG(ADCxy_COMMON-&gt;CCR, ADC_CCR_MULTI, Multimode);</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;}</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;</div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga6451f14ef7a4e19273c86555b61b86fa"> 3595</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga6451f14ef7a4e19273c86555b61b86fa">LL_ADC_GetMultimode</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;{</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;CCR, ADC_CCR_MULTI));</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;}</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;</div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga0631b2706225ab48fc166f6ae21156be"> 3644</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga0631b2706225ab48fc166f6ae21156be">LL_ADC_SetMultiDMATransfer</a>(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMATransfer)</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;{</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;  MODIFY_REG(ADCxy_COMMON-&gt;CCR, ADC_CCR_DMA | ADC_CCR_DDS, MultiDMATransfer);</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;}</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;</div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga37bf47182cf5025a73cc1c3c52f575e7"> 3692</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga37bf47182cf5025a73cc1c3c52f575e7">LL_ADC_GetMultiDMATransfer</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;{</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;CCR, ADC_CCR_DMA | ADC_CCR_DDS));</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;}</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;</div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga0acc52c8fa99751d18f819dc6b2e0c51"> 3726</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga0acc52c8fa99751d18f819dc6b2e0c51">LL_ADC_SetMultiTwoSamplingDelay</a>(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiTwoSamplingDelay)</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;{</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;  MODIFY_REG(ADCxy_COMMON-&gt;CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;}</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;</div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#gafb468ed8f4c622a8b04aa1e9e1eca0ea"> 3754</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#gafb468ed8f4c622a8b04aa1e9e1eca0ea">LL_ADC_GetMultiTwoSamplingDelay</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;{</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;CCR, ADC_CCR_DELAY));</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;}</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;</div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga1906bd38951afdb26c0dc9ceecd86cac"> 3777</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga1906bd38951afdb26c0dc9ceecd86cac">LL_ADC_Enable</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;{</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;  SET_BIT(ADCx-&gt;CR2, ADC_CR2_ADON);</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;}</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;</div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga31da4d9d6e18538b71d54d253de8428e"> 3788</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga31da4d9d6e18538b71d54d253de8428e">LL_ADC_Disable</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;{</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;  CLEAR_BIT(ADCx-&gt;CR2, ADC_CR2_ADON);</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;}</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;</div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga454aa94716b38980c9aba0cee71074a7"> 3799</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga454aa94716b38980c9aba0cee71074a7">LL_ADC_IsEnabled</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;{</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;}</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;</div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga578dc7dd2adc8f1e0c0452abfeec7e92"> 3828</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga578dc7dd2adc8f1e0c0452abfeec7e92">LL_ADC_REG_StartConversionSWStart</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;{</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;  SET_BIT(ADCx-&gt;CR2, ADC_CR2_SWSTART);</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;}</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;</div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gad25ab601eb144086a0eddc7b393b5343"> 3849</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gad25ab601eb144086a0eddc7b393b5343">LL_ADC_REG_StartConversionExtTrig</a>(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;{</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;  SET_BIT(ADCx-&gt;CR2, ExternalTriggerEdge);</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;}</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;</div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga56dad4dd5db7cb84a1f6a2b2811711f3"> 3867</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga56dad4dd5db7cb84a1f6a2b2811711f3">LL_ADC_REG_StopConversionExtTrig</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;{</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;  CLEAR_BIT(ADCx-&gt;CR2, ADC_CR2_EXTEN);</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;}</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga2f21f66472d5b8f5a280d5d91169b38e"> 3881</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga2f21f66472d5b8f5a280d5d91169b38e">LL_ADC_REG_ReadConversionData32</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;{</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(READ_BIT(ADCx-&gt;DR, ADC_DR_DATA));</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;}</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;</div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga20611d1c7a2fb8d01e08f8e5234afba7"> 3896</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga20611d1c7a2fb8d01e08f8e5234afba7">LL_ADC_REG_ReadConversionData12</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;{</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(READ_BIT(ADCx-&gt;DR, ADC_DR_DATA));</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;}</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gaab32bca83b36bf4b4a80a38d1a2d5c4d"> 3911</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gaab32bca83b36bf4b4a80a38d1a2d5c4d">LL_ADC_REG_ReadConversionData10</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;{</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(READ_BIT(ADCx-&gt;DR, ADC_DR_DATA));</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;}</div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;</div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga1e8042b3465bd9b6c6f19d6c2f0a4217"> 3926</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga1e8042b3465bd9b6c6f19d6c2f0a4217">LL_ADC_REG_ReadConversionData8</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;{</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(READ_BIT(ADCx-&gt;DR, ADC_DR_DATA));</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;}</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;</div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga857d277bc4accf63e04e326973c8bd8f"> 3941</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga857d277bc4accf63e04e326973c8bd8f">LL_ADC_REG_ReadConversionData6</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;{</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(READ_BIT(ADCx-&gt;DR, ADC_DR_DATA));</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;}</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;</div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gadea1a648df631ed326a315116feffe4e"> 3968</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gadea1a648df631ed326a315116feffe4e">LL_ADC_REG_ReadMultiConversionData32</a>(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t ConversionData)</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;{</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;CDR,</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;                             ADC_DR_ADC2DATA)</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;                    &gt;&gt; POSITION_VAL(ConversionData)</div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;                   );</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;}</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;</div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga3cbd42c6b062c874cae05973ae1b88ec"> 4001</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga3cbd42c6b062c874cae05973ae1b88ec">LL_ADC_INJ_StartConversionSWStart</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;{</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;  SET_BIT(ADCx-&gt;CR2, ADC_CR2_JSWSTART);</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;}</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;</div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab3eb67a7b76ed4f64541b5e94b757201"> 4022</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab3eb67a7b76ed4f64541b5e94b757201">LL_ADC_INJ_StartConversionExtTrig</a>(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)</div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;{</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;  SET_BIT(ADCx-&gt;CR2, ExternalTriggerEdge);</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;}</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;</div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga25b794fc3a20d3aad7f831d3b433e309"> 4040</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga25b794fc3a20d3aad7f831d3b433e309">LL_ADC_INJ_StopConversionExtTrig</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;{</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;  CLEAR_BIT(ADCx-&gt;CR2, ADC_CR2_JEXTEN);</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;}</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;</div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga2445ff8c4be4f4a7d30c38c8dbca2544"> 4062</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga2445ff8c4be4f4a7d30c38c8dbca2544">LL_ADC_INJ_ReadConversionData32</a>(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;{</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;  </div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(*preg,</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;                             ADC_JDR1_JDATA)</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;                   );</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;}</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;</div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga12c47329818fd750ae1f3d8b97c79f28"> 4089</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga12c47329818fd750ae1f3d8b97c79f28">LL_ADC_INJ_ReadConversionData12</a>(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;{</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;  </div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(READ_BIT(*preg,</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;                             ADC_JDR1_JDATA)</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;                   );</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;}</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;</div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga798b3e702e3ab7db9bcccb8699e2a6a0"> 4116</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga798b3e702e3ab7db9bcccb8699e2a6a0">LL_ADC_INJ_ReadConversionData10</a>(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;{</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;  </div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(READ_BIT(*preg,</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;                             ADC_JDR1_JDATA)</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;                   );</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;}</div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;</div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab150cc9886c99d8ed26db72ff08c6c5d"> 4143</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab150cc9886c99d8ed26db72ff08c6c5d">LL_ADC_INJ_ReadConversionData8</a>(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;{</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;  </div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;  <span class="keywordflow">return</span> (uint8_t)(READ_BIT(*preg,</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;                            ADC_JDR1_JDATA)</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;                  );</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;}</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;</div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga01e61177de799b67cbdf3d98be4fb686"> 4170</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga01e61177de799b67cbdf3d98be4fb686">LL_ADC_INJ_ReadConversionData6</a>(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;{</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;  </div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;  <span class="keywordflow">return</span> (uint8_t)(READ_BIT(*preg,</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;                            ADC_JDR1_JDATA)</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;                  );</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;}</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;</div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaa3578cbede52a1cfb27f1b668beb16fd"> 4197</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaa3578cbede52a1cfb27f1b668beb16fd">LL_ADC_IsActiveFlag_EOCS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;{</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;}</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;</div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga76370e18115de76765fcb94d2309af52"> 4208</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga76370e18115de76765fcb94d2309af52">LL_ADC_IsActiveFlag_OVR</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;{</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR));</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;}</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;</div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga89af510586f77048add66a5061641ea5"> 4220</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga89af510586f77048add66a5061641ea5">LL_ADC_IsActiveFlag_JEOS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;{</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;}</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;</div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga6db31553eff9363bed38d13e515ab7f6"> 4235</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga6db31553eff9363bed38d13e515ab7f6">LL_ADC_IsActiveFlag_AWD1</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;{</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;}</div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;</div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gae0700961d79f2c864bdcfa1b5f63247e"> 4250</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gae0700961d79f2c864bdcfa1b5f63247e">LL_ADC_ClearFlag_EOCS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;{</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  WRITE_REG(ADCx-&gt;SR, ~LL_ADC_FLAG_EOCS);</div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;}</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;</div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaf3f3279ca812c1772e642840db68ef34"> 4261</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaf3f3279ca812c1772e642840db68ef34">LL_ADC_ClearFlag_OVR</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;{</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;  WRITE_REG(ADCx-&gt;SR, ~LL_ADC_FLAG_OVR);</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;}</div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;</div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga1abd5935dc0f66213985845c7e47afb9"> 4273</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga1abd5935dc0f66213985845c7e47afb9">LL_ADC_ClearFlag_JEOS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;{</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;  WRITE_REG(ADCx-&gt;SR, ~LL_ADC_FLAG_JEOS);</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;}</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;</div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga2381f0dd705ebe0233fad4515b0818d3"> 4288</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga2381f0dd705ebe0233fad4515b0818d3">LL_ADC_ClearFlag_AWD1</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;{</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;  WRITE_REG(ADCx-&gt;SR, ~LL_ADC_FLAG_AWD1);</div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;}</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;</div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga475e01007b8c6408d751266eb3d7d87d"> 4305</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga475e01007b8c6408d751266eb3d7d87d">LL_ADC_IsActiveFlag_MST_EOCS</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;{</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADC1-&gt;SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;}</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;</div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga72a813762f445a08143543afe851f804"> 4321</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga72a813762f445a08143543afe851f804">LL_ADC_IsActiveFlag_SLV1_EOCS</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;{</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, LL_ADC_FLAG_EOCS_SLV1) == (LL_ADC_FLAG_EOCS_SLV1));</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;}</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;</div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga512905fab575254bac70760e862dee1f"> 4337</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga512905fab575254bac70760e862dee1f">LL_ADC_IsActiveFlag_SLV2_EOCS</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;{</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, LL_ADC_FLAG_EOCS_SLV2) == (LL_ADC_FLAG_EOCS_SLV2));</div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;}</div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga5f2032d451c2fd5a89d6aecbe5f777b7"> 4348</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga5f2032d451c2fd5a89d6aecbe5f777b7">LL_ADC_IsActiveFlag_MST_OVR</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;{</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, LL_ADC_FLAG_OVR_MST) == (LL_ADC_FLAG_OVR_MST));</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;}</div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;</div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga87e2ed1f327639675fd9bba4d90f5c9f"> 4360</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga87e2ed1f327639675fd9bba4d90f5c9f">LL_ADC_IsActiveFlag_SLV1_OVR</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;{</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, LL_ADC_FLAG_OVR_SLV1) == (LL_ADC_FLAG_OVR_SLV1));</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;}</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;</div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga9aef2b1d70c09304300da805c212d71e"> 4372</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga9aef2b1d70c09304300da805c212d71e">LL_ADC_IsActiveFlag_SLV2_OVR</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;{</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, LL_ADC_FLAG_OVR_SLV2) == (LL_ADC_FLAG_OVR_SLV2));</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;}</div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;</div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga20d61b583430559872eb5ba46a5f3bde"> 4385</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga20d61b583430559872eb5ba46a5f3bde">LL_ADC_IsActiveFlag_MST_JEOS</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;{</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, ADC_CSR_JEOC1) == (ADC_CSR_JEOC1));</div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;}</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;</div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga82ba8edbb35aed996f6f070d4eedaabc"> 4401</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga82ba8edbb35aed996f6f070d4eedaabc">LL_ADC_IsActiveFlag_SLV1_JEOS</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;{</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, ADC_CSR_JEOC2) == (ADC_CSR_JEOC2));</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;}</div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;</div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga50a77834385a900b6d52e2b7d6be9c61"> 4417</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga50a77834385a900b6d52e2b7d6be9c61">LL_ADC_IsActiveFlag_SLV2_JEOS</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;{</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, ADC_CSR_JEOC3) == (ADC_CSR_JEOC3));</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;}</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;</div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga7ad1cf2a805ab15f410975c6036d75b1"> 4433</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga7ad1cf2a805ab15f410975c6036d75b1">LL_ADC_IsActiveFlag_MST_AWD1</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;{</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, LL_ADC_FLAG_AWD1_MST) == (LL_ADC_FLAG_AWD1_MST));</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;}</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;</div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga694983bf85c01c78fec53e7c836514b0"> 4445</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga694983bf85c01c78fec53e7c836514b0">LL_ADC_IsActiveFlag_SLV1_AWD1</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;{</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, LL_ADC_FLAG_AWD1_SLV1) == (LL_ADC_FLAG_AWD1_SLV1));</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;}</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;</div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gabc97a0783dc853549f2def501621fcf4"> 4457</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gabc97a0783dc853549f2def501621fcf4">LL_ADC_IsActiveFlag_SLV2_AWD1</a>(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;{</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;    <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;CSR, LL_ADC_FLAG_AWD1_SLV2) == (LL_ADC_FLAG_AWD1_SLV2));</div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;}</div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;</div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#ga0ad1385d445f3ad8339b4a7587805135"> 4482</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#ga0ad1385d445f3ad8339b4a7587805135">LL_ADC_EnableIT_EOCS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;{</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;  SET_BIT(ADCx-&gt;CR1, LL_ADC_IT_EOCS);</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;}</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;</div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#gaf86b1ff0c880248de94063cc60000711"> 4493</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#gaf86b1ff0c880248de94063cc60000711">LL_ADC_EnableIT_OVR</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;{</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;  SET_BIT(ADCx-&gt;CR1, LL_ADC_IT_OVR);</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;}</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;</div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#ga55cfee4ea81d963b134ee4a9b59d3540"> 4505</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#ga55cfee4ea81d963b134ee4a9b59d3540">LL_ADC_EnableIT_JEOS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;{</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;  SET_BIT(ADCx-&gt;CR1, LL_ADC_IT_JEOS);</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;}</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;</div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#ga9ff7fbd8b35c1197334614d4bcbafd0c"> 4520</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#ga9ff7fbd8b35c1197334614d4bcbafd0c">LL_ADC_EnableIT_AWD1</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;{</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;  SET_BIT(ADCx-&gt;CR1, LL_ADC_IT_AWD1);</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;}</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;</div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#gaa4b4609b5c10bb1540b64d90ccd66306"> 4535</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#gaa4b4609b5c10bb1540b64d90ccd66306">LL_ADC_DisableIT_EOCS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;{</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;  CLEAR_BIT(ADCx-&gt;CR1, LL_ADC_IT_EOCS);</div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;}</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;</div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#ga6a5558d840da3e93e1d12ac7c993fda2"> 4546</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#ga6a5558d840da3e93e1d12ac7c993fda2">LL_ADC_DisableIT_OVR</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;{</div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;  CLEAR_BIT(ADCx-&gt;CR1, LL_ADC_IT_OVR);</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;}</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;</div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;</div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#gaf513100582659d43b8ad3a8eb2b89c5c"> 4558</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#gaf513100582659d43b8ad3a8eb2b89c5c">LL_ADC_DisableIT_JEOS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;{</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;  CLEAR_BIT(ADCx-&gt;CR1, LL_ADC_IT_JEOS);</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;}</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;</div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#ga7d91ac77931cb2716a319d089ca8bfc6"> 4573</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#ga7d91ac77931cb2716a319d089ca8bfc6">LL_ADC_DisableIT_AWD1</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;{</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;  CLEAR_BIT(ADCx-&gt;CR1, LL_ADC_IT_AWD1);</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;}</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;</div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#ga3dee6d5ff0144b0ce7fab7ff76692d55"> 4589</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#ga3dee6d5ff0144b0ce7fab7ff76692d55">LL_ADC_IsEnabledIT_EOCS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;{</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, LL_ADC_IT_EOCS) == (LL_ADC_IT_EOCS));</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;}</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;</div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#ga7ed1ecabfe54aa4d883217a9d2c08b60"> 4601</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#ga7ed1ecabfe54aa4d883217a9d2c08b60">LL_ADC_IsEnabledIT_OVR</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;{</div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR));</div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;}</div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;</div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#ga020edec849fa3aca997c471105e9c8eb"> 4614</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#ga020edec849fa3aca997c471105e9c8eb">LL_ADC_IsEnabledIT_JEOS</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;{</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, LL_ADC_IT_JEOS) == (LL_ADC_IT_JEOS));</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;}</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;</div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___a_d_c___l_l___e_f___i_t___management.html#ga9a95c7be074169c5fdf3da73e69d1188"> 4630</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___a_d_c___l_l___e_f___i_t___management.html#ga9a95c7be074169c5fdf3da73e69d1188">LL_ADC_IsEnabledIT_AWD1</a>(ADC_TypeDef *ADCx)</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;{</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1));</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;}</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;</div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON);</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, <a class="code" href="struct_l_l___a_d_c___common_init_type_def.html">LL_ADC_CommonInitTypeDef</a> *ADC_CommonInitStruct);</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="keywordtype">void</span>        LL_ADC_CommonStructInit(<a class="code" href="struct_l_l___a_d_c___common_init_type_def.html">LL_ADC_CommonInitTypeDef</a> *ADC_CommonInitStruct);</div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="comment">/* De-initialization of ADC instance, ADC group regular and ADC group injected */</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="comment">/* (availability of ADC group injected depends on STM32 families) */</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx);</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">/* Initialization of some features of ADC instance */</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, <a class="code" href="struct_l_l___a_d_c___init_type_def.html">LL_ADC_InitTypeDef</a> *ADC_InitStruct);</div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="keywordtype">void</span>        LL_ADC_StructInit(<a class="code" href="struct_l_l___a_d_c___init_type_def.html">LL_ADC_InitTypeDef</a> *ADC_InitStruct);</div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;</div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, <a class="code" href="struct_l_l___a_d_c___r_e_g___init_type_def.html">LL_ADC_REG_InitTypeDef</a> *ADC_REG_InitStruct);</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="keywordtype">void</span>        LL_ADC_REG_StructInit(<a class="code" href="struct_l_l___a_d_c___r_e_g___init_type_def.html">LL_ADC_REG_InitTypeDef</a> *ADC_REG_InitStruct);</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;</div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment">/* Initialization of some features of ADC instance and ADC group injected */</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;ErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, <a class="code" href="struct_l_l___a_d_c___i_n_j___init_type_def.html">LL_ADC_INJ_InitTypeDef</a> *ADC_INJ_InitStruct);</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="keywordtype">void</span>        LL_ADC_INJ_StructInit(<a class="code" href="struct_l_l___a_d_c___i_n_j___init_type_def.html">LL_ADC_INJ_InitTypeDef</a> *ADC_INJ_InitStruct);</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 || ADC3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;}</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;</div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_ADC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_l_l___a_d_c___i_n_j___init_type_def_html_a91dc2e6ad3a56225e073f2fd90ce57fb"><div class="ttname"><a href="struct_l_l___a_d_c___i_n_j___init_type_def.html#a91dc2e6ad3a56225e073f2fd90ce57fb">LL_ADC_INJ_InitTypeDef::SequencerLength</a></div><div class="ttdeci">uint32_t SequencerLength</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:472</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___common_html_ga96aac599e28503f37b027702c420b689"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga96aac599e28503f37b027702c420b689">LL_ADC_GetCommonClock</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get parameter common to several ADC: Clock source and prescaler. @rmtoll CCR ADCPRE LL_ADC_GetCommonC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1833</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_ga46331bb05afe971e9ad6b54efd5f07ee"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga46331bb05afe971e9ad6b54efd5f07ee">LL_ADC_REG_SetTriggerSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)</div><div class="ttdoc">Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2056</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_gaa4b4609b5c10bb1540b64d90ccd66306"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#gaa4b4609b5c10bb1540b64d90ccd66306">LL_ADC_DisableIT_EOCS</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Disable interruption ADC group regular end of unitary conversion or end of sequence conversions,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4535</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga6db31553eff9363bed38d13e515ab7f6"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga6db31553eff9363bed38d13e515ab7f6">LL_ADC_IsActiveFlag_AWD1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get flag ADC analog watchdog 1 flag @rmtoll SR AWD LL_ADC_IsActiveFlag_AWD1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4235</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___instance_html_gad1d8f5d21dcc88dc80f125774b2a04d7"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gad1d8f5d21dcc88dc80f125774b2a04d7">LL_ADC_GetSequencersScanMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetSequencersScanMode(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC sequencers scan mode, for all ADC groups (group regular, group injected).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2012</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga9403bbed45a70a5643f241f3026a1110"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9403bbed45a70a5643f241f3026a1110">LL_ADC_INJ_SetSequencerRanks</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)</div><div class="ttdoc">Set ADC group injected sequence: channel on the selected sequence rank.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2917</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_gaad2d56f5d16468ef4672cc9d24883a64"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaad2d56f5d16468ef4672cc9d24883a64">LL_ADC_REG_SetSequencerLength</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)</div><div class="ttdoc">Set ADC group regular sequencer length and scan direction.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2206</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga694983bf85c01c78fec53e7c836514b0"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga694983bf85c01c78fec53e7c836514b0">LL_ADC_IsActiveFlag_SLV1_AWD1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode analog watchdog 1 of the ADC slave 1. @rmtoll CSR AWD2 LL_ADC_IsActiveFlag_SLV1_AW...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4445</div></div>
<div class="ttc" id="struct_l_l___a_d_c___r_e_g___init_type_def_html"><div class="ttname"><a href="struct_l_l___a_d_c___r_e_g___init_type_def.html">LL_ADC_REG_InitTypeDef</a></div><div class="ttdoc">Structure definition of some features of ADC group regular.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:409</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga9aef2b1d70c09304300da805c212d71e"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga9aef2b1d70c09304300da805c212d71e">LL_ADC_IsActiveFlag_SLV2_OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_OVR(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC group regular overrun of the ADC slave 2. @rmtoll CSR OVR3 LL_ADC_IsActiveFlag...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4372</div></div>
<div class="ttc" id="struct_l_l___a_d_c___init_type_def_html_a72da6ace16b0af53bf5d7d6f30045e27"><div class="ttname"><a href="struct_l_l___a_d_c___init_type_def.html#a72da6ace16b0af53bf5d7d6f30045e27">LL_ADC_InitTypeDef::DataAlignment</a></div><div class="ttdeci">uint32_t DataAlignment</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:378</div></div>
<div class="ttc" id="struct_l_l___a_d_c___r_e_g___init_type_def_html_abd2a88978c9930d333bf558b9b0a6c1d"><div class="ttname"><a href="struct_l_l___a_d_c___r_e_g___init_type_def.html#abd2a88978c9930d333bf558b9b0a6c1d">LL_ADC_REG_InitTypeDef::ContinuousMode</a></div><div class="ttdeci">uint32_t ContinuousMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:431</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_gad88e5a0dfe8f2a9d7c24b379e59d92b3"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gad88e5a0dfe8f2a9d7c24b379e59d92b3">LL_ADC_REG_GetSequencerDiscont</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrup...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2317</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_ga9a95c7be074169c5fdf3da73e69d1188"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#ga9a95c7be074169c5fdf3da73e69d1188">LL_ADC_IsEnabledIT_AWD1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get state of interruption ADC analog watchdog 1 (0: interrupt disabled, 1: interrupt enabled)....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4630</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga02f8bc4d7b440759b13204050cd48af3"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02f8bc4d7b440759b13204050cd48af3">LL_ADC_INJ_GetOffset</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_INJ_GetOffset(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="ttdoc">Get ADC group injected offset.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3093</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_ga0ad1385d445f3ad8339b4a7587805135"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#ga0ad1385d445f3ad8339b4a7587805135">LL_ADC_EnableIT_EOCS</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_EnableIT_EOCS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Enable interruption ADC group regular end of unitary conversion or end of sequence conversions,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4482</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga89af510586f77048add66a5061641ea5"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga89af510586f77048add66a5061641ea5">LL_ADC_IsActiveFlag_JEOS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get flag ADC group injected end of sequence conversions. @rmtoll SR JEOC LL_ADC_IsActiveFlag_JEOS.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4220</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog_html_ga2f707b0c69825695b2207b8eaef1a712"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga2f707b0c69825695b2207b8eaef1a712">LL_ADC_GetAnalogWDThresholds</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow)</div><div class="ttdoc">Get ADC analog watchdog threshold value of threshold high or threshold low.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3523</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular_html_gad25ab601eb144086a0eddc7b393b5343"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gad25ab601eb144086a0eddc7b393b5343">LL_ADC_REG_StartConversionExtTrig</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_StartConversionExtTrig(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)</div><div class="ttdoc">Start ADC group regular conversion from external trigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3849</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga02ee8c28246ea88a769829fd8539c505"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02ee8c28246ea88a769829fd8539c505">LL_ADC_INJ_GetTriggerEdge</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group injected conversion trigger polarity. Applicable only for trigger source set to externa...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2777</div></div>
<div class="ttc" id="struct_l_l___a_d_c___init_type_def_html_ad2aef0646a50cb064658bdf1adacdd2b"><div class="ttname"><a href="struct_l_l___a_d_c___init_type_def.html#ad2aef0646a50cb064658bdf1adacdd2b">LL_ADC_InitTypeDef::SequencersScanMode</a></div><div class="ttdeci">uint32_t SequencersScanMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:383</div></div>
<div class="ttc" id="struct_l_l___a_d_c___common_init_type_def_html"><div class="ttname"><a href="struct_l_l___a_d_c___common_init_type_def.html">LL_ADC_CommonInitTypeDef</a></div><div class="ttdoc">Structure definition of some features of ADC common parameters and multimode (all ADC instances belon...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:325</div></div>
<div class="ttc" id="struct_l_l___a_d_c___common_init_type_def_html_a4e01cebf086b406cecedac6eb254fdff"><div class="ttname"><a href="struct_l_l___a_d_c___common_init_type_def.html#a4e01cebf086b406cecedac6eb254fdff">LL_ADC_CommonInitTypeDef::Multimode</a></div><div class="ttdeci">uint32_t Multimode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:333</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_gaa20ef05a5dbd5e22e2c25ab8916c8677"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa20ef05a5dbd5e22e2c25ab8916c8677">LL_ADC_REG_GetDMATransfer</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2610</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected_html_ga798b3e702e3ab7db9bcccb8699e2a6a0"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga798b3e702e3ab7db9bcccb8699e2a6a0">LL_ADC_INJ_ReadConversionData10</a></div><div class="ttdeci">__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="ttdoc">Get ADC group injected conversion data, range fit for ADC resolution 10 bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4116</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected_html_gab3eb67a7b76ed4f64541b5e94b757201"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab3eb67a7b76ed4f64541b5e94b757201">LL_ADC_INJ_StartConversionExtTrig</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_INJ_StartConversionExtTrig(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)</div><div class="ttdoc">Start ADC group injected conversion from external trigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4022</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___instance_html_ga31da4d9d6e18538b71d54d253de8428e"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga31da4d9d6e18538b71d54d253de8428e">LL_ADC_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)</div><div class="ttdoc">Disable the selected ADC instance. @rmtoll CR2 ADON LL_ADC_Disable.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3788</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog_html_ga3fba4807ab9315805d6e49e5764faa2a"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga3fba4807ab9315805d6e49e5764faa2a">LL_ADC_SetAnalogWDThresholds</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)</div><div class="ttdoc">Set ADC analog watchdog threshold value of threshold high or low.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3500</div></div>
<div class="ttc" id="struct_l_l___a_d_c___init_type_def_html_a0b6a62d334f0681ab6b405632682d4cb"><div class="ttname"><a href="struct_l_l___a_d_c___init_type_def.html#a0b6a62d334f0681ab6b405632682d4cb">LL_ADC_InitTypeDef::Resolution</a></div><div class="ttdeci">uint32_t Resolution</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:373</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_gaf513100582659d43b8ad3a8eb2b89c5c"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#gaf513100582659d43b8ad3a8eb2b89c5c">LL_ADC_DisableIT_JEOS</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_DisableIT_JEOS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Disable interruption ADC group injected end of sequence conversions. @rmtoll CR1 JEOCIE LL_ADC_Enable...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4558</div></div>
<div class="ttc" id="struct_l_l___a_d_c___common_init_type_def_html_a500e3202846783ead843a1eaac74e083"><div class="ttname"><a href="struct_l_l___a_d_c___common_init_type_def.html#a500e3202846783ead843a1eaac74e083">LL_ADC_CommonInitTypeDef::MultiTwoSamplingDelay</a></div><div class="ttdeci">uint32_t MultiTwoSamplingDelay</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:343</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular_html_ga1e8042b3465bd9b6c6f19d6c2f0a4217"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga1e8042b3465bd9b6c6f19d6c2f0a4217">LL_ADC_REG_ReadConversionData8</a></div><div class="ttdeci">__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular conversion data, range fit for ADC resolution 8 bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3926</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode_html_gafb468ed8f4c622a8b04aa1e9e1eca0ea"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#gafb468ed8f4c622a8b04aa1e9e1eca0ea">LL_ADC_GetMultiTwoSamplingDelay</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get ADC multimode delay between 2 sampling phases. @rmtoll CCR DELAY LL_ADC_GetMultiTwoSamplingDelay.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3754</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga5f2032d451c2fd5a89d6aecbe5f777b7"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga5f2032d451c2fd5a89d6aecbe5f777b7">LL_ADC_IsActiveFlag_MST_OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_OVR(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC group regular overrun of the ADC master. @rmtoll CSR OVR1 LL_ADC_IsActiveFlag_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4348</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga9563183be13ca2f892e73403115b3060"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9563183be13ca2f892e73403115b3060">LL_ADC_INJ_GetSequencerLength</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group injected sequencer length and scan direction.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2832</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga7a281c2504d06c2617b6deba662c33f8"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga7a281c2504d06c2617b6deba662c33f8">LL_ADC_INJ_SetTrigAuto</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)</div><div class="ttdoc">Set ADC group injected conversion trigger: independent or from ADC group regular.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3022</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_ga76d8dfa3533218124b56a73f76703207"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga76d8dfa3533218124b56a73f76703207">LL_ADC_REG_SetFlagEndOfConversion</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)</div><div class="ttdoc">Specify which ADC flag between EOC (end of unitary conversion) or EOS (end of sequence conversions) i...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2632</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_ga12a6e0ce4a5f8cf96c02307bbfa32e48"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48">LL_ADC_REG_SetSequencerDiscont</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)</div><div class="ttdoc">Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrup...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2294</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_ga881dbc8fa2421ca421677fdb4f1a4b6e"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e">LL_ADC_REG_GetTriggerSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2100</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog_html_gaa4dce3d147514b21b5b2cc6c31009e45"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#gaa4dce3d147514b21b5b2cc6c31009e45">LL_ADC_SetAnalogWDMonitChannels</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDChannelGroup)</div><div class="ttdoc">Set ADC analog watchdog monitored channels: a single channel or all channels, on ADC groups regular a...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3377</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga7ad1cf2a805ab15f410975c6036d75b1"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga7ad1cf2a805ab15f410975c6036d75b1">LL_ADC_IsActiveFlag_MST_AWD1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC analog watchdog 1 of the ADC master. @rmtoll CSR AWD1 LL_ADC_IsActiveFlag_MST_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4433</div></div>
<div class="ttc" id="struct_l_l___a_d_c___common_init_type_def_html_a2fcf80f75f76b038b3666ce26a8b0e33"><div class="ttname"><a href="struct_l_l___a_d_c___common_init_type_def.html#a2fcf80f75f76b038b3666ce26a8b0e33">LL_ADC_CommonInitTypeDef::CommonClock</a></div><div class="ttdeci">uint32_t CommonClock</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:327</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected_html_ga3cbd42c6b062c874cae05973ae1b88ec"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga3cbd42c6b062c874cae05973ae1b88ec">LL_ADC_INJ_StartConversionSWStart</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_INJ_StartConversionSWStart(ADC_TypeDef *ADCx)</div><div class="ttdoc">Start ADC group injected conversion.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4001</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_ga42f7af9cc898097474db03c390657c3a"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga42f7af9cc898097474db03c390657c3a">LL_ADC_REG_GetContinuousMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC continuous conversion mode on ADC group regular.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2539</div></div>
<div class="ttc" id="struct_l_l___a_d_c___r_e_g___init_type_def_html_ad539e2b84507b0f7c0cb803fcf884170"><div class="ttname"><a href="struct_l_l___a_d_c___r_e_g___init_type_def.html#ad539e2b84507b0f7c0cb803fcf884170">LL_ADC_REG_InitTypeDef::TriggerSource</a></div><div class="ttdeci">uint32_t TriggerSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:411</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga68c14c3b47a489989918701a0c4597a4"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga68c14c3b47a489989918701a0c4597a4">LL_ADC_INJ_GetSequencerRanks</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="ttdoc">Get ADC group injected sequence: channel on the selected sequence rank.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2986</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga87e2ed1f327639675fd9bba4d90f5c9f"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga87e2ed1f327639675fd9bba4d90f5c9f">LL_ADC_IsActiveFlag_SLV1_OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_OVR(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC group regular overrun of the ADC slave 1. @rmtoll CSR OVR2 LL_ADC_IsActiveFlag...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4360</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga0fb7ff462ebb4012826511d784a695dd"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga0fb7ff462ebb4012826511d784a695dd">LL_ADC_INJ_SetTriggerSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)</div><div class="ttdoc">Set ADC group injected conversion trigger source: internal (SW start) or from external IP (timer even...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2691</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_ga020edec849fa3aca997c471105e9c8eb"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#ga020edec849fa3aca997c471105e9c8eb">LL_ADC_IsEnabledIT_JEOS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JEOS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get state of interruption ADC group injected end of sequence conversions (0: interrupt disabled,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4614</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode_html_ga0631b2706225ab48fc166f6ae21156be"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga0631b2706225ab48fc166f6ae21156be">LL_ADC_SetMultiDMATransfer</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMATransfer)</div><div class="ttdoc">Set ADC multimode conversion data transfer: no transfer or transfer by DMA.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3644</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_ga7d91ac77931cb2716a319d089ca8bfc6"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#ga7d91ac77931cb2716a319d089ca8bfc6">LL_ADC_DisableIT_AWD1</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)</div><div class="ttdoc">Disable interruption ADC analog watchdog 1. @rmtoll CR1 AWDIE LL_ADC_EnableIT_AWD1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4573</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode_html_gad7ea2c5886c7c9fa4deefc73508f9712"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#gad7ea2c5886c7c9fa4deefc73508f9712">LL_ADC_SetMultimode</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)</div><div class="ttdoc">Set ADC multimode configuration to operate in independent mode or multimode (for devices with several...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3565</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular_html_ga56dad4dd5db7cb84a1f6a2b2811711f3"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga56dad4dd5db7cb84a1f6a2b2811711f3">LL_ADC_REG_StopConversionExtTrig</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_StopConversionExtTrig(ADC_TypeDef *ADCx)</div><div class="ttdoc">Stop ADC group regular conversion from external trigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3867</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_gabc97a0783dc853549f2def501621fcf4"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gabc97a0783dc853549f2def501621fcf4">LL_ADC_IsActiveFlag_SLV2_AWD1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_AWD1(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode analog watchdog 1 of the ADC slave 2. @rmtoll CSR AWD3 LL_ADC_IsActiveFlag_SLV2_AW...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4457</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_ga8006f5461d8d6a5f16c329e18bffc9e0"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga8006f5461d8d6a5f16c329e18bffc9e0">LL_ADC_REG_GetTriggerEdge</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular conversion trigger polarity.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2144</div></div>
<div class="ttc" id="struct_l_l___a_d_c___i_n_j___init_type_def_html_af5315212626d936a234e71ffd5faaa1a"><div class="ttname"><a href="struct_l_l___a_d_c___i_n_j___init_type_def.html#af5315212626d936a234e71ffd5faaa1a">LL_ADC_INJ_InitTypeDef::SequencerDiscont</a></div><div class="ttdeci">uint32_t SequencerDiscont</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:478</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_ga1f66e2c13cc70fec9584f58baf136f34"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga1f66e2c13cc70fec9584f58baf136f34">LL_ADC_REG_SetContinuousMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)</div><div class="ttdoc">Set ADC continuous conversion mode on ADC group regular.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2522</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_ga55cfee4ea81d963b134ee4a9b59d3540"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#ga55cfee4ea81d963b134ee4a9b59d3540">LL_ADC_EnableIT_JEOS</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Enable interruption ADC group injected end of sequence conversions. @rmtoll CR1 JEOCIE LL_ADC_EnableI...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4505</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___common_html_gada4e99bea81f03d942d2f6d51b360154"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#gada4e99bea81f03d942d2f6d51b360154">LL_ADC_SetCommonPathInternalCh</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)</div><div class="ttdoc">Set parameter common to several ADC: measurement path to internal channels (VrefInt,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1866</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga6ffa6d01a7b61dabe42c42a42c68c712"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712">LL_ADC_INJ_IsTriggerSourceSWStart</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group injected conversion trigger source internal (SW start) or external.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2762</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected_html_gab150cc9886c99d8ed26db72ff08c6c5d"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab150cc9886c99d8ed26db72ff08c6c5d">LL_ADC_INJ_ReadConversionData8</a></div><div class="ttdeci">__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="ttdoc">Get ADC group injected conversion data, range fit for ADC resolution 8 bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4143</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___instance_html_ga9b46d0fa39d1ea30f8e20a596f48e2e3"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga9b46d0fa39d1ea30f8e20a596f48e2e3">LL_ADC_SetResolution</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)</div><div class="ttdoc">Set ADC resolution. Refer to reference manual for alignments formats dependencies to ADC resolutions....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1913</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular_html_gaab32bca83b36bf4b4a80a38d1a2d5c4d"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gaab32bca83b36bf4b4a80a38d1a2d5c4d">LL_ADC_REG_ReadConversionData10</a></div><div class="ttdeci">__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular conversion data, range fit for ADC resolution 10 bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3911</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_gaf3f3279ca812c1772e642840db68ef34"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaf3f3279ca812c1772e642840db68ef34">LL_ADC_ClearFlag_OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)</div><div class="ttdoc">Clear flag ADC group regular overrun. @rmtoll SR OVR LL_ADC_ClearFlag_OVR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4261</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_gaf86b1ff0c880248de94063cc60000711"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#gaf86b1ff0c880248de94063cc60000711">LL_ADC_EnableIT_OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)</div><div class="ttdoc">Enable ADC group regular interruption overrun. @rmtoll CR1 OVRIE LL_ADC_EnableIT_OVR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4493</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga444617efb91b3b5f792b10260518c3db"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga444617efb91b3b5f792b10260518c3db">LL_ADC_INJ_GetTriggerSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group injected conversion trigger source: internal (SW start) or from external IP (timer even...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2735</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_gaa2b090ec6eceed161cd96a04a9debc18"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa2b090ec6eceed161cd96a04a9debc18">LL_ADC_REG_SetSequencerRanks</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)</div><div class="ttdoc">Set ADC group regular sequence: channel on the selected scan sequence rank.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2400</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular_html_ga857d277bc4accf63e04e326973c8bd8f"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga857d277bc4accf63e04e326973c8bd8f">LL_ADC_REG_ReadConversionData6</a></div><div class="ttdeci">__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular conversion data, range fit for ADC resolution 6 bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3941</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected_html_ga25b794fc3a20d3aad7f831d3b433e309"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga25b794fc3a20d3aad7f831d3b433e309">LL_ADC_INJ_StopConversionExtTrig</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_INJ_StopConversionExtTrig(ADC_TypeDef *ADCx)</div><div class="ttdoc">Stop ADC group injected conversion from external trigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4040</div></div>
<div class="ttc" id="struct_l_l___a_d_c___r_e_g___init_type_def_html_a2d0fd4a5a3b34cbad8bb4eed9613208b"><div class="ttname"><a href="struct_l_l___a_d_c___r_e_g___init_type_def.html#a2d0fd4a5a3b34cbad8bb4eed9613208b">LL_ADC_REG_InitTypeDef::SequencerDiscont</a></div><div class="ttdeci">uint32_t SequencerDiscont</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:424</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected_html_ga2445ff8c4be4f4a7d30c38c8dbca2544"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga2445ff8c4be4f4a7d30c38c8dbca2544">LL_ADC_INJ_ReadConversionData32</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="ttdoc">Get ADC group regular conversion data, range fit for all ADC configurations: all ADC resolutions and ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4062</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode_html_ga37bf47182cf5025a73cc1c3c52f575e7"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga37bf47182cf5025a73cc1c3c52f575e7">LL_ADC_GetMultiDMATransfer</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get ADC multimode conversion data transfer: no transfer or transfer by DMA.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3692</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga50a77834385a900b6d52e2b7d6be9c61"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga50a77834385a900b6d52e2b7d6be9c61">LL_ADC_IsActiveFlag_SLV2_JEOS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC group injected end of sequence conversions of the ADC slave 2....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4417</div></div>
<div class="ttc" id="struct_l_l___a_d_c___i_n_j___init_type_def_html"><div class="ttname"><a href="struct_l_l___a_d_c___i_n_j___init_type_def.html">LL_ADC_INJ_InitTypeDef</a></div><div class="ttdoc">Structure definition of some features of ADC group injected.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:463</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_gabb561a16f52883234e21421179a2f5dc"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gabb561a16f52883234e21421179a2f5dc">LL_ADC_REG_GetFlagEndOfConversion</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_GetFlagEndOfConversion(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get which ADC flag between EOC (end of unitary conversion) or EOS (end of sequence conversions) is us...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2647</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_ga718e64e988363a42338675a871303548"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga718e64e988363a42338675a871303548">LL_ADC_INJ_GetSequencerDiscont</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interru...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2865</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___channels_html_ga0b4dbd8bcd346ea912f8d431e839b577"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___channels.html#ga0b4dbd8bcd346ea912f8d431e839b577">LL_ADC_SetChannelSamplingTime</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)</div><div class="ttdoc">Set sampling time of the selected ADC channel Unit: ADC clock cycles.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3186</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode_html_ga0acc52c8fa99751d18f819dc6b2e0c51"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga0acc52c8fa99751d18f819dc6b2e0c51">LL_ADC_SetMultiTwoSamplingDelay</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiTwoSamplingDelay)</div><div class="ttdoc">Set ADC multimode delay between 2 sampling phases.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3726</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___instance_html_ga454aa94716b38980c9aba0cee71074a7"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga454aa94716b38980c9aba0cee71074a7">LL_ADC_IsEnabled</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get the selected ADC instance enable state. @rmtoll CR2 ADON LL_ADC_IsEnabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3799</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___instance_html_gaf6b8586d5462e96b4d55b66f1444d69c"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gaf6b8586d5462e96b4d55b66f1444d69c">LL_ADC_SetDataAlignment</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)</div><div class="ttdoc">Set ADC conversion data alignment.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1946</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga512905fab575254bac70760e862dee1f"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga512905fab575254bac70760e862dee1f">LL_ADC_IsActiveFlag_SLV2_EOCS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_EOCS(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC group regular end of unitary conversion or end of sequence conversions,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4337</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga82ba8edbb35aed996f6f070d4eedaabc"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga82ba8edbb35aed996f6f070d4eedaabc">LL_ADC_IsActiveFlag_SLV1_JEOS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC group injected end of sequence conversions of the ADC slave 1....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4401</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga72a813762f445a08143543afe851f804"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga72a813762f445a08143543afe851f804">LL_ADC_IsActiveFlag_SLV1_EOCS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_EOCS(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC group regular end of unitary conversion or end of sequence conversions,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4321</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular_html_ga578dc7dd2adc8f1e0c0452abfeec7e92"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga578dc7dd2adc8f1e0c0452abfeec7e92">LL_ADC_REG_StartConversionSWStart</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)</div><div class="ttdoc">Start ADC group regular conversion.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3828</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular_html_ga20611d1c7a2fb8d01e08f8e5234afba7"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga20611d1c7a2fb8d01e08f8e5234afba7">LL_ADC_REG_ReadConversionData12</a></div><div class="ttdeci">__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular conversion data, range fit for ADC resolution 12 bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3896</div></div>
<div class="ttc" id="struct_l_l___a_d_c___common_init_type_def_html_a4a31cab105b836955c7e1308c3944a21"><div class="ttname"><a href="struct_l_l___a_d_c___common_init_type_def.html#a4a31cab105b836955c7e1308c3944a21">LL_ADC_CommonInitTypeDef::MultiDMATransfer</a></div><div class="ttdeci">uint32_t MultiDMATransfer</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:338</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___instance_html_ga343cabf2e971a2274d2d66117ca5d857"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga343cabf2e971a2274d2d66117ca5d857">LL_ADC_GetResolution</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC resolution. Refer to reference manual for alignments formats dependencies to ADC resolutions....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1930</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_ga3dee6d5ff0144b0ce7fab7ff76692d55"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#ga3dee6d5ff0144b0ce7fab7ff76692d55">LL_ADC_IsEnabledIT_EOCS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOCS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get state of interruption ADC group regular end of unitary conversion or end of sequence conversions,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4589</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog_html_ga75b242057124000050c6766bcef35c25"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga75b242057124000050c6766bcef35c25">LL_ADC_GetAnalogWDMonitChannels</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC analog watchdog monitored channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3473</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_gacb6333b478ecbaab5600eca04b737ab3"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gacb6333b478ecbaab5600eca04b737ab3">LL_ADC_INJ_GetTrigAuto</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group injected conversion trigger: independent or from ADC group regular. @rmtoll CR1 JAUTO L...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3036</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_gac792787e331db34668e433aa33337986"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gac792787e331db34668e433aa33337986">LL_ADC_INJ_SetSequencerDiscont</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)</div><div class="ttdoc">Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interru...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2850</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_ga6a5558d840da3e93e1d12ac7c993fda2"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#ga6a5558d840da3e93e1d12ac7c993fda2">LL_ADC_DisableIT_OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)</div><div class="ttdoc">Disable interruption ADC group regular overrun. @rmtoll CR1 OVRIE LL_ADC_DisableIT_OVR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4546</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular_html_ga2f21f66472d5b8f5a280d5d91169b38e"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga2f21f66472d5b8f5a280d5d91169b38e">LL_ADC_REG_ReadConversionData32</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular conversion data, range fit for all ADC configurations: all ADC resolutions and ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3881</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_gaaa50f143fbbb1df8671053e1a7aec8c3"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3">LL_ADC_REG_IsTriggerSourceSWStart</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular conversion trigger source internal (SW start) or external.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2127</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_gaa3578cbede52a1cfb27f1b668beb16fd"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaa3578cbede52a1cfb27f1b668beb16fd">LL_ADC_IsActiveFlag_EOCS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get flag ADC group regular end of unitary conversion or end of sequence conversions,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4197</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_gaae7c4a7a145176189253b82c2c923e1a"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaae7c4a7a145176189253b82c2c923e1a">LL_ADC_REG_GetSequencerRanks</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="ttdoc">Get ADC group regular sequence: channel on the selected scan sequence rank.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2497</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_ga0b6cfe92543aae7cb919a0edb2c77846"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga0b6cfe92543aae7cb919a0edb2c77846">LL_ADC_REG_GetSequencerLength</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC group regular sequencer length and scan direction.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2266</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___instance_html_ga1bb71082e165391a3c834f32c29d6184"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga1bb71082e165391a3c834f32c29d6184">LL_ADC_SetSequencersScanMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetSequencersScanMode(ADC_TypeDef *ADCx, uint32_t ScanMode)</div><div class="ttdoc">Set ADC sequencers scan mode, for all ADC groups (group regular, group injected).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1987</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_gaa49f5a606336cc4842e6825d40142933"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaa49f5a606336cc4842e6825d40142933">LL_ADC_INJ_SetSequencerLength</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)</div><div class="ttdoc">Set ADC group injected sequencer length and scan direction.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2805</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___d_m_a___management_html_ga69758b04f38a928fabb87d4e3d40a402"><div class="ttname"><a href="group___a_d_c___l_l___e_f___d_m_a___management.html#ga69758b04f38a928fabb87d4e3d40a402">LL_ADC_DMA_GetRegAddr</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)</div><div class="ttdoc">Function to help to configure DMA transfer from ADC: retrieve the ADC register address from ADC insta...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1772</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected_html_ga01e61177de799b67cbdf3d98be4fb686"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga01e61177de799b67cbdf3d98be4fb686">LL_ADC_INJ_ReadConversionData6</a></div><div class="ttdeci">__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="ttdoc">Get ADC group injected conversion data, range fit for ADC resolution 6 bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4170</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga20d61b583430559872eb5ba46a5f3bde"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga20d61b583430559872eb5ba46a5f3bde">LL_ADC_IsActiveFlag_MST_JEOS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOS(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC group injected end of sequence conversions of the ADC master....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4385</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___common_html_ga5924b1ca2166c045203cf028f7b2d157"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga5924b1ca2166c045203cf028f7b2d157">LL_ADC_SetCommonClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)</div><div class="ttdoc">Set parameter common to several ADC: Clock source and prescaler. @rmtoll CCR ADCPRE LL_ADC_SetCommonC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1817</div></div>
<div class="ttc" id="struct_l_l___a_d_c___i_n_j___init_type_def_html_a8276891f43e707b29ac776d0060eed26"><div class="ttname"><a href="struct_l_l___a_d_c___i_n_j___init_type_def.html#a8276891f43e707b29ac776d0060eed26">LL_ADC_INJ_InitTypeDef::TriggerSource</a></div><div class="ttdeci">uint32_t TriggerSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:465</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected_html_gaf3f002851f24bd2595cdd31f77389466"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaf3f002851f24bd2595cdd31f77389466">LL_ADC_INJ_SetOffset</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_INJ_SetOffset(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t OffsetLevel)</div><div class="ttdoc">Set ADC group injected offset.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3066</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_ga7ed1ecabfe54aa4d883217a9d2c08b60"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#ga7ed1ecabfe54aa4d883217a9d2c08b60">LL_ADC_IsEnabledIT_OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get state of interruption ADC group regular overrun (0: interrupt disabled, 1: interrupt enabled)....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4601</div></div>
<div class="ttc" id="struct_l_l___a_d_c___i_n_j___init_type_def_html_a4453cedc5a0cb5042398a2ab24873a51"><div class="ttname"><a href="struct_l_l___a_d_c___i_n_j___init_type_def.html#a4453cedc5a0cb5042398a2ab24873a51">LL_ADC_INJ_InitTypeDef::TrigAuto</a></div><div class="ttdeci">uint32_t TrigAuto</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:485</div></div>
<div class="ttc" id="struct_l_l___a_d_c___init_type_def_html"><div class="ttname"><a href="struct_l_l___a_d_c___init_type_def.html">LL_ADC_InitTypeDef</a></div><div class="ttdoc">Structure definition of some features of ADC instance.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:371</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga1abd5935dc0f66213985845c7e47afb9"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga1abd5935dc0f66213985845c7e47afb9">LL_ADC_ClearFlag_JEOS</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Clear flag ADC group injected end of sequence conversions. @rmtoll SR JEOC LL_ADC_ClearFlag_JEOS.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4273</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___i_t___management_html_ga9ff7fbd8b35c1197334614d4bcbafd0c"><div class="ttname"><a href="group___a_d_c___l_l___e_f___i_t___management.html#ga9ff7fbd8b35c1197334614d4bcbafd0c">LL_ADC_EnableIT_AWD1</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)</div><div class="ttdoc">Enable interruption ADC analog watchdog 1. @rmtoll CR1 AWDIE LL_ADC_EnableIT_AWD1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4520</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___instance_html_ga2c79127b2eb78e83332defc8786be214"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga2c79127b2eb78e83332defc8786be214">LL_ADC_GetDataAlignment</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get ADC conversion data alignment.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1961</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga76370e18115de76765fcb94d2309af52"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga76370e18115de76765fcb94d2309af52">LL_ADC_IsActiveFlag_OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)</div><div class="ttdoc">Get flag ADC group regular overrun. @rmtoll SR OVR LL_ADC_IsActiveFlag_OVR.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4208</div></div>
<div class="ttc" id="struct_l_l___a_d_c___r_e_g___init_type_def_html_ae373a0e46f197e84113f7f1a68e05345"><div class="ttname"><a href="struct_l_l___a_d_c___r_e_g___init_type_def.html#ae373a0e46f197e84113f7f1a68e05345">LL_ADC_REG_InitTypeDef::DMATransfer</a></div><div class="ttdeci">uint32_t DMATransfer</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:437</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_gae0700961d79f2c864bdcfa1b5f63247e"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gae0700961d79f2c864bdcfa1b5f63247e">LL_ADC_ClearFlag_EOCS</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_ClearFlag_EOCS(ADC_TypeDef *ADCx)</div><div class="ttdoc">Clear flag ADC group regular end of unitary conversion or end of sequence conversions,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4250</div></div>
<div class="ttc" id="struct_l_l___a_d_c___r_e_g___init_type_def_html_ada5eb1d3b28199bc3a2589daf2bdfe70"><div class="ttname"><a href="struct_l_l___a_d_c___r_e_g___init_type_def.html#ada5eb1d3b28199bc3a2589daf2bdfe70">LL_ADC_REG_InitTypeDef::SequencerLength</a></div><div class="ttdeci">uint32_t SequencerLength</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:418</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga475e01007b8c6408d751266eb3d7d87d"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga475e01007b8c6408d751266eb3d7d87d">LL_ADC_IsActiveFlag_MST_EOCS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOCS(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get flag multimode ADC group regular end of unitary conversion or end of sequence conversions,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4305</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___channels_html_ga126e08b70f420a59785d37baa9d62157"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___channels.html#ga126e08b70f420a59785d37baa9d62157">LL_ADC_GetChannelSamplingTime</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel)</div><div class="ttdoc">Get sampling time of the selected ADC channel Unit: ADC clock cycles.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3263</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___f_l_a_g___management_html_ga2381f0dd705ebe0233fad4515b0818d3"><div class="ttname"><a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga2381f0dd705ebe0233fad4515b0818d3">LL_ADC_ClearFlag_AWD1</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)</div><div class="ttdoc">Clear flag ADC analog watchdog 1. @rmtoll SR AWD LL_ADC_ClearFlag_AWD1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4288</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode_html_ga6451f14ef7a4e19273c86555b61b86fa"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___multimode.html#ga6451f14ef7a4e19273c86555b61b86fa">LL_ADC_GetMultimode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get ADC multimode configuration to operate in independent mode or multimode (for devices with several...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3595</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular_html_ga9b37d974442ef9d415338c3174a7b8e2"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga9b37d974442ef9d415338c3174a7b8e2">LL_ADC_REG_SetDMATransfer</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)</div><div class="ttdoc">Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:2575</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___instance_html_ga1906bd38951afdb26c0dc9ceecd86cac"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga1906bd38951afdb26c0dc9ceecd86cac">LL_ADC_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)</div><div class="ttdoc">Enable the selected ADC instance.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3777</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected_html_ga12c47329818fd750ae1f3d8b97c79f28"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga12c47329818fd750ae1f3d8b97c79f28">LL_ADC_INJ_ReadConversionData12</a></div><div class="ttdeci">__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(ADC_TypeDef *ADCx, uint32_t Rank)</div><div class="ttdoc">Get ADC group injected conversion data, range fit for ADC resolution 12 bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:4089</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___configuration___a_d_c___common_html_ga7773518fcefaee9cb2976eb09e5b4e0d"><div class="ttname"><a href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga7773518fcefaee9cb2976eb09e5b4e0d">LL_ADC_GetCommonPathInternalCh</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)</div><div class="ttdoc">Get parameter common to several ADC: measurement path to internal channels (VrefInt,...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:1887</div></div>
<div class="ttc" id="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular_html_gadea1a648df631ed326a315116feffe4e"><div class="ttname"><a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gadea1a648df631ed326a315116feffe4e">LL_ADC_REG_ReadMultiConversionData32</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t ConversionData)</div><div class="ttdoc">Get ADC multimode conversion data of ADC master, ADC slave or raw data with ADC master and slave conc...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_adc.h:3968</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
