TMPDIR is being set to /tmp/genus_temp_4724_localhost.localdomain_vlsi_group2_bqpXFX
Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.13-s073_1, built Fri Mar 20 00:06:16 PDT 2020
Options: -files run.tcl 
Date:    Sat Aug 08 19:22:17 2020
Host:    localhost.localdomain (x86_64 w/Linux 3.10.0-957.el7.x86_64) (8cores*32cpus*2physical cpus*Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz 20480KB) (131728552KB)
PID:     4724
OS:      CentOS Linux release 7.6.1810 (Core) 

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (12 seconds elapsed).

#@ Processing -files option
@genus 1> source run.tcl
#@ Begin verbose source run.tcl
@file(run.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
model name	: Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz
cpu MHz		: 1200.000
cpu MHz		: 2600.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1590.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1330.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
@file(run.tcl) 8: puts "Hostname : [info hostname]"
Hostname : localhost
@file(run.tcl) 15: set DESIGN bound_flasher 
@file(run.tcl) 16: set GEN_EFF medium
@file(run.tcl) 17: set MAP_OPT_EFF high
@file(run.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(run.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(run.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(run.tcl) 21: set _LOG_PATH logs_${DATE}
@file(run.tcl) 23: set_db / .init_lib_search_path {. ../LIB} 
  Setting attribute of root '/': 'init_lib_search_path' = . ../LIB
@file(run.tcl) 25: set_db / .init_hdl_search_path {. ../RTL} 
  Setting attribute of root '/': 'init_hdl_search_path' = . ../RTL
@file(run.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(run.tcl) 41: read_libs { ../LIB/slow.lib ../LIB/pll.lib  ../LIB/CDK_S128x16.lib  ../LIB/CDK_S256x16.lib  ../LIB/CDK_R512x16.lib }

Threads Configured:8

  Message Summary for Library all 5 libraries:
  ********************************************
Warning : Invalid value specified. [LBR-531]
        : Illegal value '0.9V' defined for attribute 'voltage_unit'. The attribute will be ignored. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib, Line 15)
        : Invalid value found for the attribute. Correct as per Liberty syntax.
Info    : Missing library level attribute. [LBR-516]
        : 'voltage_unit' unit not found in the library. Assuming '1 V'  (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib, Line 8)
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib, Line 8)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib, Line 32486)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'clk1x' for the cell 'pll'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib, Line 75)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'clk2x' for the cell 'pll'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib, Line 112)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'vcop' for the cell 'pll'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib, Line 149)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'vcom' for the cell 'pll'. (File /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib, Line 154)
  Invalid value specified. [LBR-531]: 1
  Missing a function attribute in the output pin definition. [LBR-518]: 5
  Missing library level attribute. [LBR-516]: 2
  ********************************************
 
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/slow.lib'
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/pll.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'slow_1v0' and 'pll'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/CDK_S128x16.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'slow_1v0' and 'CDK_S128x16'.
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/CDK_S256x16.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'slow_1v0' and 'CDK_S256x16'.
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../LIB/CDK_R512x16.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'slow_1v0' and 'CDK_R512x16'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'pll.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'CDK_S128x16.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'CDK_S256x16.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'CDK_R512x16.lib'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'CDK_R512x16/CDK_R512x16'.
        : Specify a valid area value for the libcell.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[0]' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[1]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[2]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[3]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[4]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[5]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[6]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[7]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[8]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[9]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[10]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[11]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[12]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[13]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[14]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_R512x16/ROM_OUT[15]' has no function.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'CDK_S128x16/CDK_S128x16'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_S128x16/DATA_OUT[0]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_S128x16/DATA_OUT[1]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_S128x16/DATA_OUT[2]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'CDK_S128x16/DATA_OUT[3]' has no function.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'CDK_S256x16/CDK_S256x16'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'pll/pll'.
Warning : Found libraries with and without pg_pin construct. [LBR-12]
        : Libraries with and without pg_pin construct have been loaded.
        : This can lead to issues later in the flow.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
        : Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
@file(run.tcl) 42: read_physical -lef { ../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef ../LEF/pll.lef   ../LEF/CDK_S128x16.lef  ../LEF/CDK_S256x16.lef  ../LEF/CDK_R512x16.lef }

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Y' in libcell 'CLKMX2X12'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Y' in libcell 'CLKXOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Y' in libcell 'CLKXOR2X4'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX3' is a sequential timing arc.
  Libraries have 324 usable logic and 126 usable sequential lib-cells.
@file(run.tcl) 54: read_hdl "bound_flasher.v"
            Reading Verilog file '../RTL/bound_flasher.v'
@file(run.tcl) 55: elaborate $DESIGN
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'bound_flasher' from file '../RTL/bound_flasher.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'bound_flasher' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'valid_flick' [1] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 21.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'max' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min_max_key' [2] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 35.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'LED' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 36.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'LED' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 50.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min_max_key' [2] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 58.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'LED' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 59.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'min_max_key' [2] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 63.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'LED' [16] doesn't match the width of right hand side [32] in assignment in file '../RTL/bound_flasher.v' on line 64.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'valid_flick' in module 'bound_flasher' in file '../RTL/bound_flasher.v' on line 74.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../RTL/bound_flasher.v' on line 68.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../RTL/bound_flasher.v' on line 47.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '<<' in file '../RTL/bound_flasher.v' on line 64.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '<<' in file '../RTL/bound_flasher.v' on line 50.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '<' in file '../RTL/bound_flasher.v' on line 40.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '<' in file '../RTL/bound_flasher.v' on line 21.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../RTL/bound_flasher.v' on line 40.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../RTL/bound_flasher.v' on line 21.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../RTL/bound_flasher.v' on line 40.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../RTL/bound_flasher.v' on line 21.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../RTL/bound_flasher.v' on line 39.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../RTL/bound_flasher.v' on line 21.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../RTL/bound_flasher.v' on line 40.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../RTL/bound_flasher.v' on line 21.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '../RTL/bound_flasher.v' on line 68.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '../RTL/bound_flasher.v' on line 47.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '../RTL/bound_flasher.v' on line 64.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '../RTL/bound_flasher.v' on line 50.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'bound_flasher' in file '../RTL/bound_flasher.v' on line 24.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'bound_flasher'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(run.tcl) 56: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(run.tcl) 57: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:21 (Aug08) |  108.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) | 100.0(100.0) |   19:22:31 (Aug08) |  186.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 61: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'bound_flasher'

No empty modules in design 'bound_flasher'

  Done Checking the design.
@file(run.tcl) 67: read_sdc ../constraints/bound_flasher_gate.sdc
            Reading file '/home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1/../constraints/bound_flasher_gate.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      3 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      4 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Total runtime 0.0
@file(run.tcl) 68: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(run.tcl) 71: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Aug08-19:22:29
@file(run.tcl) 76: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Aug08-19:22:29
@file(run.tcl) 94: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(run.tcl) 95: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_LED_33_13', 'mux_min_max_key_33_13', 'mux_state_33_13', 
'mux_state_38_18'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'bound_flasher' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: bound_flasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: bound_flasher, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: bound_flasher, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'bound_flasher':
          sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'bound_flasher'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_state_43_19' in design 'CDN_DP_region'.
	The following set of instances are flattened ( mux_state_43_19 mux_state_56_41 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing increment_unsigned...
      Timing increment_unsigned_30...
      Timing equal_unsigned_70_rtlopto_model_54...
      Timing increment_unsigned_58...
      Timing increment_unsigned_30_59...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_LED_43_19' in design 'CDN_DP_region_c1'.
	The following set of instances are flattened ( mux_LED_43_19 mux_LED_55_29 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_mux_LED_43_19' in design 'CDN_DP_region_c1'.
	The following set of instances are flattened ( F_mux_LED_43_19 mux_LED_45_29 ).

      Timing equal_unsigned_70_rtlopto_model_87...
      Timing increment_unsigned_91...
      Timing increment_unsigned_30_92...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_LED_43_19' in design 'CDN_DP_region_c2'.
	The following set of instances are flattened ( mux_LED_43_19 mux_LED_55_29 mux_LED_56_41 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_mux_LED_43_19' in design 'CDN_DP_region_c2'.
	The following set of instances are flattened ( F_mux_LED_43_19 mux_LED_45_29 ).

      Timing equal_unsigned_70_rtlopto_model_150...
      Timing increment_unsigned_152...
      Timing increment_unsigned_30_153...
      Timing equal_unsigned_70_rtlopto_model_202...
      Timing increment_unsigned_204...
      Timing increment_unsigned_30_205...
      Timing equal_unsigned_70_rtlopto_model_243...
      Timing increment_unsigned_250...
      Timing increment_unsigned_30_251...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'fast' configuration 1 for module 'CDN_DP_region'.
          Optimizations applied to 'fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'bound_flasher'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: bound_flasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
      Removing temporary intermediate hierarchies under bound_flasher
              Optimizing muxes in design 'bound_flasher'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: bound_flasher, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.015s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                 Message Text                                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-361 |Info    |    1 |Signal is not referenced within the process or block, but is in the sensitivity list.                                                                                           |
|          |        |      |Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If |
|          |        |      | the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL  |
|          |        |      | designs.                                                                                                                                                                       |
| CDFG-372 |Info    |   10 |Bitwidth mismatch in assignment.                                                                                                                                                |
|          |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit          |
|          |        |      | assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the      |
|          |        |      | warning for any bitwidth mismatch that appears in this implicit assignment.                                                                                                    |
| CDFG-738 |Info    |    9 |Common subexpression eliminated.                                                                                                                                                |
| CDFG-739 |Info    |    9 |Common subexpression kept.                                                                                                                                                      |
| CDFG-769 |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                            |
| CDFG-818 |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                           |
| CWD-19   |Info    |   20 |An implementation was inferred.                                                                                                                                                 |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                                                                      |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                 |
| DPOPT-3  |Info    |    1 |Implementing datapath configurations.                                                                                                                                           |
| DPOPT-4  |Info    |    1 |Done implementing datapath configurations.                                                                                                                                      |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                   |
| DPOPT-10 |Info    |    5 |Optimized a mux chain.                                                                                                                                                          |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                                             |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                                        |
| GB-6     |Info    |    2 |A datapath component has been ungrouped.                                                                                                                                        |
| GLO-34   |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                                             |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the |
|          |        |      | list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see  |
|          |        |      | the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.               |
| LBR-12   |Warning |    1 |Found libraries with and without pg_pin construct.                                                                                                                              |
|          |        |      |This can lead to issues later in the flow.                                                                                                                                      |
| LBR-38   |Warning |    4 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the   |
|          |        |      | message, if the respective values of the 2 given .libs differ.                                                                                                                 |
|          |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                                                   |
| LBR-41   |Info    |   53 |An output library pin lacks a function attribute.                                                                                                                               |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.     |
| LBR-43   |Warning |    4 |Libcell has no area attribute.  Defaulting to 0 area.                                                                                                                           |
|          |        |      |Specify a valid area value for the libcell.                                                                                                                                     |
| LBR-76   |Warning |   48 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as    |
|          |        |      | unusable.                                                                                                                                                                      |
|          |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have                  |
|          |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                                                                                                           |
| LBR-155  |Info    |  744 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                        |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                 |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                      |
| LBR-162  |Info    |  364 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                         |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                        |
| LBR-170  |Info    |  128 |Ignoring specified timing sense.                                                                                                                                                |
|          |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                              |
| LBR-412  |Info    |    5 |Created nominal operating condition.                                                                                                                                            |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively) |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                  |
| LBR-516  |Info    |    2 |Missing library level attribute.                                                                                                                                                |
| LBR-518  |Info    |    5 |Missing a function attribute in the output pin definition.                                                                                                                      |
| LBR-531  |Warning |    1 |Invalid value specified.                                                                                                                                                        |
|          |        |      |Invalid value found for the attribute. Correct as per Liberty syntax.                                                                                                           |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                    |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                                                   |
| TUI-31   |Warning |    2 |Obsolete command.                                                                                                                                                               |
|          |        |      |This command is no longer supported.                                                                                                                                            |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
      Mapping 'bound_flasher'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'inc_add_50_43' in module 'bound_flasher' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
          There are 1 hierarchical instances automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) bound_flasher...
            Starting partial collapsing (xors only) bound_flasher
            Finished partial collapsing.
            Starting partial collapsing  bound_flasher
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) bound_flasher
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                                    Message Text                                                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    2 |A datapath component has been ungrouped.                                                                                                                                             |
| GLO-51 |Info |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                       |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to       |
|        |     |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                         |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    10 ps
Target path end-point (Pin: LED_reg[8]/d)

     Pin                  Type          Fanout Load Arrival   
                                               (fF)   (ps)    
--------------------------------------------------------------
(clock clk)     <<<  launch                               0 R 
LED_reg[12]/clk                                               
LED_reg[12]/q   (u)  unmapped_d_flop         7 17.1           
g2264/in_1                                                    
g2264/z         (u)  unmapped_or2            1  2.2           
g2242/in_1                                                    
g2242/z         (u)  unmapped_or2            1  2.2           
g2232/in_1                                                    
g2232/z         (u)  unmapped_or2            2  4.4           
g2217/in_1                                                    
g2217/z         (u)  unmapped_or2            2  4.4           
g2294/in_0                                                    
g2294/z         (u)  unmapped_complex2       1  2.2           
g2212/in_1                                                    
g2212/z         (u)  unmapped_nand2          1  2.2           
g2296/in_0                                                    
g2296/z         (u)  unmapped_complex2       5 11.0           
g2204/in_1                                                    
g2204/z         (u)  unmapped_complex2       1  2.2           
g2190/in_1                                                    
g2190/z         (u)  unmapped_nand2         16 35.2           
g2174/in_1                                                    
g2174/z         (u)  unmapped_complex2       1  2.2           
g2125/in_1                                                    
g2125/z         (u)  unmapped_nand2          1  2.2           
g2313/in_0                                                    
g2313/z         (u)  unmapped_complex2       1  2.2           
LED_reg[8]/d    <<<  unmapped_d_flop                          
LED_reg[8]/clk       setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)          capture                           1200 R 
--------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : LED_reg[12]/clk
End-point    : LED_reg[8]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 10ps.
 
          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    20        100.0
Excluded from State Retention      20        100.0
    - Will not convert             20        100.0
      - Preserved                   0          0.0
      - Power intent excluded      20        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 4.3608720000000005
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) | 100.0(100.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) | 100.0(100.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       320      1307       186
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       196       655       333
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'bound_flasher' to generic gates.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(run.tcl) 96: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(run.tcl) 97: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:21 (Aug08) |  108.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) |  57.9( 71.4) |   19:22:31 (Aug08) |  186.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  42.1( 28.6) |   19:22:35 (Aug08) |  333.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 98: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(run.tcl) 99: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -161
  R2R (ps):                      -161
  I2R (ps):                       -20
  R2O (ps):                       169
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                       2,539
  R2R (ps):                     2,539
  I2R (ps):                       308
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                     16
Cell Area:                        667
Total Cell Area:                  667
Leaf Instances:                   196
Total Instances:                  196
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13
Real Runtime (h:m:s):        00:00:14
CPU  Elapsed (h:m:s):        00:00:17
Real Elapsed (h:m:s):        00:00:15
Memory (MB):                  1072.04
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:14
Total Memory (MB):     1072.04
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:bound_flasher should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'bound_flasher'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:bound_flasher has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bound_flasher
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Aug08-19:22:29/generic_bound_flasher.db' for 'bound_flasher' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(run.tcl) 100: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -161
  R2R (ps):                      -161
  I2R (ps):                       -20
  R2O (ps):                       169
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                       2,539
  R2R (ps):                     2,539
  I2R (ps):                       308
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                     16
Cell Area:                        667
Total Cell Area:                  667
Leaf Instances:                   196
Total Instances:                  196
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13
Real Runtime (h:m:s):        00:00:14
CPU  Elapsed (h:m:s):        00:00:17
Real Elapsed (h:m:s):        00:00:15
Memory (MB):                  1072.04
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:15
Total Memory (MB):     1072.04
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 111: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(run.tcl) 112: syn_map
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX3' is a sequential timing arc.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'bound_flasher' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  81.3( 80.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:01(00:00:01) |  18.7( 20.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  81.3( 80.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:01(00:00:01) |  18.7( 20.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
      Mapping 'bound_flasher'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) bound_flasher...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) bound_flasher
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    15 ps
Target path end-point (Pin: LED_reg[14]/d)

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
min_max_key_reg[1]/clk                                               
min_max_key_reg[1]/q   (u)  unmapped_d_flop         8 17.6           
g2277/in_1                                                           
g2277/z                (u)  unmapped_or2            5 11.0           
g2714/in_1                                                           
g2714/z                (u)  unmapped_complex2       1  2.2           
g3021/in_0                                                           
g3021/z                (u)  unmapped_complex2       1  2.2           
g3017/in_1                                                           
g3017/z                (u)  unmapped_complex2       1  2.2           
g3007/in_1                                                           
g3007/z                (u)  unmapped_or2            1  2.2           
g3005/in_1                                                           
g3005/z                (u)  unmapped_or2            2  4.4           
g2877/in_1                                                           
g2877/z                (u)  unmapped_or2            3  6.6           
g2200/in_1                                                           
g2200/z                (u)  unmapped_nand2         15 33.0           
g2959/in_1                                                           
g2959/z                (u)  unmapped_nand2          1  2.2           
g2955/in_1                                                           
g2955/z                (u)  unmapped_nand2          1  2.2           
g2923/in_1                                                           
g2923/z                (u)  unmapped_complex2       1  2.2           
LED_reg[14]/d          <<<  unmapped_d_flop                          
LED_reg[14]/clk             setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           1200 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : min_max_key_reg[1]/clk
End-point    : LED_reg[14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 15ps.
 
          Restructuring (delay-based) bound_flasher...
          Done restructuring (delay-based) bound_flasher
        Optimizing component bound_flasher...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 32 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
     Pin             Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock clk)         launch                                  0 R 
LED_reg[2]/CK                                 0             0 R 
LED_reg[2]/Q        DFFRHQX4        6 30.4  139  +317     317 R 
g4211/A                                            +0     317   
g4211/Y             INVX6           3 16.8   75   +81     398 F 
g4175/B1                                           +0     398   
g4175/Y             AOI22X4         1  8.6  116   +80     478 R 
g4164/A                                            +0     478   
g4164/Y             NAND2X6         1  8.5   86   +89     568 F 
g4149/A                                            +0     568   
g4149/Y             NOR2X6          1  9.9   84   +75     642 R 
g4146/A                                            +0     643   
g4146/Y             NAND2X8         1  8.5   70   +72     715 F 
g4139/A                                            +0     715   
g4139/Y             NOR2X6          2 10.9   83   +72     787 R 
g4135/B                                            +0     788   
g4135/Y             CLKAND2X6       2 11.7   49   +99     887 R 
g4131/B                                            +0     887   
g4131/Y             NOR2X6          1 18.1   73   +53     940 F 
g4127/A                                            +0     940   
g4127/Y             CLKINVX20      15 75.1   70   +61    1001 R 
g4115/B1                                           +0    1001   
g4115/Y             AOI22X4         1  5.4  117   +68    1070 F 
g4093/B0                                           +0    1070   
g4093/Y             OAI21X2         1  4.6  109   +68    1138 R 
LED_reg[14]/D  <<<  DFFRHQX8                       +0    1138   
LED_reg[14]/CK      setup                     0  +136    1274 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                              1200 R 
----------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -74ps (TIMING VIOLATION)
Start-point  : LED_reg[2]/CK
End-point    : LED_reg[14]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  937      -74 
            Worst cost_group: clk, WNS: -74.2
            Path: LED_reg[2]/CK --> LED_reg[14]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                15      -74      -7%     1200 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   -74 ps
Target path end-point (Pin: LED_reg[14]/D (DFFRHQX8/D))

     Pin             Type      Fanout Load Arrival   
                                      (fF)   (ps)    
-----------------------------------------------------
(clock clk)    <<<  launch                       0 R 
LED_reg[2]/CK                                        
LED_reg[2]/Q        DFFRHQX4        6 30.4           
g4211/A                                              
g4211/Y             INVX6           3 16.8           
g4175/B1                                             
g4175/Y             AOI22X4         1  8.6           
g4164/A                                              
g4164/Y             NAND2X6         1  8.5           
g4149/A                                              
g4149/Y             NOR2X6          1  9.9           
g4146/A                                              
g4146/Y             NAND2X8         1  8.5           
g4139/A                                              
g4139/Y             NOR2X6          2 10.9           
g4135/B                                              
g4135/Y             CLKAND2X6       2 11.7           
g4131/B                                              
g4131/Y             NOR2X6          1 18.1           
g4127/A                                              
g4127/Y             CLKINVX20      15 75.1           
g4115/B1                                             
g4115/Y             AOI22X4         1  5.4           
g4093/B0                                             
g4093/Y             OAI21X2         1  4.6           
LED_reg[14]/D  <<<  DFFRHQX8                         
LED_reg[14]/CK      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)         capture                   1200 R 
-----------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : LED_reg[2]/CK
End-point    : LED_reg[14]/D

The global mapper estimates a slack for this path of -74ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
     Pin             Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock clk)         launch                                  0 R 
LED_reg[10]/CK                                0             0 R 
LED_reg[10]/Q       DFFRHQX4        5 25.2  122  +302     302 F 
g4219/A                                            +0     303   
g4219/Y             INVX6           3 15.4   64   +68     370 R 
g4185/B                                            +0     370   
g4185/Y             NOR2X4          1  7.1   54   +48     419 F 
g4173/A                                            +0     419   
g4173/Y             NOR2X4          1  7.0   81   +67     486 R 
g4163/B                                            +0     486   
g4163/Y             NAND2X4         1  7.1   89   +76     562 F 
g4152/A                                            +0     562   
g4152/Y             NOR2X4          1 10.0  104   +89     651 R 
g4146/B                                            +0     651   
g4146/Y             NAND2X8         1  8.5   74   +73     724 F 
g4139/A                                            +0     724   
g4139/Y             NOR2X6          2 10.9   87   +74     798 R 
g4135/B                                            +0     798   
g4135/Y             CLKAND2X6       2 11.7   49  +100     898 R 
g4131/B                                            +0     898   
g4131/Y             NOR2X6          1 15.0   65   +49     947 F 
g4127/A                                            +0     947   
g4127/Y             CLKINVX16      15 75.1   82   +64    1012 R 
g4115/B1                                           +0    1012   
g4115/Y             AOI22X4         1  5.4  117   +72    1084 F 
g4093/B0                                           +0    1084   
g4093/Y             OAI21X2         1  4.6  109   +68    1153 R 
LED_reg[14]/D  <<<  DFFRHQX8                       +0    1153   
LED_reg[14]/CK      setup                     0  +136    1288 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                              1200 R 
----------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -88ps (TIMING VIOLATION)
Start-point  : LED_reg[10]/CK
End-point    : LED_reg[14]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                Message Text                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| LBR-76     |Warning |   16 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as  |
|            |        |      | unusable.                                                                                                                                                                    |
|            |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have                |
|            |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                                                                                                         |
| LBR-155    |Info    |  248 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                      |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                                               |
| LBR-170    |Info    |   32 |Ignoring specified timing sense.                                                                                                                                              |
|            |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                            |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                  |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                                         |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.             |
| SYNTH-2    |Info    |    1 |Done synthesizing.                                                                                                                                                            |
| SYNTH-4    |Info    |    1 |Mapping.                                                                                                                                                                      |
| TIM-11     |Warning |    1 |Timing problems have been detected in this design.                                                                                                                            |
|            |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 868      -88 
            Worst cost_group: clk, WNS: -88.4
            Path: LED_reg[10]/CK --> LED_reg[14]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               -74      -88      -1%     1200 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    20        100.0
Excluded from State Retention      20        100.0
    - Will not convert             20        100.0
      - Preserved                   0          0.0
      - Power intent excluded      20        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 2.865350999999997
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  53.0( 44.4) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:01(00:00:01) |  12.2( 11.1) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:19) |  00:00:02(00:00:04) |  34.8( 44.4) |   19:22:40 (Aug08) |  337.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/bound_flasher/fv_map.fv.json' for netlist 'fv/bound_flasher/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/bound_flasher/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  47.3( 40.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:01(00:00:01) |  10.8( 10.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:19) |  00:00:02(00:00:04) |  31.1( 40.0) |   19:22:40 (Aug08) |  337.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:01(00:00:01) |  10.8( 10.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0015329999999984523
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  47.3( 40.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:01(00:00:01) |  10.8( 10.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:19) |  00:00:02(00:00:04) |  31.1( 40.0) |   19:22:40 (Aug08) |  337.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:01(00:00:01) |  10.8( 10.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:bound_flasher ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  47.3( 40.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:01(00:00:01) |  10.8( 10.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:19) |  00:00:02(00:00:04) |  31.1( 40.0) |   19:22:40 (Aug08) |  337.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:01(00:00:01) |  10.8( 10.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRXL/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATSRX4/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'TLATNSRX2/QN' is ignored.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX16' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX12' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX2' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX20' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX6' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX4' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX3' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'TLATNCAX8' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_SE_Ha3' between pins 'CK' and 'SE' in libcell 'TLATNTSCAX3' is a sequential timing arc.
-------------------------------------------------------------------------------
 hi_fo_buf                   868      -88     -1508         0        0        2
            Worst cost_group: clk, WNS: -88.4
            Path: LED_reg[10]/CK --> LED_reg[14]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  868      -88     -1508         0        0        2
            Worst cost_group: clk, WNS: -88.4
            Path: LED_reg[10]/CK --> LED_reg[14]/D
 incr_delay                 1012      -36      -569         0        0        2
            Worst cost_group: clk, WNS: -36.0
            Path: FLICK --> LED_reg[5]/D
 incr_delay                 1043      -20      -288         0        0        2
            Worst cost_group: clk, WNS: -20.1
            Path: FLICK --> LED_reg[5]/D
 incr_delay                 1047      -17      -250         0        0        2
            Worst cost_group: clk, WNS: -17.7
            Path: min_max_key_reg[1]/CK --> LED_reg[5]/D
 incr_delay                 1049      -17      -241         0        0        2
            Worst cost_group: clk, WNS: -17.7
            Path: min_max_key_reg[1]/CK --> LED_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       152  (       54 /       55 )  0.16
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        60  (        0 /        0 )  0.00
    plc_st_fence        60  (        0 /        0 )  0.00
        plc_star        60  (        0 /        0 )  0.00
      plc_laf_st        60  (        0 /        0 )  0.00
 plc_laf_st_fence        60  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        72  (       12 /       12 )  0.13
   plc_laf_lo_st        52  (        0 /        0 )  0.00
       plc_lo_st        52  (        0 /        0 )  0.00
        mb_split        52  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   1049      -17      -241         0        0        2
            Worst cost_group: clk, WNS: -17.7
            Path: min_max_key_reg[1]/CK --> LED_reg[6]/D
 incr_tns                   1053      -17      -208         0        0        2
            Worst cost_group: clk, WNS: -17.5
            Path: min_max_key_reg[1]/CK --> LED_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        49  (        3 /        4 )  0.02
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.00
       crit_dnsz        68  (        2 /        2 )  0.10
             dup        44  (        0 /        0 )  0.01
        setup_dn        44  (        3 /        6 )  0.07
        mb_split        41  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9924289999999978
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  42.7( 36.4) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:01(00:00:01) |   9.8(  9.1) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:19) |  00:00:02(00:00:04) |  28.0( 36.4) |   19:22:40 (Aug08) |  337.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:01(00:00:01) |   9.8(  9.1) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:21) |  00:00:00(00:00:01) |   9.7(  9.1) |   19:22:42 (Aug08) |  337.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:31 (Aug08) |  186.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  42.7( 36.4) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:35 (Aug08) |  333.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:01(00:00:01) |   9.8(  9.1) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:36 (Aug08) |  333.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:19) |  00:00:02(00:00:04) |  28.0( 36.4) |   19:22:40 (Aug08) |  337.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:01(00:00:01) |   9.8(  9.1) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:41 (Aug08) |  337.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:21) |  00:00:00(00:00:01) |   9.7(  9.1) |   19:22:42 (Aug08) |  337.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:42 (Aug08) |  337.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       196       655       333
##>M:Pre Cleanup                        0         -         -       196       655       333
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       160       681       337
##>M:Const Prop                         0       -88      1508       160       681       337
##>M:Cleanup                            1       -17       208       200       836       337
##>M:MBCI                               0         -         -       200       836       337
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'bound_flasher'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(run.tcl) 113: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(run.tcl) 114: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:21 (Aug08) |  108.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) |  37.0( 47.6) |   19:22:31 (Aug08) |  186.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  26.9( 19.0) |   19:22:35 (Aug08) |  333.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:21) |  00:00:05(00:00:07) |  36.1( 33.3) |   19:22:42 (Aug08) |  337.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 115: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -161             -18
  R2R (ps):                      -161             -18
  I2R (ps):                       -20             -15
  R2O (ps):                       169             134
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                       2,539             208
  R2R (ps):                     2,539             208
  I2R (ps):                       308             133
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                     16              15
Cell Area:                        667             837
Total Cell Area:                  667             837
Leaf Instances:                   196             200
Total Instances:                  196             200
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:10
Real Runtime (h:m:s):        00:00:14        00:00:07
CPU  Elapsed (h:m:s):        00:00:17        00:00:27
Real Elapsed (h:m:s):        00:00:15        00:00:22
Memory (MB):                  1072.04         1113.34
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:21
Total Memory (MB):     1121.34
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'bound_flasher'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Finished exporting design database to file 'reports_Aug08-19:22:29/map_bound_flasher.db' for 'bound_flasher' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bound_flasher
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(run.tcl) 116: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -161             -18
  R2R (ps):                      -161             -18
  I2R (ps):                       -20             -15
  R2O (ps):                       169             134
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                       2,539             208
  R2R (ps):                     2,539             208
  I2R (ps):                       308             133
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                     16              15
Cell Area:                        667             837
Total Cell Area:                  667             837
Leaf Instances:                   196             200
Total Instances:                  196             200
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:10
Real Runtime (h:m:s):        00:00:14        00:00:07
CPU  Elapsed (h:m:s):        00:00:17        00:00:27
Real Elapsed (h:m:s):        00:00:15        00:00:22
Memory (MB):                  1072.04         1113.34
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:21
Total Memory (MB):     1121.34
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 117: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(run.tcl) 121: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Aug08-19:22:29/rtl2intermediate.lec.do'.
@file(run.tcl) 133: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(run.tcl) 134: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000412  
M2              V         1.00        0.000416  
M3              H         1.00        0.000416  
M4              V         1.00        0.000416  
M5              H         1.00        0.000416  
M6              V         1.00        0.000416  
M7              H         1.00        0.000416  
M8              V         1.00        0.000416  
M9              H         1.00        0.000416  
M10             V         1.00        0.000444  
M11             H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         3.000000  
M2              V         1.00         2.125000  
M3              H         1.00         2.125000  
M4              V         1.00         2.125000  
M5              H         1.00         2.125000  
M6              V         1.00         2.125000  
M7              H         1.00         2.125000  
M8              V         1.00         2.125000  
M9              H         1.00         0.250000  
M10             V         1.00         0.090909  
M11             H         1.00         0.090909  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.060000  
M2              V         1.00         0.080000  
M3              H         1.00         0.080000  
M4              V         1.00         0.080000  
M5              H         1.00         0.080000  
M6              V         1.00         0.080000  
M7              H         1.00         0.080000  
M8              V         1.00         0.080000  
M9              H         1.00         0.080000  
M10             V         1.00         0.220000  
M11             H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'bound_flasher' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  1053      -17      -208         0        0        2
            Worst cost_group: clk, WNS: -17.5
            Path: min_max_key_reg[1]/CK --> LED_reg[6]/D
-------------------------------------------------------------------------------
 const_prop                 1053      -17      -208         0        0        2
            Worst cost_group: clk, WNS: -17.5
            Path: min_max_key_reg[1]/CK --> LED_reg[6]/D
-------------------------------------------------------------------------------
 hi_fo_buf                  1053      -17      -208         0        0        2
            Worst cost_group: clk, WNS: -17.5
            Path: min_max_key_reg[1]/CK --> LED_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1053      -17      -208         0        0        2
            Worst cost_group: clk, WNS: -17.5
            Path: min_max_key_reg[1]/CK --> LED_reg[6]/D
 incr_delay                 1063      -15      -138         0        0        2
            Worst cost_group: clk, WNS: -15.1
            Path: min_max_key_reg[1]/CK --> LED_reg[1]/D
 incr_delay                 1076       -6       -89         0        0        2
            Worst cost_group: clk, WNS: -6.1
            Path: min_max_key_reg[1]/CK --> LED_reg[11]/D
 incr_delay                 1080       -5       -74         0        0        2
            Worst cost_group: clk, WNS: -5.2
            Path: LED_reg[3]/CK --> LED_reg[6]/D
 incr_delay                 1081       -4       -64         0        0        2
            Worst cost_group: clk, WNS: -4.5
            Path: min_max_key_reg[1]/CK --> LED_reg[6]/D
 incr_delay                 1080       -4       -64         0        0        2
            Worst cost_group: clk, WNS: -4.4
            Path: min_max_key_reg[1]/CK --> LED_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       116  (       21 /       29 )  0.23
       crit_upsz        89  (        2 /        4 )  0.04
       crit_slew        86  (        1 /        1 )  0.04
        setup_dn        85  (        1 /        3 )  0.07
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        83  (        0 /        0 )  0.00
    plc_st_fence        83  (        0 /        0 )  0.00
        plc_star        83  (        0 /        0 )  0.00
      plc_laf_st        83  (        0 /        0 )  0.00
 plc_laf_st_fence        83  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        83  (        0 /        0 )  0.00
       plc_lo_st        83  (        0 /        0 )  0.00
            fopt        83  (        0 /        0 )  0.00
       crit_swap        87  (        1 /        1 )  0.03
       mux2_swap        84  (        0 /        0 )  0.00
       crit_dnsz       210  (        0 /        0 )  0.23
       load_swap        84  (        0 /        0 )  0.03
            fopt        84  (        0 /        0 )  0.06
        setup_dn        84  (        0 /        2 )  0.04
       load_isol        84  (        0 /        0 )  0.33
       load_isol        84  (        0 /        0 )  0.10
        move_for        84  (        0 /        0 )  0.03
        move_for        84  (        0 /        0 )  0.02
          rem_bi        84  (        0 /        0 )  0.00
         offload        84  (        0 /        0 )  0.00
          rem_bi        84  (        0 /        6 )  0.05
         offload        84  (        0 /        0 )  0.04
           phase        84  (        0 /        0 )  0.00
        in_phase        84  (        0 /        0 )  0.00
       merge_bit        84  (        0 /        0 )  0.00
     merge_idrvr        84  (        0 /        0 )  0.00
     merge_iload        84  (        0 /        0 )  0.00
    merge_idload        84  (        0 /        0 )  0.00
      merge_drvr        84  (        0 /        0 )  0.00
      merge_load        84  (        0 /        0 )  0.00
          decomp        84  (        0 /        0 )  0.20
        p_decomp        84  (        0 /        0 )  0.11
        levelize        84  (        0 /        0 )  0.00
        mb_split        84  (        0 /        0 )  0.00
             dup        84  (        0 /        0 )  0.08
      mux_retime        84  (        0 /        0 )  0.00
         buf2inv        84  (        0 /        0 )  0.00
             exp        20  (        3 /        7 )  0.02
       gate_deco        36  (        0 /        0 )  0.51
       gcomp_tim       119  (        0 /        0 )  0.34
  inv_pair_2_buf        95  (        0 /        0 )  0.00

 incr_delay                 1080       -4       -64         0        0        2
            Worst cost_group: clk, WNS: -4.4
            Path: min_max_key_reg[1]/CK --> LED_reg[0]/D
 incr_delay                 1082       -1       -26         0        0        2
            Worst cost_group: clk, WNS: -1.9
            Path: min_max_key_reg[1]/CK --> LED_reg[0]/D
 incr_delay                 1072       -1       -16         0        0        2
            Worst cost_group: clk, WNS: -1.2
            Path: LED_reg[6]/CK --> LED_reg[0]/D
 incr_delay                 1073        0        -7         0        0        2
            Worst cost_group: clk, WNS: 0.6
            Path: LED_reg[2]/CK --> LED_reg[0]/D
 incr_delay                 1073        0        -7         0        0        2
            Worst cost_group: clk, WNS: 0.6
            Path: LED_reg[2]/CK --> LED_reg[0]/D
 incr_delay                 1074        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        10  (        1 /        9 )  1.00
        crr_glob        20  (        1 /        1 )  0.02
         crr_200         9  (        1 /        8 )  0.25
        crr_glob        22  (        1 /        1 )  0.02
         crr_300         6  (        0 /        5 )  0.14
        crr_glob        11  (        0 /        0 )  0.01
         crr_400         5  (        0 /        4 )  0.14
        crr_glob        11  (        0 /        0 )  0.01
         crr_111        10  (        0 /        9 )  0.49
        crr_glob        11  (        0 /        0 )  0.02
         crr_210         9  (        1 /        7 )  0.26
        crr_glob        18  (        1 /        1 )  0.01
         crr_110        16  (        3 /       12 )  0.28
        crr_glob        22  (        1 /        3 )  0.02
         crr_101        12  (        1 /       11 )  0.22
        crr_glob        13  (        1 /        1 )  0.01
         crr_201         7  (        0 /        6 )  0.24
        crr_glob        11  (        0 /        0 )  0.01
         crr_211         7  (        0 /        6 )  0.52
        crr_glob        11  (        0 /        0 )  0.02
        crit_msz         8  (        5 /        5 )  0.03
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1074        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         2  (        0 /        0 )  0.00
        plc_star         2  (        0 /        0 )  0.00
      drc_buf_sp         4  (        0 /        2 )  0.01
        drc_bufs         4  (        0 /        2 )  0.01
        drc_fopt         2  (        0 /        0 )  0.01
        drc_bufb         2  (        0 /        0 )  0.00
             dup         2  (        0 /        0 )  0.01
       crit_dnsz        32  (        0 /        1 )  0.04
       crit_upsz         2  (        0 /        0 )  0.00

 init_tns                   1074        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1074        0         0         0        0        2
 rem_buf                    1037        0         0         0        0        2
 rem_inv                    1019        0         0         0        0        2
 merge_bi                   1012        0         0         0        0        2
 rem_inv_qb                 1010        0         0         0        0        2
 io_phase                   1006        0         0         0        0        2
 glob_area                   994        0         0         0        0        2
 area_down                   970        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        20  (       11 /       16 )  0.04
         rem_inv        14  (       10 /       10 )  0.03
        merge_bi         5  (        3 /        3 )  0.02
      rem_inv_qb        17  (        1 /        1 )  0.05
    seq_res_area         5  (        0 /        0 )  0.32
        io_phase        15  (        2 /        2 )  0.03
       gate_comp        56  (        0 /        0 )  0.15
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        16  (        6 /       16 )  0.06
       area_down        45  (       20 /       20 )  0.22
      size_n_buf         2  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         9  (        0 /        0 )  0.01
         rem_inv         2  (        0 /        0 )  0.00
        merge_bi         2  (        0 /        0 )  0.00
      rem_inv_qb        17  (        0 /        0 )  0.03

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  970        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    970        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         2  (        0 /        0 )  0.00
        plc_star         2  (        0 /        0 )  0.00
        drc_bufs         4  (        0 /        2 )  0.02
        drc_fopt         2  (        0 /        0 )  0.01
        drc_bufb         2  (        0 /        0 )  0.00
             dup         2  (        0 /        0 )  0.01
       crit_dnsz        32  (        0 /        0 )  0.04
       crit_upsz         2  (        0 /        0 )  0.01

 init_tns                    970        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   970        0         0         0        0        2
 io_phase                    970        0         0         0        0        2
 area_down                   968        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         9  (        0 /        0 )  0.02
         rem_inv         2  (        0 /        0 )  0.01
        merge_bi         2  (        0 /        0 )  0.01
      rem_inv_qb        17  (        0 /        0 )  0.04
        io_phase        13  (        1 /        1 )  0.03
       gate_comp        53  (        0 /        0 )  0.15
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        13  (        0 /       13 )  0.07
       area_down        42  (        2 /        2 )  0.20
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  968        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    968        0         0         0        0        2

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         2  (        0 /        0 )  0.00
        plc_star         2  (        0 /        0 )  0.00
        drc_bufs         4  (        0 /        2 )  0.03
        drc_fopt         2  (        0 /        0 )  0.02
        drc_bufb         2  (        0 /        0 )  0.00
             dup         2  (        0 /        0 )  0.02
       crit_dnsz        32  (        0 /        0 )  0.05
       crit_upsz         2  (        0 /        0 )  0.01

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                Message Text                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                                                                                                                                                 |
| CFM-5      |Info    |    1 |Wrote formal verification information.                                                                                                                                        |
| CFM-212    |Info    |    2 |Forcing flat compare.                                                                                                                                                         |
| LBR-76     |Warning |   16 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as  |
|            |        |      | unusable.                                                                                                                                                                    |
|            |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have                |
|            |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                                                                                                         |
| LBR-155    |Info    |  248 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                      |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                                               |
| LBR-170    |Info    |   32 |Ignoring specified timing sense.                                                                                                                                              |
|            |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                            |
| PA-7       |Info    |    4 |Resetting power analysis results.                                                                                                                                             |
|            |        |      |All computed switching activities are removed.                                                                                                                                |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                                         |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.             |
| SYNTH-5    |Info    |    1 |Done mapping.                                                                                                                                                                 |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                                                                                                                                                     |
| TIM-11     |Warning |    1 |Timing problems have been detected in this design.                                                                                                                            |
|            |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'bound_flasher'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(run.tcl) 135: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -161             -18               0
  R2R (ps):                      -161             -18               0
  I2R (ps):                       -20             -15               1
  R2O (ps):                       169             134             168
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                       2,539             208               0
  R2R (ps):                     2,539             208               0
  I2R (ps):                       308             133               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     16              15               0
Cell Area:                        667             837             772
Total Cell Area:                  667             837             772
Leaf Instances:                   196             200             172
Total Instances:                  196             200             172
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:10        00:00:09
Real Runtime (h:m:s):        00:00:14        00:00:07        00:00:09
CPU  Elapsed (h:m:s):        00:00:17        00:00:27        00:00:36
Real Elapsed (h:m:s):        00:00:15        00:00:22        00:00:31
Memory (MB):                  1072.04         1113.34         1073.32
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:30
Total Memory (MB):     1073.32
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'bound_flasher'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Finished exporting design database to file 'reports_Aug08-19:22:29/syn_opt_bound_flasher.db' for 'bound_flasher' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bound_flasher
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(run.tcl) 136: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -161             -18               0
  R2R (ps):                      -161             -18               0
  I2R (ps):                       -20             -15               1
  R2O (ps):                       169             134             168
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                       2,539             208               0
  R2R (ps):                     2,539             208               0
  I2R (ps):                       308             133               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     16              15               0
Cell Area:                        667             837             772
Total Cell Area:                  667             837             772
Leaf Instances:                   196             200             172
Total Instances:                  196             200             172
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:10        00:00:09
Real Runtime (h:m:s):        00:00:14        00:00:07        00:00:09
CPU  Elapsed (h:m:s):        00:00:17        00:00:27        00:00:36
Real Elapsed (h:m:s):        00:00:15        00:00:22        00:00:31
Memory (MB):                  1072.04         1113.34         1073.32
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:30
Total Memory (MB):     1073.32
Executable Version:    19.13-s073_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 138: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(run.tcl) 139: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:21 (Aug08) |  108.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) |  23.9( 33.3) |   19:22:31 (Aug08) |  186.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  17.4( 13.3) |   19:22:35 (Aug08) |  333.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:21) |  00:00:05(00:00:07) |  23.3( 23.3) |   19:22:42 (Aug08) |  337.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:30) |  00:00:08(00:00:09) |  35.5( 30.0) |   19:22:51 (Aug08) |  320.6 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 144: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -161             -18               0               0
  R2R (ps):                      -161             -18               0               0
  I2R (ps):                       -20             -15               1               1
  R2O (ps):                       169             134             168             168
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                       2,539             208               0               0
  R2R (ps):                     2,539             208               0               0
  I2R (ps):                       308             133               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     16              15               0               0
Cell Area:                        667             837             772             772
Total Cell Area:                  667             837             772             772
Leaf Instances:                   196             200             172             172
Total Instances:                  196             200             172             172
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:10        00:00:09        00:00:00
Real Runtime (h:m:s):        00:00:14        00:00:07        00:00:09        00:00:00
CPU  Elapsed (h:m:s):        00:00:17        00:00:27        00:00:36        00:00:36
Real Elapsed (h:m:s):        00:00:15        00:00:22        00:00:31        00:00:31
Memory (MB):                  1072.04         1113.34         1073.32         1073.32
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:30
Total Memory (MB):     1073.32
Executable Version:    19.13-s073_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'bound_flasher'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Finished exporting design database to file 'reports_Aug08-19:22:29/final_bound_flasher.db' for 'bound_flasher' (command execution time mm:ss cpu = 00:00, real = 00:01).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bound_flasher
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(run.tcl) 145: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vlsi_group2/1752170/work/synthesis_env/Genus_BoundFlasher/LAB1
QoS Summary for bound_flasher
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -161             -18               0               0
  R2R (ps):                      -161             -18               0               0
  I2R (ps):                       -20             -15               1               1
  R2O (ps):                       169             134             168             168
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                       2,539             208               0               0
  R2R (ps):                     2,539             208               0               0
  I2R (ps):                       308             133               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     16              15               0               0
Cell Area:                        667             837             772             772
Total Cell Area:                  667             837             772             772
Leaf Instances:                   196             200             172             172
Total Instances:                  196             200             172             172
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:10        00:00:09        00:00:00
Real Runtime (h:m:s):        00:00:14        00:00:07        00:00:09        00:00:00
CPU  Elapsed (h:m:s):        00:00:17        00:00:27        00:00:36        00:00:36
Real Elapsed (h:m:s):        00:00:15        00:00:22        00:00:31        00:00:31
Memory (MB):                  1072.04         1113.34         1073.32         1073.32
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:31
Total Memory (MB):     1073.32
Executable Version:    19.13-s073_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 146: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(run.tcl) 148: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 156: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/bound_flasher/bound_flasher_mv.fv.json' for netlist 'outputs_Aug08-19:22:29/bound_flasher_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Aug08-19:22:29/intermediate2final.lec.do'.
@file(run.tcl) 160: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(run.tcl) 161: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:22:21 (Aug08) |  108.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:06(00:00:10) |  23.9( 32.3) |   19:22:31 (Aug08) |  186.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:14) |  00:00:04(00:00:04) |  17.4( 12.9) |   19:22:35 (Aug08) |  333.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:21) |  00:00:05(00:00:07) |  23.3( 22.6) |   19:22:42 (Aug08) |  337.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:30) |  00:00:08(00:00:09) |  35.5( 29.0) |   19:22:51 (Aug08) |  320.6 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:31) |  00:00:00(00:00:01) |   0.0(  3.2) |   19:22:52 (Aug08) |  320.6 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 162: puts "============================"
============================
@file(run.tcl) 163: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(run.tcl) 164: puts "============================"
============================
@file(run.tcl) 166: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source run.tcl
error copying "genus.log" to "logs_Aug08-19:22:29/.": no such file or directory
Encountered problems processing file: run.tcl
@genus:root: 2> q
Normal exit.
