Analysis & Synthesis report for RXTX
Mon Dec 04 10:35:58 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |rxtx|HC-SR04:inst1|dis_meter_sm:inst1|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 04 10:35:58 2023       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; RXTX                                        ;
; Top-level Entity Name              ; rxtx                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 322                                         ;
;     Total combinational functions  ; 304                                         ;
;     Dedicated logic registers      ; 163                                         ;
; Total registers                    ; 163                                         ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; rxtx               ; RXTX               ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; tx.vhd                           ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/tx.vhd                       ;         ;
; my_rx.vhd                        ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/my_rx.vhd                    ;         ;
; half8.vhd                        ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/half8.vhd                    ;         ;
; clkdiv.vhd                       ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/clkdiv.vhd                   ;         ;
; boud.vhd                         ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/boud.vhd                     ;         ;
; rxtx.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/LIHI/git/Digital musical instrument/rxtx.bdf                     ;         ;
; bin2hex.vhd                      ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/bin2hex.vhd                  ;         ;
; dis_meter_sm.vhd                 ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/dis_meter_sm.vhd             ;         ;
; clk_div_58msec.vhd               ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/clk_div_58msec.vhd           ;         ;
; padding.vhd                      ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/padding.vhd                  ;         ;
; output_files/mux_dis_tav.vhd     ; yes             ; User VHDL File                           ; C:/LIHI/git/Digital musical instrument/output_files/mux_dis_tav.vhd ;         ;
; hc-sr04.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/LIHI/git/Digital musical instrument/hc-sr04.bdf                  ;         ;
; trigger.vhd                      ; yes             ; Auto-Found VHDL File                     ; C:/LIHI/git/Digital musical instrument/trigger.vhd                  ;         ;
; keyboard.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/LIHI/git/Digital musical instrument/keyboard.bdf                 ;         ;
; sound_div.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/LIHI/git/Digital musical instrument/sound_div.vhd                ;         ;
; p_encoder.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/LIHI/git/Digital musical instrument/p_encoder.vhd                ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 322       ;
;                                             ;           ;
; Total combinational functions               ; 304       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 141       ;
;     -- 3 input functions                    ; 23        ;
;     -- <=2 input functions                  ; 140       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 185       ;
;     -- arithmetic mode                      ; 119       ;
;                                             ;           ;
; Total registers                             ; 163       ;
;     -- Dedicated logic registers            ; 163       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 65        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 108       ;
; Total fan-out                               ; 1518      ;
; Average fan-out                             ; 2.54      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+-----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------+----------------+--------------+
; Compilation Hierarchy Node  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                     ; Entity Name    ; Library Name ;
+-----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------+----------------+--------------+
; |rxtx                       ; 304 (0)             ; 163 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 65   ; 0            ; 0          ; |rxtx                                   ; rxtx           ; work         ;
;    |HC-SR04:inst1|          ; 81 (0)              ; 63 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|HC-SR04:inst1                     ; HC-SR04        ; work         ;
;       |clk_div_58msec:inst| ; 29 (29)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|HC-SR04:inst1|clk_div_58msec:inst ; clk_div_58msec ; work         ;
;       |dis_meter_sm:inst1|  ; 18 (18)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|HC-SR04:inst1|dis_meter_sm:inst1  ; dis_meter_sm   ; work         ;
;       |trigger:inst2|       ; 34 (34)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|HC-SR04:inst1|trigger:inst2       ; trigger        ; work         ;
;    |TX:inst6|               ; 27 (27)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|TX:inst6                          ; TX             ; work         ;
;    |bin2hex:inst10|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|bin2hex:inst10                    ; bin2hex        ; work         ;
;    |bin2hex:inst13|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|bin2hex:inst13                    ; bin2hex        ; work         ;
;    |bin2hex:inst4|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|bin2hex:inst4                     ; bin2hex        ; work         ;
;    |bin2hex:inst5|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|bin2hex:inst5                     ; bin2hex        ; work         ;
;    |bin2hex:inst8|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|bin2hex:inst8                     ; bin2hex        ; work         ;
;    |boud:inst|              ; 11 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|boud:inst                         ; boud           ; work         ;
;    |clkdiv:inst9|           ; 34 (34)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|clkdiv:inst9                      ; clkdiv         ; work         ;
;    |keyboard:inst17|        ; 78 (0)              ; 27 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|keyboard:inst17                   ; keyboard       ; work         ;
;       |P_ENCODER:inst|      ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|keyboard:inst17|P_ENCODER:inst    ; P_ENCODER      ; work         ;
;       |SOUND_DIV:inst2|     ; 73 (73)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|keyboard:inst17|SOUND_DIV:inst2   ; SOUND_DIV      ; work         ;
;    |my_rX:inst2|            ; 37 (37)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rxtx|my_rX:inst2                       ; my_rX          ; work         ;
+-----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |rxtx|HC-SR04:inst1|dis_meter_sm:inst1|state ;
+-----------------+------------+-------------+-----------------+
; Name            ; state.noel ; state.sofer ; state.wait4echo ;
+-----------------+------------+-------------+-----------------+
; state.wait4echo ; 0          ; 0           ; 0               ;
; state.sofer     ; 0          ; 1           ; 1               ;
; state.noel      ; 1          ; 0           ; 1               ;
+-----------------+------------+-------------+-----------------+


+-----------------------------------------------------------------------+
; Registers Removed During Synthesis                                    ;
+--------------------------------------------------+--------------------+
; Register name                                    ; Reason for Removal ;
+--------------------------------------------------+--------------------+
; HC-SR04:inst1|dis_meter_sm:inst1|state.wait4echo ; Lost fanout        ;
; Total Number of Removed Registers = 1            ;                    ;
+--------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 163   ;
; Number of registers using Synchronous Clear  ; 119   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; TX:inst6|tx_ser_out                    ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ff         ; 163                         ;
;     CLR               ; 11                          ;
;     ENA               ; 16                          ;
;     ENA CLR SCLR      ; 16                          ;
;     SCLR              ; 103                         ;
;     plain             ; 17                          ;
; cycloneiii_lcell_comb ; 315                         ;
;     arith             ; 119                         ;
;         2 data inputs ; 118                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 196                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 141                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 04 10:35:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RXTX -c RXTX
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tx.vhd
    Info (12022): Found design unit 1: TX-behave File: C:/LIHI/git/Digital musical instrument/tx.vhd Line: 10
    Info (12023): Found entity 1: TX File: C:/LIHI/git/Digital musical instrument/tx.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rx.vhd
    Info (12022): Found design unit 1: ayelet_rX-behave File: C:/LIHI/git/Digital musical instrument/rx.vhd Line: 12
    Info (12023): Found entity 1: ayelet_rX File: C:/LIHI/git/Digital musical instrument/rx.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file my_rx.vhd
    Info (12022): Found design unit 1: my_rX-behave File: C:/LIHI/git/Digital musical instrument/my_rx.vhd Line: 12
    Info (12023): Found entity 1: my_rX File: C:/LIHI/git/Digital musical instrument/my_rx.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lpf.vhd
    Info (12022): Found design unit 1: lpf-behave File: C:/LIHI/git/Digital musical instrument/lpf.vhd Line: 7
    Info (12023): Found entity 1: lpf File: C:/LIHI/git/Digital musical instrument/lpf.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file half8.vhd
    Info (12022): Found design unit 1: half8-behave File: C:/LIHI/git/Digital musical instrument/half8.vhd Line: 10
    Info (12023): Found entity 1: half8 File: C:/LIHI/git/Digital musical instrument/half8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file disp_mux.vhd
    Info (12022): Found design unit 1: disp_mux-behave File: C:/LIHI/git/Digital musical instrument/disp_mux.vhd Line: 8
    Info (12023): Found entity 1: disp_mux File: C:/LIHI/git/Digital musical instrument/disp_mux.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info (12022): Found design unit 1: clkdiv-b File: C:/LIHI/git/Digital musical instrument/clkdiv.vhd Line: 7
    Info (12023): Found entity 1: clkdiv File: C:/LIHI/git/Digital musical instrument/clkdiv.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file boud.vhd
    Info (12022): Found design unit 1: boud-behave File: C:/LIHI/git/Digital musical instrument/boud.vhd Line: 10
    Info (12023): Found entity 1: boud File: C:/LIHI/git/Digital musical instrument/boud.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bin2dex.vhd
    Info (12022): Found design unit 1: bin2dex-behave File: C:/LIHI/git/Digital musical instrument/bin2dex.vhd Line: 8
    Info (12023): Found entity 1: bin2dex File: C:/LIHI/git/Digital musical instrument/bin2dex.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file bin_hex_display.vhd
    Info (12022): Found design unit 1: bin_hex_display-behave File: C:/LIHI/git/Digital musical instrument/bin_hex_display.vhd Line: 8
    Info (12023): Found entity 1: bin_hex_display File: C:/LIHI/git/Digital musical instrument/bin_hex_display.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rxtx.bdf
    Info (12023): Found entity 1: rxtx
Info (12021): Found 2 design units, including 1 entities, in source file bin2hex.vhd
    Info (12022): Found design unit 1: bin2hex-behave File: C:/LIHI/git/Digital musical instrument/bin2hex.vhd Line: 8
    Info (12023): Found entity 1: bin2hex File: C:/LIHI/git/Digital musical instrument/bin2hex.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file counter_x.vhd
    Info (12022): Found design unit 1: counter_x-behave File: C:/LIHI/git/Digital musical instrument/counter_x.vhd Line: 8
    Info (12023): Found entity 1: counter_x File: C:/LIHI/git/Digital musical instrument/counter_x.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file data_controller.vhd
    Info (12022): Found design unit 1: data_controller-behave File: C:/LIHI/git/Digital musical instrument/data_controller.vhd Line: 14
    Info (12023): Found entity 1: data_controller File: C:/LIHI/git/Digital musical instrument/data_controller.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file pwm_motor.vhd
    Info (12022): Found design unit 1: pwm_motor-b File: C:/LIHI/git/Digital musical instrument/pwm_motor.vhd Line: 8
    Info (12023): Found entity 1: pwm_motor File: C:/LIHI/git/Digital musical instrument/pwm_motor.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file pwm_motors.vhd
    Info (12022): Found design unit 1: pwm_motors-behave File: C:/LIHI/git/Digital musical instrument/pwm_motors.vhd Line: 9
    Info (12023): Found entity 1: pwm_motors File: C:/LIHI/git/Digital musical instrument/pwm_motors.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file servo_degree.vhd
    Info (12022): Found design unit 1: servo_degree-b File: C:/LIHI/git/Digital musical instrument/servo_degree.vhd Line: 8
    Info (12023): Found entity 1: servo_degree File: C:/LIHI/git/Digital musical instrument/servo_degree.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file triger_ctrl.vhd
    Info (12022): Found design unit 1: triger_ctrl-behave File: C:/LIHI/git/Digital musical instrument/triger_ctrl.vhd Line: 7
    Info (12023): Found entity 1: triger_ctrl File: C:/LIHI/git/Digital musical instrument/triger_ctrl.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file dis_meter_sm.vhd
    Info (12022): Found design unit 1: dis_meter_sm-behave File: C:/LIHI/git/Digital musical instrument/dis_meter_sm.vhd Line: 8
    Info (12023): Found entity 1: dis_meter_sm File: C:/LIHI/git/Digital musical instrument/dis_meter_sm.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clk_div_58msec.vhd
    Info (12022): Found design unit 1: clk_div_58msec-b File: C:/LIHI/git/Digital musical instrument/clk_div_58msec.vhd Line: 7
    Info (12023): Found entity 1: clk_div_58msec File: C:/LIHI/git/Digital musical instrument/clk_div_58msec.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file swith_srf.vhd
    Info (12022): Found design unit 1: switch_SRF-behave File: C:/LIHI/git/Digital musical instrument/swith_SRF.vhd Line: 10
    Info (12023): Found entity 1: switch_SRF File: C:/LIHI/git/Digital musical instrument/swith_SRF.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file piazo.vhd
    Info (12022): Found design unit 1: piazo-behave File: C:/LIHI/git/Digital musical instrument/piazo.vhd Line: 8
    Info (12023): Found entity 1: piazo File: C:/LIHI/git/Digital musical instrument/piazo.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file my_pll.vhd
    Info (12022): Found design unit 1: my_pll-SYN File: C:/LIHI/git/Digital musical instrument/my_pll.vhd Line: 52
    Info (12023): Found entity 1: my_pll File: C:/LIHI/git/Digital musical instrument/my_pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mpu6050_ctrl.vhd
    Info (12022): Found design unit 1: mpu6050_ctrl-SOLUCION File: C:/LIHI/git/Digital musical instrument/mpu6050_ctrl.vhd Line: 22
    Info (12023): Found entity 1: mpu6050_ctrl File: C:/LIHI/git/Digital musical instrument/mpu6050_ctrl.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file divider12mhz.vhd
    Info (12022): Found design unit 1: divider12MHz-Behavioral File: C:/LIHI/git/Digital musical instrument/divider12MHz.vhd Line: 11
    Info (12023): Found entity 1: divider12MHz File: C:/LIHI/git/Digital musical instrument/divider12MHz.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file padding.vhd
    Info (12022): Found design unit 1: padding-behave File: C:/LIHI/git/Digital musical instrument/padding.vhd Line: 9
    Info (12023): Found entity 1: padding File: C:/LIHI/git/Digital musical instrument/padding.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file output_files/mux_dis_tav.vhd
    Info (12022): Found design unit 1: mux_dis_tav-behave File: C:/LIHI/git/Digital musical instrument/output_files/mux_dis_tav.vhd Line: 10
    Info (12023): Found entity 1: mux_dis_tav File: C:/LIHI/git/Digital musical instrument/output_files/mux_dis_tav.vhd Line: 4
Info (12127): Elaborating entity "rxtx" for the top level hierarchy
Info (12128): Elaborating entity "TX" for hierarchy "TX:inst6"
Info (12128): Elaborating entity "boud" for hierarchy "boud:inst"
Info (12128): Elaborating entity "clkdiv" for hierarchy "clkdiv:inst9"
Info (12128): Elaborating entity "mux_dis_tav" for hierarchy "mux_dis_tav:inst22"
Warning (12125): Using design file hc-sr04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HC-SR04
Info (12128): Elaborating entity "HC-SR04" for hierarchy "HC-SR04:inst1"
Warning (12125): Using design file trigger.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: trigger-behave File: C:/LIHI/git/Digital musical instrument/trigger.vhd Line: 9
    Info (12023): Found entity 1: trigger File: C:/LIHI/git/Digital musical instrument/trigger.vhd Line: 4
Info (12128): Elaborating entity "trigger" for hierarchy "HC-SR04:inst1|trigger:inst2"
Info (12128): Elaborating entity "dis_meter_sm" for hierarchy "HC-SR04:inst1|dis_meter_sm:inst1"
Info (12128): Elaborating entity "clk_div_58msec" for hierarchy "HC-SR04:inst1|clk_div_58msec:inst"
Info (12128): Elaborating entity "my_rX" for hierarchy "my_rX:inst2"
Warning (12125): Using design file keyboard.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: keyboard
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:inst17"
Warning (12125): Using design file sound_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SOUND_DIV-behave File: C:/LIHI/git/Digital musical instrument/sound_div.vhd Line: 10
    Info (12023): Found entity 1: SOUND_DIV File: C:/LIHI/git/Digital musical instrument/sound_div.vhd Line: 4
Info (12128): Elaborating entity "SOUND_DIV" for hierarchy "keyboard:inst17|SOUND_DIV:inst2"
Warning (12125): Using design file p_encoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: P_ENCODER-behave File: C:/LIHI/git/Digital musical instrument/p_encoder.vhd Line: 9
    Info (12023): Found entity 1: P_ENCODER File: C:/LIHI/git/Digital musical instrument/p_encoder.vhd Line: 4
Info (12128): Elaborating entity "P_ENCODER" for hierarchy "keyboard:inst17|P_ENCODER:inst"
Info (12128): Elaborating entity "padding" for hierarchy "keyboard:inst17|padding:inst1"
Info (12128): Elaborating entity "bin2hex" for hierarchy "bin2hex:inst4"
Info (12128): Elaborating entity "half8" for hierarchy "half8:inst3"
Info (13000): Registers with preset signals will power-up high File: C:/LIHI/git/Digital musical instrument/tx.vhd Line: 7
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "highC[6]" is stuck at GND
    Warning (13410): Pin "highC[5]" is stuck at GND
    Warning (13410): Pin "highC[4]" is stuck at GND
    Warning (13410): Pin "highC[3]" is stuck at GND
    Warning (13410): Pin "highC[2]" is stuck at GND
    Warning (13410): Pin "highC[1]" is stuck at GND
    Warning (13410): Pin "highC[0]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register TX:inst6|tx_ser_out will power up to High File: C:/LIHI/git/Digital musical instrument/tx.vhd Line: 7
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 387 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 322 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4804 megabytes
    Info: Processing ended: Mon Dec 04 10:35:58 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:09


