{"Source Block": ["oh/elink/hdl/erx_clocks.v@66:76@HdlIdDef", "   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       pll_locked_reg;\n   reg \t       pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n   //free running counter...\n   always @ (posedge sys_clk)\n"], "Clone Blocks": [["oh/elink/hdl/erx_clocks.v@62:72", "   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       pll_locked_reg;\n   reg \t       pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n\n"], ["oh/elink/hdl/erx_clocks.v@63:73", "   // RESET STATE MACHINE\n   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       pll_locked_reg;\n   reg \t       pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n\n   \n"], ["oh/elink/hdl/eclocks.v@121:131", "   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire\t       reset_in;\n   reg \t       reset_sync;\n\n   reg [2:0]   reset_state;\n\n   //wrap around counter that generates a 1 cycle heartbeat       \n   //free running counter...\n"], ["oh/elink/hdl/erx_clocks.v@65:75", "  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       pll_locked_reg;\n   reg \t       pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n   //free running counter...\n"], ["oh/elink/hdl/eclocks.v@118:128", "   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire\t       reset_in;\n   reg \t       reset_sync;\n\n   reg [2:0]   reset_state;\n"], ["oh/elink/hdl/erx_clocks.v@61:71", "   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       pll_locked_reg;\n   reg \t       pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n"], ["oh/elink/hdl/eclocks.v@119:129", "   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire\t       reset_in;\n   reg \t       reset_sync;\n\n   reg [2:0]   reset_state;\n\n"], ["oh/elink/hdl/erx_clocks.v@64:74", "   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       pll_locked_reg;\n   reg \t       pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n"], ["oh/elink/hdl/eclocks.v@120:130", "   // RESET STATE MACHINE\n   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire\t       reset_in;\n   reg \t       reset_sync;\n\n   reg [2:0]   reset_state;\n\n   //wrap around counter that generates a 1 cycle heartbeat       \n"], ["oh/elink/hdl/eclocks.v@123:133", "   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire\t       reset_in;\n   reg \t       reset_sync;\n\n   reg [2:0]   reset_state;\n\n   //wrap around counter that generates a 1 cycle heartbeat       \n   //free running counter...\n   always @ (posedge sys_clk)\n     begin\n"]], "Diff Content": {"Delete": [], "Add": [[71, "   reg [1:0]   reset_pipe_lclkb;    \n"], [71, "   reg [1:0]   reset_pipe_lclk_div4b;   \n"]]}}