#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 20 22:22:59 2023
# Process ID: 17224
# Current directory: E:/Vlsi-pro/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20368 E:\Vlsi-pro\project_1\project_1.xpr
# Log file: E:/Vlsi-pro/project_1/vivado.log
# Journal file: E:/Vlsi-pro/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vlsi-pro/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Vlsi-pro/project_1/project_1.srcs/constrs_1/new/LiftC_bitstream.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1124.242 ; gain = 380.035
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim/LiftC_Tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim/LiftC_Tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'LiftC_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj LiftC_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim/LiftC_Tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LiftC
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vlsi-pro/project_1/project_1.srcs/sim_1/new/LiftC_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LiftC_Tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a182ed0de1474bd4a2b20032b487ad45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot LiftC_Tb_func_synth xil_defaultlib.LiftC_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.LiftC
Compiling module xil_defaultlib.LiftC_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LiftC_Tb_func_synth

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim/xsim.dir/LiftC_Tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 22:24:14 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1151.609 ; gain = 27.367
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LiftC_Tb_func_synth -key {Post-Synthesis:sim_1:Functional:LiftC_Tb} -tclbatch {LiftC_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source LiftC_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LiftC_Tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1210.879 ; gain = 466.672
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim/LiftC_Tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim/LiftC_Tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'LiftC_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj LiftC_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim/LiftC_Tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LiftC
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vlsi-pro/project_1/project_1.srcs/sim_1/new/LiftC_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LiftC_Tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a182ed0de1474bd4a2b20032b487ad45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot LiftC_Tb_func_synth xil_defaultlib.LiftC_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.LiftC
Compiling module xil_defaultlib.LiftC_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LiftC_Tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vlsi-pro/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LiftC_Tb_func_synth -key {Post-Synthesis:sim_1:Functional:LiftC_Tb} -tclbatch {LiftC_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source LiftC_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LiftC_Tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.703 ; gain = 0.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 23:04:19 2023...
