verilog xil_defaultlib  \
"../../../../project_2.gen/sources_1/ip/addsub/sim/addsub.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
