// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6 (
        ap_clk,
        ap_rst,
        p_read,
        c_ifmap_col_op_st_dout,
        c_ifmap_col_op_st_empty_n,
        c_ifmap_col_op_st_read,
        c_fft_row_op_st_din,
        c_fft_row_op_st_full_n,
        c_fft_row_op_st_write,
        pny,
        p_read1,
        y_7,
        Row_Buffer_din,
        Row_Buffer_full_n,
        Row_Buffer_write,
        pny_ap_vld,
        p_read1_ap_vld,
        y_7_ap_vld,
        ap_start,
        p_read_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
input  [31:0] p_read;
input  [31:0] c_ifmap_col_op_st_dout;
input   c_ifmap_col_op_st_empty_n;
output   c_ifmap_col_op_st_read;
output  [31:0] c_fft_row_op_st_din;
input   c_fft_row_op_st_full_n;
output   c_fft_row_op_st_write;
input  [7:0] pny;
input  [31:0] p_read1;
input  [31:0] y_7;
output  [31:0] Row_Buffer_din;
input   Row_Buffer_full_n;
output   Row_Buffer_write;
input   pny_ap_vld;
input   p_read1_ap_vld;
input   y_7_ap_vld;
input   ap_start;
input   p_read_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [15:0] in_fft_M_real_i_q0;
wire   [15:0] in_fft_M_real_i_q1;
wire   [15:0] in_fft_M_real_t_q0;
wire   [15:0] in_fft_M_real_t_q1;
wire   [15:0] in_fft_M_imag_i_q0;
wire   [15:0] in_fft_M_imag_i_q1;
wire   [15:0] in_fft_M_imag_t_q0;
wire   [15:0] in_fft_M_imag_t_q1;
wire   [15:0] out_fft_03_i_q0;
wire   [15:0] out_fft_03_t_q0;
wire   [15:0] out_fft_14_i_q0;
wire   [15:0] out_fft_14_t_q0;
wire    entry_proc29_U0_ap_start;
wire    entry_proc29_U0_ap_done;
wire    entry_proc29_U0_ap_continue;
wire    entry_proc29_U0_ap_idle;
wire    entry_proc29_U0_ap_ready;
wire   [7:0] entry_proc29_U0_ap_return_0;
wire   [31:0] entry_proc29_U0_ap_return_1;
wire   [31:0] entry_proc29_U0_ap_return_2;
wire    ap_channel_done_y_7_c_channel;
wire    y_7_c_channel_full_n;
reg    ap_sync_reg_channel_write_y_7_c_channel;
wire    ap_sync_channel_write_y_7_c_channel;
wire    ap_channel_done_ctrl2_reg_c_channel;
wire    ctrl2_reg_c_channel_full_n;
reg    ap_sync_reg_channel_write_ctrl2_reg_c_channel;
wire    ap_sync_channel_write_ctrl2_reg_c_channel;
wire    ap_channel_done_pny_c_channel;
wire    pny_c_channel_full_n;
reg    ap_sync_reg_channel_write_pny_c_channel;
wire    ap_sync_channel_write_pny_c_channel;
wire    VITIS_LOOP_237_7_proc_U0_ap_start;
wire    VITIS_LOOP_237_7_proc_U0_ap_done;
wire    VITIS_LOOP_237_7_proc_U0_ap_continue;
wire    VITIS_LOOP_237_7_proc_U0_ap_idle;
wire    VITIS_LOOP_237_7_proc_U0_ap_ready;
wire    VITIS_LOOP_237_7_proc_U0_c_ifmap_col_op_st_read;
wire   [5:0] VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_address0;
wire    VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_ce0;
wire    VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_we0;
wire   [15:0] VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_d0;
wire   [5:0] VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_address0;
wire    VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_ce0;
wire    VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_we0;
wire   [15:0] VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_d0;
wire   [31:0] VITIS_LOOP_237_7_proc_U0_ap_return;
wire    ap_channel_done_ctrl1_reg_c1_channel;
wire    ctrl1_reg_c1_channel_full_n;
reg    ap_sync_reg_channel_write_ctrl1_reg_c1_channel;
wire    ap_sync_channel_write_ctrl1_reg_c1_channel;
wire    ap_channel_done_in_fft_M_imag;
wire    VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_full_n;
reg    ap_sync_reg_channel_write_in_fft_M_imag;
wire    ap_sync_channel_write_in_fft_M_imag;
wire    ap_channel_done_in_fft_M_real;
wire    VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_full_n;
reg    ap_sync_reg_channel_write_in_fft_M_real;
wire    ap_sync_channel_write_in_fft_M_real;
wire   [5:0] fft20_U0_input_data_M_real_address0;
wire    fft20_U0_input_data_M_real_ce0;
wire   [15:0] fft20_U0_input_data_M_real_d0;
wire    fft20_U0_input_data_M_real_we0;
wire   [5:0] fft20_U0_input_data_M_real_address1;
wire    fft20_U0_input_data_M_real_ce1;
wire   [15:0] fft20_U0_input_data_M_real_d1;
wire    fft20_U0_input_data_M_real_we1;
wire   [5:0] fft20_U0_input_data_M_imag_address0;
wire    fft20_U0_input_data_M_imag_ce0;
wire   [15:0] fft20_U0_input_data_M_imag_d0;
wire    fft20_U0_input_data_M_imag_we0;
wire   [5:0] fft20_U0_input_data_M_imag_address1;
wire    fft20_U0_input_data_M_imag_ce1;
wire   [15:0] fft20_U0_input_data_M_imag_d1;
wire    fft20_U0_input_data_M_imag_we1;
wire   [5:0] fft20_U0_out_data_6_M_real_address0;
wire    fft20_U0_out_data_6_M_real_ce0;
wire   [15:0] fft20_U0_out_data_6_M_real_d0;
wire    fft20_U0_out_data_6_M_real_we0;
wire   [5:0] fft20_U0_out_data_6_M_real_address1;
wire    fft20_U0_out_data_6_M_real_ce1;
wire   [15:0] fft20_U0_out_data_6_M_real_d1;
wire    fft20_U0_out_data_6_M_real_we1;
wire   [5:0] fft20_U0_out_data_6_M_imag_address0;
wire    fft20_U0_out_data_6_M_imag_ce0;
wire   [15:0] fft20_U0_out_data_6_M_imag_d0;
wire    fft20_U0_out_data_6_M_imag_we0;
wire   [5:0] fft20_U0_out_data_6_M_imag_address1;
wire    fft20_U0_out_data_6_M_imag_ce1;
wire   [15:0] fft20_U0_out_data_6_M_imag_d1;
wire    fft20_U0_out_data_6_M_imag_we1;
wire   [31:0] fft20_U0_ctrl1_reg_c5_din;
wire    fft20_U0_ctrl1_reg_c5_write;
wire    fft20_U0_input_data_M_real_read;
wire    fft20_U0_input_data_M_imag_read;
wire    fft20_U0_ap_start;
wire    fft20_U0_out_data_6_M_real_full_n;
wire    fft20_U0_out_data_6_M_real_write;
wire    fft20_U0_out_data_6_M_imag_full_n;
wire    fft20_U0_out_data_6_M_imag_write;
wire    fft20_U0_ap_done;
wire    fft20_U0_ap_ready;
wire    fft20_U0_ap_idle;
wire    fft20_U0_ap_continue;
wire    ap_channel_done_out_fft_14;
reg    ap_sync_reg_channel_write_out_fft_14;
wire    ap_sync_channel_write_out_fft_14;
wire    ap_channel_done_out_fft_03;
reg    ap_sync_reg_channel_write_out_fft_03;
wire    ap_sync_channel_write_out_fft_03;
wire    VITIS_LOOP_246_8_proc_U0_ap_start;
wire    VITIS_LOOP_246_8_proc_U0_ap_done;
wire    VITIS_LOOP_246_8_proc_U0_ap_continue;
wire    VITIS_LOOP_246_8_proc_U0_ap_idle;
wire    VITIS_LOOP_246_8_proc_U0_ap_ready;
wire    VITIS_LOOP_246_8_proc_U0_ctrl1_reg_read;
wire   [5:0] VITIS_LOOP_246_8_proc_U0_out_fft_03_address0;
wire    VITIS_LOOP_246_8_proc_U0_out_fft_03_ce0;
wire   [5:0] VITIS_LOOP_246_8_proc_U0_out_fft_14_address0;
wire    VITIS_LOOP_246_8_proc_U0_out_fft_14_ce0;
wire   [31:0] VITIS_LOOP_246_8_proc_U0_c_fft_row_op_st_din;
wire    VITIS_LOOP_246_8_proc_U0_c_fft_row_op_st_write;
wire   [31:0] VITIS_LOOP_246_8_proc_U0_Row_Buffer_din;
wire    VITIS_LOOP_246_8_proc_U0_Row_Buffer_write;
wire    in_fft_M_real_i_full_n;
wire    in_fft_M_real_t_empty_n;
wire    in_fft_M_imag_i_full_n;
wire    in_fft_M_imag_t_empty_n;
wire    out_fft_03_i_full_n;
wire    out_fft_03_t_empty_n;
wire    out_fft_14_i_full_n;
wire    out_fft_14_t_empty_n;
wire   [7:0] pny_c_channel_dout;
wire    pny_c_channel_empty_n;
wire   [31:0] ctrl2_reg_c_channel_dout;
wire    ctrl2_reg_c_channel_empty_n;
wire   [31:0] y_7_c_channel_dout;
wire    y_7_c_channel_empty_n;
wire   [31:0] ctrl1_reg_c1_channel_dout;
wire    ctrl1_reg_c1_channel_empty_n;
wire    ctrl1_reg_c_full_n;
wire   [31:0] ctrl1_reg_c_dout;
wire    ctrl1_reg_c_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc29_U0_ap_ready;
wire    ap_sync_entry_proc29_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_237_7_proc_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_237_7_proc_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_y_7_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_ctrl2_reg_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_pny_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_ctrl1_reg_c1_channel = 1'b0;
#0 ap_sync_reg_channel_write_in_fft_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_in_fft_M_real = 1'b0;
#0 ap_sync_reg_channel_write_out_fft_14 = 1'b0;
#0 ap_sync_reg_channel_write_out_fft_03 = 1'b0;
#0 ap_sync_reg_entry_proc29_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_237_7_proc_U0_ap_ready = 1'b0;
end

fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_in_fft_M_real #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
in_fft_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_address0),
    .i_ce0(VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_ce0),
    .i_we0(VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_we0),
    .i_d0(VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_d0),
    .i_q0(in_fft_M_real_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(in_fft_M_real_i_q1),
    .t_address0(fft20_U0_input_data_M_real_address0),
    .t_ce0(fft20_U0_input_data_M_real_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(in_fft_M_real_t_q0),
    .t_address1(fft20_U0_input_data_M_real_address1),
    .t_ce1(fft20_U0_input_data_M_real_ce1),
    .t_q1(in_fft_M_real_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in_fft_M_real_i_full_n),
    .i_write(ap_channel_done_in_fft_M_real),
    .t_empty_n(in_fft_M_real_t_empty_n),
    .t_read(fft20_U0_ap_ready)
);

fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_in_fft_M_real #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
in_fft_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_address0),
    .i_ce0(VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_ce0),
    .i_we0(VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_we0),
    .i_d0(VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_d0),
    .i_q0(in_fft_M_imag_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(in_fft_M_imag_i_q1),
    .t_address0(fft20_U0_input_data_M_imag_address0),
    .t_ce0(fft20_U0_input_data_M_imag_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(in_fft_M_imag_t_q0),
    .t_address1(fft20_U0_input_data_M_imag_address1),
    .t_ce1(fft20_U0_input_data_M_imag_ce1),
    .t_q1(in_fft_M_imag_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in_fft_M_imag_i_full_n),
    .i_write(ap_channel_done_in_fft_M_imag),
    .t_empty_n(in_fft_M_imag_t_empty_n),
    .t_read(fft20_U0_ap_ready)
);

fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_out_fft_03 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_fft_03_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft20_U0_out_data_6_M_real_address0),
    .i_ce0(fft20_U0_out_data_6_M_real_ce0),
    .i_we0(fft20_U0_out_data_6_M_real_we0),
    .i_d0(fft20_U0_out_data_6_M_real_d0),
    .i_q0(out_fft_03_i_q0),
    .i_address1(fft20_U0_out_data_6_M_real_address1),
    .i_ce1(fft20_U0_out_data_6_M_real_ce1),
    .i_we1(fft20_U0_out_data_6_M_real_we1),
    .i_d1(fft20_U0_out_data_6_M_real_d1),
    .t_address0(VITIS_LOOP_246_8_proc_U0_out_fft_03_address0),
    .t_ce0(VITIS_LOOP_246_8_proc_U0_out_fft_03_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(out_fft_03_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(16'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_fft_03_i_full_n),
    .i_write(ap_channel_done_out_fft_03),
    .t_empty_n(out_fft_03_t_empty_n),
    .t_read(VITIS_LOOP_246_8_proc_U0_ap_ready)
);

fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_out_fft_03 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_fft_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(fft20_U0_out_data_6_M_imag_address0),
    .i_ce0(fft20_U0_out_data_6_M_imag_ce0),
    .i_we0(fft20_U0_out_data_6_M_imag_we0),
    .i_d0(fft20_U0_out_data_6_M_imag_d0),
    .i_q0(out_fft_14_i_q0),
    .i_address1(fft20_U0_out_data_6_M_imag_address1),
    .i_ce1(fft20_U0_out_data_6_M_imag_ce1),
    .i_we1(fft20_U0_out_data_6_M_imag_we1),
    .i_d1(fft20_U0_out_data_6_M_imag_d1),
    .t_address0(VITIS_LOOP_246_8_proc_U0_out_fft_14_address0),
    .t_ce0(VITIS_LOOP_246_8_proc_U0_out_fft_14_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(out_fft_14_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(16'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_fft_14_i_full_n),
    .i_write(ap_channel_done_out_fft_14),
    .t_empty_n(out_fft_14_t_empty_n),
    .t_read(VITIS_LOOP_246_8_proc_U0_ap_ready)
);

fwd_fft_entry_proc29 entry_proc29_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc29_U0_ap_start),
    .ap_done(entry_proc29_U0_ap_done),
    .ap_continue(entry_proc29_U0_ap_continue),
    .ap_idle(entry_proc29_U0_ap_idle),
    .ap_ready(entry_proc29_U0_ap_ready),
    .pny(pny),
    .p_read1(p_read1),
    .y_7(y_7),
    .ap_return_0(entry_proc29_U0_ap_return_0),
    .ap_return_1(entry_proc29_U0_ap_return_1),
    .ap_return_2(entry_proc29_U0_ap_return_2)
);

fwd_fft_VITIS_LOOP_237_7_proc VITIS_LOOP_237_7_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_237_7_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_237_7_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_237_7_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_237_7_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_237_7_proc_U0_ap_ready),
    .c_ifmap_col_op_st_dout(c_ifmap_col_op_st_dout),
    .c_ifmap_col_op_st_empty_n(c_ifmap_col_op_st_empty_n),
    .c_ifmap_col_op_st_read(VITIS_LOOP_237_7_proc_U0_c_ifmap_col_op_st_read),
    .p_read(p_read),
    .in_fft_M_real1_address0(VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_address0),
    .in_fft_M_real1_ce0(VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_ce0),
    .in_fft_M_real1_we0(VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_we0),
    .in_fft_M_real1_d0(VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_d0),
    .in_fft_M_imag2_address0(VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_address0),
    .in_fft_M_imag2_ce0(VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_ce0),
    .in_fft_M_imag2_we0(VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_we0),
    .in_fft_M_imag2_d0(VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_d0),
    .ap_return(VITIS_LOOP_237_7_proc_U0_ap_return)
);

fwd_fft_fft20 fft20_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_data_M_real_address0(fft20_U0_input_data_M_real_address0),
    .input_data_M_real_ce0(fft20_U0_input_data_M_real_ce0),
    .input_data_M_real_d0(fft20_U0_input_data_M_real_d0),
    .input_data_M_real_q0(in_fft_M_real_t_q0),
    .input_data_M_real_we0(fft20_U0_input_data_M_real_we0),
    .input_data_M_real_address1(fft20_U0_input_data_M_real_address1),
    .input_data_M_real_ce1(fft20_U0_input_data_M_real_ce1),
    .input_data_M_real_d1(fft20_U0_input_data_M_real_d1),
    .input_data_M_real_q1(in_fft_M_real_t_q1),
    .input_data_M_real_we1(fft20_U0_input_data_M_real_we1),
    .input_data_M_imag_address0(fft20_U0_input_data_M_imag_address0),
    .input_data_M_imag_ce0(fft20_U0_input_data_M_imag_ce0),
    .input_data_M_imag_d0(fft20_U0_input_data_M_imag_d0),
    .input_data_M_imag_q0(in_fft_M_imag_t_q0),
    .input_data_M_imag_we0(fft20_U0_input_data_M_imag_we0),
    .input_data_M_imag_address1(fft20_U0_input_data_M_imag_address1),
    .input_data_M_imag_ce1(fft20_U0_input_data_M_imag_ce1),
    .input_data_M_imag_d1(fft20_U0_input_data_M_imag_d1),
    .input_data_M_imag_q1(in_fft_M_imag_t_q1),
    .input_data_M_imag_we1(fft20_U0_input_data_M_imag_we1),
    .out_data_6_M_real_address0(fft20_U0_out_data_6_M_real_address0),
    .out_data_6_M_real_ce0(fft20_U0_out_data_6_M_real_ce0),
    .out_data_6_M_real_d0(fft20_U0_out_data_6_M_real_d0),
    .out_data_6_M_real_q0(16'd0),
    .out_data_6_M_real_we0(fft20_U0_out_data_6_M_real_we0),
    .out_data_6_M_real_address1(fft20_U0_out_data_6_M_real_address1),
    .out_data_6_M_real_ce1(fft20_U0_out_data_6_M_real_ce1),
    .out_data_6_M_real_d1(fft20_U0_out_data_6_M_real_d1),
    .out_data_6_M_real_q1(16'd0),
    .out_data_6_M_real_we1(fft20_U0_out_data_6_M_real_we1),
    .out_data_6_M_imag_address0(fft20_U0_out_data_6_M_imag_address0),
    .out_data_6_M_imag_ce0(fft20_U0_out_data_6_M_imag_ce0),
    .out_data_6_M_imag_d0(fft20_U0_out_data_6_M_imag_d0),
    .out_data_6_M_imag_q0(16'd0),
    .out_data_6_M_imag_we0(fft20_U0_out_data_6_M_imag_we0),
    .out_data_6_M_imag_address1(fft20_U0_out_data_6_M_imag_address1),
    .out_data_6_M_imag_ce1(fft20_U0_out_data_6_M_imag_ce1),
    .out_data_6_M_imag_d1(fft20_U0_out_data_6_M_imag_d1),
    .out_data_6_M_imag_q1(16'd0),
    .out_data_6_M_imag_we1(fft20_U0_out_data_6_M_imag_we1),
    .p_read(ctrl1_reg_c1_channel_dout),
    .ctrl1_reg_c5_din(fft20_U0_ctrl1_reg_c5_din),
    .ctrl1_reg_c5_full_n(ctrl1_reg_c_full_n),
    .ctrl1_reg_c5_write(fft20_U0_ctrl1_reg_c5_write),
    .input_data_M_real_empty_n(1'b0),
    .input_data_M_real_read(fft20_U0_input_data_M_real_read),
    .input_data_M_imag_empty_n(1'b0),
    .input_data_M_imag_read(fft20_U0_input_data_M_imag_read),
    .p_read_ap_vld(1'b0),
    .ap_start(fft20_U0_ap_start),
    .out_data_6_M_real_full_n(out_fft_03_i_full_n),
    .out_data_6_M_real_write(fft20_U0_out_data_6_M_real_write),
    .out_data_6_M_imag_full_n(out_fft_14_i_full_n),
    .out_data_6_M_imag_write(fft20_U0_out_data_6_M_imag_write),
    .ap_done(fft20_U0_ap_done),
    .ap_ready(fft20_U0_ap_ready),
    .ap_idle(fft20_U0_ap_idle),
    .ap_continue(fft20_U0_ap_continue)
);

fwd_fft_VITIS_LOOP_246_8_proc VITIS_LOOP_246_8_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_246_8_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_246_8_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_246_8_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_246_8_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_246_8_proc_U0_ap_ready),
    .ctrl1_reg_dout(ctrl1_reg_c_dout),
    .ctrl1_reg_empty_n(ctrl1_reg_c_empty_n),
    .ctrl1_reg_read(VITIS_LOOP_246_8_proc_U0_ctrl1_reg_read),
    .out_fft_03_address0(VITIS_LOOP_246_8_proc_U0_out_fft_03_address0),
    .out_fft_03_ce0(VITIS_LOOP_246_8_proc_U0_out_fft_03_ce0),
    .out_fft_03_q0(out_fft_03_t_q0),
    .out_fft_14_address0(VITIS_LOOP_246_8_proc_U0_out_fft_14_address0),
    .out_fft_14_ce0(VITIS_LOOP_246_8_proc_U0_out_fft_14_ce0),
    .out_fft_14_q0(out_fft_14_t_q0),
    .c_fft_row_op_st_din(VITIS_LOOP_246_8_proc_U0_c_fft_row_op_st_din),
    .c_fft_row_op_st_full_n(c_fft_row_op_st_full_n),
    .c_fft_row_op_st_write(VITIS_LOOP_246_8_proc_U0_c_fft_row_op_st_write),
    .p_read(pny_c_channel_dout),
    .p_read1(ctrl2_reg_c_channel_dout),
    .p_read2(y_7_c_channel_dout),
    .Row_Buffer_din(VITIS_LOOP_246_8_proc_U0_Row_Buffer_din),
    .Row_Buffer_full_n(Row_Buffer_full_n),
    .Row_Buffer_write(VITIS_LOOP_246_8_proc_U0_Row_Buffer_write)
);

fwd_fft_fifo_w8_d3_S pny_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc29_U0_ap_return_0),
    .if_full_n(pny_c_channel_full_n),
    .if_write(ap_channel_done_pny_c_channel),
    .if_dout(pny_c_channel_dout),
    .if_empty_n(pny_c_channel_empty_n),
    .if_read(VITIS_LOOP_246_8_proc_U0_ap_ready)
);

fwd_fft_fifo_w32_d3_S ctrl2_reg_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc29_U0_ap_return_1),
    .if_full_n(ctrl2_reg_c_channel_full_n),
    .if_write(ap_channel_done_ctrl2_reg_c_channel),
    .if_dout(ctrl2_reg_c_channel_dout),
    .if_empty_n(ctrl2_reg_c_channel_empty_n),
    .if_read(VITIS_LOOP_246_8_proc_U0_ap_ready)
);

fwd_fft_fifo_w32_d3_S y_7_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc29_U0_ap_return_2),
    .if_full_n(y_7_c_channel_full_n),
    .if_write(ap_channel_done_y_7_c_channel),
    .if_dout(y_7_c_channel_dout),
    .if_empty_n(y_7_c_channel_empty_n),
    .if_read(VITIS_LOOP_246_8_proc_U0_ap_ready)
);

fwd_fft_fifo_w32_d2_S_x ctrl1_reg_c1_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(VITIS_LOOP_237_7_proc_U0_ap_return),
    .if_full_n(ctrl1_reg_c1_channel_full_n),
    .if_write(ap_channel_done_ctrl1_reg_c1_channel),
    .if_dout(ctrl1_reg_c1_channel_dout),
    .if_empty_n(ctrl1_reg_c1_channel_empty_n),
    .if_read(fft20_U0_ap_ready)
);

fwd_fft_fifo_w32_d2_S_x ctrl1_reg_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft20_U0_ctrl1_reg_c5_din),
    .if_full_n(ctrl1_reg_c_full_n),
    .if_write(fft20_U0_ctrl1_reg_c5_write),
    .if_dout(ctrl1_reg_c_dout),
    .if_empty_n(ctrl1_reg_c_empty_n),
    .if_read(VITIS_LOOP_246_8_proc_U0_ctrl1_reg_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_237_7_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_237_7_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_237_7_proc_U0_ap_ready <= ap_sync_VITIS_LOOP_237_7_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ctrl1_reg_c1_channel <= 1'b0;
    end else begin
        if (((VITIS_LOOP_237_7_proc_U0_ap_done & VITIS_LOOP_237_7_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ctrl1_reg_c1_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ctrl1_reg_c1_channel <= ap_sync_channel_write_ctrl1_reg_c1_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ctrl2_reg_c_channel <= 1'b0;
    end else begin
        if (((entry_proc29_U0_ap_done & entry_proc29_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ctrl2_reg_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ctrl2_reg_c_channel <= ap_sync_channel_write_ctrl2_reg_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in_fft_M_imag <= 1'b0;
    end else begin
        if (((VITIS_LOOP_237_7_proc_U0_ap_done & VITIS_LOOP_237_7_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in_fft_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in_fft_M_imag <= ap_sync_channel_write_in_fft_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in_fft_M_real <= 1'b0;
    end else begin
        if (((VITIS_LOOP_237_7_proc_U0_ap_done & VITIS_LOOP_237_7_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in_fft_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in_fft_M_real <= ap_sync_channel_write_in_fft_M_real;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_fft_03 <= 1'b0;
    end else begin
        if (((fft20_U0_ap_done & fft20_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_fft_03 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_fft_03 <= ap_sync_channel_write_out_fft_03;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_out_fft_14 <= 1'b0;
    end else begin
        if (((fft20_U0_ap_done & fft20_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_fft_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_fft_14 <= ap_sync_channel_write_out_fft_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_pny_c_channel <= 1'b0;
    end else begin
        if (((entry_proc29_U0_ap_done & entry_proc29_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_pny_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_pny_c_channel <= ap_sync_channel_write_pny_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_y_7_c_channel <= 1'b0;
    end else begin
        if (((entry_proc29_U0_ap_done & entry_proc29_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_y_7_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_y_7_c_channel <= ap_sync_channel_write_y_7_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc29_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc29_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc29_U0_ap_ready <= ap_sync_entry_proc29_U0_ap_ready;
        end
    end
end

assign Row_Buffer_din = VITIS_LOOP_246_8_proc_U0_Row_Buffer_din;

assign Row_Buffer_write = VITIS_LOOP_246_8_proc_U0_Row_Buffer_write;

assign VITIS_LOOP_237_7_proc_U0_ap_continue = (ap_sync_channel_write_in_fft_M_real & ap_sync_channel_write_in_fft_M_imag & ap_sync_channel_write_ctrl1_reg_c1_channel);

assign VITIS_LOOP_237_7_proc_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_237_7_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_full_n = in_fft_M_imag_i_full_n;

assign VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_full_n = in_fft_M_real_i_full_n;

assign VITIS_LOOP_246_8_proc_U0_ap_continue = ap_continue;

assign VITIS_LOOP_246_8_proc_U0_ap_start = (y_7_c_channel_empty_n & pny_c_channel_empty_n & out_fft_14_t_empty_n & out_fft_03_t_empty_n & ctrl2_reg_c_channel_empty_n);

assign ap_channel_done_ctrl1_reg_c1_channel = ((ap_sync_reg_channel_write_ctrl1_reg_c1_channel ^ 1'b1) & VITIS_LOOP_237_7_proc_U0_ap_done);

assign ap_channel_done_ctrl2_reg_c_channel = ((ap_sync_reg_channel_write_ctrl2_reg_c_channel ^ 1'b1) & entry_proc29_U0_ap_done);

assign ap_channel_done_in_fft_M_imag = ((ap_sync_reg_channel_write_in_fft_M_imag ^ 1'b1) & VITIS_LOOP_237_7_proc_U0_ap_done);

assign ap_channel_done_in_fft_M_real = ((ap_sync_reg_channel_write_in_fft_M_real ^ 1'b1) & VITIS_LOOP_237_7_proc_U0_ap_done);

assign ap_channel_done_out_fft_03 = (fft20_U0_ap_done & (ap_sync_reg_channel_write_out_fft_03 ^ 1'b1));

assign ap_channel_done_out_fft_14 = (fft20_U0_ap_done & (ap_sync_reg_channel_write_out_fft_14 ^ 1'b1));

assign ap_channel_done_pny_c_channel = ((ap_sync_reg_channel_write_pny_c_channel ^ 1'b1) & entry_proc29_U0_ap_done);

assign ap_channel_done_y_7_c_channel = ((ap_sync_reg_channel_write_y_7_c_channel ^ 1'b1) & entry_proc29_U0_ap_done);

assign ap_done = VITIS_LOOP_246_8_proc_U0_ap_done;

assign ap_idle = (fft20_U0_ap_idle & (ctrl1_reg_c1_channel_empty_n ^ 1'b1) & (y_7_c_channel_empty_n ^ 1'b1) & (ctrl2_reg_c_channel_empty_n ^ 1'b1) & (pny_c_channel_empty_n ^ 1'b1) & (out_fft_14_t_empty_n ^ 1'b1) & (out_fft_03_t_empty_n ^ 1'b1) & (in_fft_M_imag_t_empty_n ^ 1'b1) & (in_fft_M_real_t_empty_n ^ 1'b1) & entry_proc29_U0_ap_idle & VITIS_LOOP_246_8_proc_U0_ap_idle & VITIS_LOOP_237_7_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_VITIS_LOOP_237_7_proc_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_237_7_proc_U0_ap_ready | VITIS_LOOP_237_7_proc_U0_ap_ready);

assign ap_sync_channel_write_ctrl1_reg_c1_channel = ((ctrl1_reg_c1_channel_full_n & ap_channel_done_ctrl1_reg_c1_channel) | ap_sync_reg_channel_write_ctrl1_reg_c1_channel);

assign ap_sync_channel_write_ctrl2_reg_c_channel = ((ctrl2_reg_c_channel_full_n & ap_channel_done_ctrl2_reg_c_channel) | ap_sync_reg_channel_write_ctrl2_reg_c_channel);

assign ap_sync_channel_write_in_fft_M_imag = ((ap_channel_done_in_fft_M_imag & VITIS_LOOP_237_7_proc_U0_in_fft_M_imag2_full_n) | ap_sync_reg_channel_write_in_fft_M_imag);

assign ap_sync_channel_write_in_fft_M_real = ((ap_channel_done_in_fft_M_real & VITIS_LOOP_237_7_proc_U0_in_fft_M_real1_full_n) | ap_sync_reg_channel_write_in_fft_M_real);

assign ap_sync_channel_write_out_fft_03 = ((fft20_U0_out_data_6_M_real_full_n & ap_channel_done_out_fft_03) | ap_sync_reg_channel_write_out_fft_03);

assign ap_sync_channel_write_out_fft_14 = ((fft20_U0_out_data_6_M_imag_full_n & ap_channel_done_out_fft_14) | ap_sync_reg_channel_write_out_fft_14);

assign ap_sync_channel_write_pny_c_channel = ((pny_c_channel_full_n & ap_channel_done_pny_c_channel) | ap_sync_reg_channel_write_pny_c_channel);

assign ap_sync_channel_write_y_7_c_channel = ((y_7_c_channel_full_n & ap_channel_done_y_7_c_channel) | ap_sync_reg_channel_write_y_7_c_channel);

assign ap_sync_entry_proc29_U0_ap_ready = (entry_proc29_U0_ap_ready | ap_sync_reg_entry_proc29_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc29_U0_ap_ready & ap_sync_VITIS_LOOP_237_7_proc_U0_ap_ready);

assign c_fft_row_op_st_din = VITIS_LOOP_246_8_proc_U0_c_fft_row_op_st_din;

assign c_fft_row_op_st_write = VITIS_LOOP_246_8_proc_U0_c_fft_row_op_st_write;

assign c_ifmap_col_op_st_read = VITIS_LOOP_237_7_proc_U0_c_ifmap_col_op_st_read;

assign entry_proc29_U0_ap_continue = (ap_sync_channel_write_y_7_c_channel & ap_sync_channel_write_pny_c_channel & ap_sync_channel_write_ctrl2_reg_c_channel);

assign entry_proc29_U0_ap_start = ((ap_sync_reg_entry_proc29_U0_ap_ready ^ 1'b1) & ap_start);

assign fft20_U0_ap_continue = (ap_sync_channel_write_out_fft_14 & ap_sync_channel_write_out_fft_03);

assign fft20_U0_ap_start = (in_fft_M_real_t_empty_n & in_fft_M_imag_t_empty_n & ctrl1_reg_c1_channel_empty_n);

assign fft20_U0_out_data_6_M_imag_full_n = out_fft_14_i_full_n;

assign fft20_U0_out_data_6_M_real_full_n = out_fft_03_i_full_n;

endmodule //fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6
