Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 22 21:21:16 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fde_ip_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 0.518ns (6.381%)  route 7.600ns (93.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y22         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]/Q
                         net (fo=22, routed)          7.600     9.091    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_1[7]
    RAMB36_X5Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_3/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_3
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.580ns (7.215%)  route 7.459ns (92.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X7Y8           FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=66, routed)          6.884     8.313    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_1
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.437 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7_i_19/O
                         net (fo=1, routed)           0.575     9.012    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7_i_19_n_0
    RAMB36_X4Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 0.518ns (6.658%)  route 7.262ns (93.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y22         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]/Q
                         net (fo=22, routed)          7.262     8.753    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_1[7]
    RAMB36_X5Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 0.580ns (7.496%)  route 7.157ns (92.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X9Y8           FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=1185, routed)        5.583     7.012    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.136 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6_i_3/O
                         net (fo=1, routed)           1.574     8.710    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6_i_3_n_0
    RAMB36_X3Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    10.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.642ns (8.339%)  route 7.057ns (91.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X10Y26         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=56, routed)          1.848     3.339    bd_0_i/hls_inst/inst/control_s_axi_U/ap_start
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/reg_file_1_0_fu_72[31]_i_1/O
                         net (fo=992, routed)         5.209     8.672    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y6          FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.642ns (8.339%)  route 7.057ns (91.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X10Y26         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=56, routed)          1.848     3.339    bd_0_i/hls_inst/inst/control_s_axi_U/ap_start
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/reg_file_1_0_fu_72[31]_i_1/O
                         net (fo=992, routed)         5.209     8.672    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y6          FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[1]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_20_0_fu_148_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.642ns (8.339%)  route 7.057ns (91.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X10Y26         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=56, routed)          1.848     3.339    bd_0_i/hls_inst/inst/control_s_axi_U/ap_start
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/reg_file_1_0_fu_72[31]_i_1/O
                         net (fo=992, routed)         5.209     8.672    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_20_0_fu_148_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_20_0_fu_148_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y6          FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/reg_file_20_0_fu_148_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_20_0_fu_148_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.642ns (8.339%)  route 7.057ns (91.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X10Y26         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=56, routed)          1.848     3.339    bd_0_i/hls_inst/inst/control_s_axi_U/ap_start
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/reg_file_1_0_fu_72[31]_i_1/O
                         net (fo=992, routed)         5.209     8.672    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_20_0_fu_148_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_20_0_fu_148_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y6          FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/reg_file_20_0_fu_148_reg[1]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_21_0_fu_152_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.642ns (8.339%)  route 7.057ns (91.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X10Y26         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=56, routed)          1.848     3.339    bd_0_i/hls_inst/inst/control_s_axi_U/ap_start
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/reg_file_1_0_fu_72[31]_i_1/O
                         net (fo=992, routed)         5.209     8.672    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_21_0_fu_152_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_21_0_fu_152_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y6          FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/reg_file_21_0_fu_152_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_21_0_fu_152_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.642ns (8.339%)  route 7.057ns (91.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X10Y26         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=56, routed)          1.848     3.339    bd_0_i/hls_inst/inst/control_s_axi_U/ap_start
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/reg_file_1_0_fu_72[31]_i_1/O
                         net (fo=992, routed)         5.209     8.672    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_21_0_fu_152_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2856, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y6          FDRE                                         r  bd_0_i/hls_inst/inst/reg_file_21_0_fu_152_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y6          FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/reg_file_21_0_fu_152_reg[1]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  1.693    




