// Seed: 790025178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_13 = id_8;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output wor id_2,
    output tri id_3,
    input uwire id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wor id_8,
    input wand id_9,
    output supply1 id_10,
    input tri1 id_11
    , id_26,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    output wor id_15,
    output uwire id_16,
    input supply0 id_17,
    input tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    output supply1 id_22,
    input tri0 id_23,
    output supply0 id_24
);
  integer id_27, id_28;
  wire  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ;
  always @(posedge id_11 or id_26) begin
    id_37 = 1 == id_40;
  end
  module_0(
      id_40, id_35, id_33, id_29, id_41, id_41, id_31, id_33, id_35, id_27, id_27, id_27
  );
endmodule
