/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 272 96)
	(text "VGADataMux_Verilog" (rect 5 0 99 12)(font "Arial" ))
	(text "inst" (rect 8 64 20 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "SRamDataIn[15..0]" (rect 0 0 76 12)(font "Arial" ))
		(text "SRamDataIn[15..0]" (rect 21 27 97 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "Sel" (rect 0 0 11 12)(font "Arial" ))
		(text "Sel" (rect 21 43 32 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 256 32)
		(output)
		(text "VGADataOut[5..0]" (rect 0 0 76 12)(font "Arial" ))
		(text "VGADataOut[5..0]" (rect 159 27 235 39)(font "Arial" ))
		(line (pt 256 32)(pt 240 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 240 64)(line_width 1))
	)
)
