<html>
<head>
<link rel="Stylesheet" type="text/css" href="../../style.css" />
<title>Linking_And_Dumping</title>
<meta http-equiv="Content-Type" content="text/html; charset=cp936" />
</head>
<body>
<h1 id="toc_1">Purpose</h1>
<p>
Explain how to link Novas object files for FSDB dumping with various standard simulators.
</p>

<h1 id="toc_2">FSDB Overview</h1>
<h2 id="toc_2.1">FSDB Format</h2>
<ul>
<li>
An FSDB file is about 5 to 50 times smaller than a VCD file.
</li>
<li>
Verdi system displays waveform and back-annotated signal values faster.
</li>
</ul>

<p>
Convert VCD file into FSDB file: <em>vfast</em>
</p>

<p>
Convert FSDB file into VCD file:
</p>
<pre>
    1. _fsdb2vcd_
    2. using _nTrace_ File -&gt; Load Simulation Result command (automatically converte)
    3. using the _nWave_ File -&gt; Open command (automatically converte)
</pre>

<h2 id="toc_2.2">FSDB Related Environment Variables</h2>
<p>
<strong>NOTE</strong>: A novas_dump.log file gets created during simulation to record some essential simulation/dumping information, such as simulation options used, environment variable settings, and Novas object directories linked. This log file is needed to report a new unified dumper related issue effectively.
</p>

<h1 id="toc_3">Dumping Commands</h1>
<p>
The unified FSDB dumper supportes three methods for specifying options:
</p>
<ul>
<li>
Specify an option on the simulator command line.
</li>
<li>
Specify an option using an environment variables.
</li>
<li>
Specify an option in an FSDB dumping command
</li>
</ul>

<p>
If the same option is set using more than one method, the resolution is: Method 1 &gt; Method 2 &gt; Method 3.
</p>

<p>
For the mapping of the simulator command line options to their equivalent environment variables and FSDB dumping command options,  please refer to "Linking Novas Files with Simulators and Enabling FSDB Dumping" in Verdi doc directory.
</p>

<h1 id="toc_4">General Dumping Commands</h1>
<h2 id="toc_4.1">$fsdbDumpfile</h2>
<p>
To specify the FSDB file name created by the Novas object files for FSDB dumping. If not specified, the default FSDB file name is "novas.fsdb". This command is valid only before $fsdbDumpvars is executed and is ignored if specified after $fsdbDumpvars.
</p>

<p>
To restrict the largest dump file size to the user-defined size limitation, please specify the limit size in megabyte format. This function will affect the FSDB file that is specified in "FSDB_Name". The FSDB dumper uses the sliding window scheme to keep the last signal values in the FSDB file. It drops the old values if file size exceeds the user-specified limitation.
</p>

<p>
For <strong>$fsdbDumpvars</strong>, <strong>$fsdbDumpMDA</strong>, <strong>$fsdbDumpvarsES</strong>, <strong>$fsdbDumpSVA</strong> and <strong>$fsdbDumpvarsByFile</strong>, user can use the option "+fsdbfile+filename.fsdb" to specify the target FSDB file to dump. It is equal to using $fsdbDumpfile then $fsdbDumpvars.
</p>

<h3 id="toc_4.1.1">Syntax</h3>
<p>
  When specified in the design:
</p>
<pre>
   $fsdbDumpfile("FSDB_Name" | FSDB_Name_var [ ,Limit_Size | ,Limit_Size_var ]);
</pre>

<h3 id="toc_4.1.2">Arguments</h3>
<ul>
<li>
FSDB_Name
  Specify the name of the FSDB file generated by the Novas object files for FSDB dumping.
</li>
</ul>

<ul>
<li>
Limit_Size
  Specify the maximum FSDB file size in megabyte.
</li>
</ul>

<p>
  <strong>NOTE</strong>: The folowing two arguments are valid only if the command is specified inside the design.
</p>

<ul>
<li>
Limit_Size_var
  Specify the maximum FSDB file size in a variable.
</li>
</ul>

<ul>
<li>
FSDB_Name_var
  Specify the FSDB file name in a variable.
</li>
</ul>

<h3 id="toc_4.1.3">Examples</h3>
<p>
<strong>NOTE</strong>: The following example uses the syntax for calling the FSDB dumping command in the design. Refer to the syntax section for the correct format for the simulator command line.
</p>
<pre>
    $fsdbDumpfile("novas.fsdb", 32);
    /* Specify dump file as novas.fsdb and limit to 32 megabytes */
    $fsdbDumpvars(0, design_top);
</pre>

<h4 id="toc_4.1.3.1">Variable Example</h4>

<p>
If specified in the design, the design variable could be passed as command argument.
</p>
<pre class="brush: verilog">
    reg [32*8-1:0] option_reg = "+fsdbfile+novas.fsdb";
    reg [15:0] limit_size_reg = 1000;
    string newDumpfile_string = "novas_new.fsdb";
    reg [1023:0] newDumpfile_reg = "novas_new.fsdb";
</pre>
<pre>
    $fsdbDumpfile("novas.fsdb");
    $fsdbDumpfile(FSDB_Name_reg, 1000);
    $fsdbDumpfile(newDumpfile_reg, limit_size_reg);
</pre>

<h2 id="toc_4.2">$fsdbDumpvars</h2>

<h3 id="toc_4.2.1">Description</h3>

<p>
To dump signal-value-change information to the FSDB file.
</p>

<p>
<strong>NOTE</strong>:
</p>
<ul>
<li>
1. For VCS users, to include memory, MDA, packed array and structure information in the generated FSDB file, the -sverilog, +vpi, +memcbk and +vcsd options must be included when VCS is invoked to compile the design.
</li>
<li>
2. The generated FSDB can be converted to VCD which will include the MDA and structure data.
</li>
</ul>

<h3 id="toc_4.2.2">Syntax</h3>

<p>
When specified in the design:
</p>
<pre>
  $fsdbDumpvars([ depth, | "level=",depth_var, ] [instance | "instance=",instance_var] [ ,"option" | ,"option=",option_var ]*);
  $fsdbDumpvars;
  $fsdbDumpvars([depth] [, instance ]);
  $fsdbDumpvars("level=", depth_var [, instance ]);
  $fsdbDumpvars( ["level=", depth_var] [,"option"]*);
  $fsdbDumpvars([depth] [,"option=", option_var]*);
</pre>

<p>
<strong>NOTE</strong>:
</p>
<ul>
<li>
1. Dumping design variables only supports dumping commands that have been specified inside the source code of the design; for interactive mode, use the task in the simulator command line format instead.
</li>
<li>
2. After a dumping command has been specified inside the design, it is compatible with both dumping variable and simulator interactive mode formats.
</li>
</ul>

<p>
When specified on the simulator command line:
</p>
<ul>
<li>
<strong>Synopsys</strong>:
<pre>
  $fsdbDumpvars;
  $fsdbDumpvars([depth] [,instance]);
  $fsdbDumpvars(depth [,instance]);
  $fsdbDumpvars("option",]*);
</pre>
</li>
</ul>

<h3 id="toc_4.2.3">Arguments</h3>
<ul>
<li>
depth
</li>
</ul>
<p>
Specify how many levels of hierarchy to dump for the subsequent scopes. If the subsequent arguments are signals, only these signals will be dumped.
</p>

<p>
<strong>NOTE</strong>: When specified in the design, if the depth argument is specified as a variable type, the first argument must be specified as a string literal "level=" and the second argument as level argument. The default level value is 0. Level values have the following meanings:
</p>

<p>
  0: all signals in all scopes.
</p>

<p>
  1: all signals in current scope.
</p>

<p>
  2: all signals in the current scope and all scopes one level below.
</p>

<p>
  n: all signals in the current scope and all scopes n-1 levels below.
</p>

<ul>
<li>
"level="
</li>
</ul>
<p>
Keyword to identify the next argument is a number.
</p>

<p>
<strong>NOTE</strong>: Valid only if the command is specified inside the design.
</p>

<ul>
<li>
depth_var
</li>
</ul>
<p>
Specify how many levels of hierarchy to dump for the subsequent scopes in a variable.
</p>

<p>
<strong>NOTE</strong>: Valid only if the command is specified inside the design.
</p>

<ul>
<li>
instance
</li>
</ul>
<p>
This definition gives either the module scope or signals in full hierarchy format that specify the objects to dump.
</p>

<p>
<strong>NOTE</strong>:If this FSDB dump command is included in a VHDL design, double quotes are required for all signals under a VHDL scope. If this FSDB dump command is included in a Verilog design, double quotes are not required.
</p>

<ul>
<li>
"instance="
</li>
</ul>
<p>
Keyword to identify the content of the next argument is a module scope or signal.
</p>

<p>
<strong>NOTE</strong>: Valid only if the command is specified inside the design.
</p>

<ul>
<li>
instance_var
</li>
</ul>
<p>
This definition gives either the module scope or signal which represented by instance_var that specify the object to dump.
</p>

<p>
<strong>NOTE</strong>: Valid only if the command is specified inside the design.
</p>

<ul>
<li>
option
</li>
</ul>
<p>
Specify one or more of the following options.
</p>

<table>
<tr>
<td>"+IO_Only"</td>
<td>Only IO port signals will be dumped.</td>
</tr>
<tr>
<td>"+Reg_Only"</td>
<td>Only reg type signals will be dumped.</td>
</tr>
<tr>
<td>"+mda"</td>
<td>Dump all memory and MDA signals in all scopes specified</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>in $fsdbDumpvars or the entire design if no scope is specified.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>This option is covered by the "+all" option and is effective</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>for SystemVerilog's MDAs only. For VCS users, the VCS</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>option "+memcbk" may be needed while compiling the design.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td><strong>NOTE</strong>: This option does not apply to VHDL arrays because</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>they are dumped by default without this option.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Example: $fsdbDumpvars("+mda");</td>
</tr>
<tr>
<td>"+mda+packedOnly"</td>
<td>Dump the packed signals in the design. Refer to the</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Supported MDA Format Table for a summary of which</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>packed or unpacked one-dimensional/two-dimensional</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>signals are dumped with or without the +mda+packedOnly</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>and +mda options.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>This option is covered by the "+mda" option.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Example: $fsdbDumpvars("+mda+packedOnly");</td>
</tr>
<tr>
<td>"+struct"</td>
<td>Dump struct, MDA struct (i.e. st2[0:1]), MDA in struct (i.e.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>st3.r[1:0][2:0]) and packed MDA in all scopes specified in</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>$fsdbDumpvars or the entire design if no scope is specified.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Unpacked array/MDA will not be dumped. "+struct" is not</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>needed if "+all" is specified.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Example: $fsdbDumpvars("+struct");</td>
</tr>
<tr>
<td>"+skip_cell_instance=mode"</td>
<td>Enable/Disable dumping of cell instance where mode means:</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>0: disable functionality.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>1: Skip all cell info.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>2: Dump all ports of cell instance.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Others: Show error message and ignore it.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Example: $fsdbDumpvars("+skip_cell_instance");</td>
</tr>
<tr>
<td>"+strength"</td>
<td>Enable strength dumping.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Example: $fsdbDumpvars("+strength");</td>
</tr>
<tr>
<td>"+all"</td>
<td>Dump all signals including the memory, MDA, packed</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>array, structure, union and packed structure signals in all</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>scopes specified in $fsdbDumpvars or the entire design if</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>no scope is specified.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>For VCS users, the VCS option "+memcbk" may be needed</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>when compiling the design.</td>
</tr>
<tr>
<td>"+parameter"</td>
<td>Dump parameters.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Example: $fsdbDumpvars("+parameter");</td>
</tr>
<tr>
<td>"+trace_process"</td>
<td>Dump VHDL processes.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Example: $fsdbDumpvars("+trace_process");</td>
</tr>
<tr>
<td>"+no_functions"</td>
<td>Disable dumping of functions in the design.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Example: $fsdbDumpvars("+no_functions");</td>
</tr>
<tr>
<td>"+fsdbfile+filename"</td>
<td>Specify the FSDB file name.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>If not specified, the default FSDB file name is "novas.fsdb".</td>
</tr>
</table>

<ul>
<li>
"option="
</li>
</ul>
<p>
Keyword to identify the next argument is a string.
</p>

<p>
<strong>NOTE</strong>: Valid only if the command is specified inside the design.
</p>

<ul>
<li>
option_var
</li>
</ul>
<p>
Specify the option in a variable.
</p>

<p>
<strong>NOTE</strong>: Valid only if the command is specified inside the design.
</p>

<h3 id="toc_4.2.4">Examples</h3>

<p>
<strong>NOTE</strong>: The following example uses the syntax for calling the FSDB dumping command in the design. Refer to the syntax section for the correct format for the simulator command line.
</p>

<ul>
<li>
$fsdbDumpvars;
</li>
</ul>
<p>
Dump all signals in the module instances below this module.
</p>

<ul>
<li>
$fsdbDumpvars(0, system);
</li>
</ul>
<p>
Dump all signals in the module instances below system.
</p>

<ul>
<li>
$fsdbDumpvars(0, system, "+fsdbfile+novas.fsdb");
</li>
</ul>
<p>
Dump all signals in the module instances below system to the specified FSDB file named "novas.fsdb"
</p>

<ul>
<li>
$fsdbDumpvars(1, top.dut1.u1.clk);
</li>
</ul>
<p>
Dump the clk signal under top.dut1.u1 when top and u1 are Verilog scopes and dut1 is a VHDL scope. This command is included in a Verilog design.
</p>

<ul>
<li>
$fsdbDumpvars("level=", level_reg, system);
</li>
</ul>
<p>
Dump all signals in the system instance and module instances below it up to the depth that level_reg variable indicates.
</p>

<ul>
<li>
$fsdbDumpvars("+fsdbfile+my.fsdb")
</li>
</ul>
<p>
Dump all signals under system scope to the specified FSDB file, “my.fsdb”.
</p>

<h2 id="toc_4.3">$fsdbDumpMDA</h2>

<h3 id="toc_4.3.1">Description</h3>

<p>
To dump value-changes of MDA (one or multi-dimensional array) signals to the FSDB file. All memories and MDAs within the specified instance are dumped.  In addition, partial range dumping of a specific MDA instance's value change data into the FSDB file is supported.
</p>

<p>
<strong>NOTE</strong>:
</p>

<p>
1. For VCS users, to include memory, MDA, packed array and structure information in the generated FSDB file, the -sverilog, +vpi, +memcbk and +vcsd options must be included when VCS is invoked to compile the design.
</p>

<p>
2. The generated FSDB can be converted to VCD which will include the MDA and structure data.
</p>

<h3 id="toc_4.3.2">Syntax</h3>

<p>
When specified in the design:
</p>
<pre>
    $fsdbDumpMDA([ depth, | "level=",depth_var, ] [instance | "instance=", instance_var ] [ ,"option" | ,"option=",option_var ]*);
</pre>
<p>
 <strong>or</strong>
</p>
<pre>
    $fsdbDumpMDA( mda_instance [, 1st_dim_begin_index [, 1st_dim_size [, 2nd_dim_begin_index [, 2nd_dim_size ...]]]]);
</pre>

<p>
When specified on the simulator command line:
</p>
<ul>
<li>
<strong>Synopsys</strong>:
<pre>
    $fsdbDumpMDA(instance, ["option"]*);
    $fsdbDumpMDA([depth,] instance);
</pre>
 <strong>or</strong>
<pre>
    $fsdbDumpMDA(mda_instance[, 1st_dim_begin_index[, 1st_dim_size [, 2nd_dim_begin_index[, 2nd_dim_size ...]]]]);
</pre>
</li>
</ul>

<h3 id="toc_4.3.3">Arguments</h3>

<ul>
<li>
depth
</li>
</ul>
<p>
Specify how many levels of hierarchy to dump for the subsequent scopes.
</p>

<ul>
<li>
"level="
</li>
</ul>
<p>
Keyword to identify the next argument is a number.
</p>

<p>
<strong>NOTE</strong>: Valid only if the command is specified inside the design.
</p>

<ul>
<li>
depth_var
</li>
</ul>
<p>
Specify how many levels of hierarchy to dump for the subsequent scopes in a variable.
</p>

<p>
<strong>NOTE</strong>: Valid only if the command is specified inside the design.
</p>

<ul>
<li>
instance
</li>
</ul>
<p>
Give either the module scope or signal that contains the MDA objects to dump.
</p>

<ul>
<li>
"instance="
</li>
</ul>
<p>
Keyword to identify the content of the next argument is a module scope or signal.
</p>

<ul>
<li>
instance_var
</li>
</ul>
<p>
Give either the module scope or signal represented by instance_var that specifies the object to dump.
</p>
<ul>
<li>
option
</li>
</ul>
<table>
<tr>
<td>+fsdbfile+filename</td>
<td>Specify the FSDB file name. If not specified, the</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>default FSDB file name is "novas.fsdb".</td>
</tr>
<tr>
<td>"+skip_cell_instance=mode"</td>
<td>Enable/Disable dumping of cell instance where</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>mode means:</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>0: Disable functionality.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>1 or 2: Skip all cell information.</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>Others: Show error message and ignore it.</td>
</tr>
</table>

<ul>
<li>
"option="
</li>
</ul>
<p>
Keyword to identify the next argument is a string.
<strong>NOTE</strong>:Valid only if the command is specified inside the design.
</p>

<ul>
<li>
option_var
</li>
</ul>
<p>
Specify the option in a variable.
<strong>NOTE</strong>:Valid only if the command is specified inside the design.
</p>

<ul>
<li>
mda_instance
</li>
</ul>
<p>
The target MDA instance to select ranges from.
</p>

<ul>
<li>
Nth_dim_begin_index
</li>
</ul>
<p>
The beginning index number of the Nth dimension.
</p>

<ul>
<li>
Nth_dim_size
</li>
</ul>
<p>
The size of the Nth dimension to dump.
<strong>NOTE</strong>: Partially selecting MDA's dimensions is valid for SystemVerilog MDA statements only. It will not be valid if used by the VHDL procedure call, fsdbDumpMDA.
</p>

<h3 id="toc_4.3.4">Examples</h3>

<p>
<strong>NOTE</strong>: The following example uses the syntax for calling the FSDB dumping command in the design. Refer to the syntax section for the correct format for the simulator command line.
</p>

<p>
Assume the following memory and MDA signal are defined:
</p>
<pre class="brush: verilog">
    reg [7:0] plane [15:0];
    reg [7:0] screen [79:0][0:24][1:0];
</pre>

<ul>
<li>
$fsdbDumpMDA(plane);
</li>
</ul>
<p>
Dump all cells of memory plane.
</p>

<ul>
<li>
$fsdbDumpMDA(screen);
</li>
</ul>
<p>
Dump all cells of MDA screen.
</p>

<ul>
<li>
$fsdbDumpMDA(system);
</li>
</ul>
<p>
Dump all memories and MDAs under the system scope and its child scopes.
</p>

<ul>
<li>
$fsdbDumpMDA(1, system.i_pram);
</li>
</ul>
<p>
Dump all memories and MDAs under the system.pram scope.
</p>

<ul>
<li>
$fsdbDumpMDA(0, top, "+skip_cell_instance=1", "+fsdbfile+dump.fsdb");
</li>
</ul>
<p>
Dump all memories and MDAs under top scope and skip cell instance.
</p>

<ul>
<li>
$fsdbDumpMDA(screen, 10, 20, 15);
</li>
</ul>
<p>
Dump cells screen[10][15][1], screen[10][15][0], screen[11][15][1], screen[11][15][0]..., screen[29][15][1], and screen[29][15][0]. The total number of cells dumped is 40.
</p>

<h3 id="toc_4.3.5">Variable Example</h3>

<p>
If specified in the design, the design variable can be passed as an argument.
</p>
<pre class="brush: verilog">
    reg [255:0] depth_reg = 10;
    reg [32*8-1:0] option_reg = "+fsdbfile+novas.fsdb";
    string option_string = "+fsdbfile+novas.fsdb";
    string depth_string = "10"; // invalid, number in string format
    reg [32*8-1:0] depth_str_reg = "10"; // invalid.
    reg [1023:0] instance_reg = "top";
</pre>
<pre>
    $fsdbDumpMDA(1, top, "+fsdbfile+novas.fsdb");
    $fsdbDumpMDA("level=", depth_reg, "option=", option_string);
    $fsdbDumpMDA("level=", depth_reg, top, "option=", option_reg);
    $fsdbDumpMDA("instance=", instance_reg);
</pre>


<h1 id="toc_5">Linking with Synopsys Simulators</h1>
<ul>
<li>
<a href="link_with_vcs.html">Linking with Synopsys Simulators</a>
</li>
</ul>

<h1 id="toc_6">Linking with ModelSim Simulators</h1>
<ul>
<li>
<a href="link_with_msim.html">Linking with ModelSim Simulators</a>
</li>
</ul>

</body>
</html>
