\hypertarget{namespaceALIBVR__NAMESPACE__PREFIXports}{}\section{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports Namespace Reference}
\label{namespaceALIBVR__NAMESPACE__PREFIXports}\index{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports}}


Avr Atmegas access and control pins through registers. The registers are 8 bit wide and up to 8 pins are therefore controlled with every register.  


\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1__Io}{\+\_\+\+Io}
\item 
struct \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin}{Pin}
\begin{DoxyCompactList}\small\item\em Every pin has one ore multiple typedefs of this class. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum {\bfseries Port} \{ \\*
{\bfseries B}, 
\\*
{\bfseries C}, 
\\*
{\bfseries D}
 \}\hypertarget{namespaceALIBVR__NAMESPACE__PREFIXports_ad3025192a94913872115ab441cf56e0e}{}\label{namespaceALIBVR__NAMESPACE__PREFIXports_ad3025192a94913872115ab441cf56e0e}

\item 
enum {\bfseries I\+O\+Reg} \{ \\*
{\bfseries D\+D\+Rx}, 
\\*
{\bfseries P\+O\+R\+Tx}, 
\\*
{\bfseries P\+I\+Nx}
 \}\hypertarget{namespaceALIBVR__NAMESPACE__PREFIXports_a00252b03bcb965f0afa47fc1288b27d0}{}\label{namespaceALIBVR__NAMESPACE__PREFIXports_a00252b03bcb965f0afa47fc1288b27d0}

\item 
enum \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_a726f0120b8d4e0856e47f3daf19bd725}{Data\+Direction} \{ \\*
{\bfseries Read} = 0, 
\\*
{\bfseries Write} = 1, 
\\*
{\bfseries Input} = Read, 
\\*
{\bfseries Output} = Write, 
\\*
{\bfseries In} = Read, 
\\*
{\bfseries Out} = Write
 \}\begin{DoxyCompactList}\small\item\em Type safe enum for Data\+Direction. \end{DoxyCompactList}
\item 
enum \hyperlink{namespaceALIBVR__NAMESPACE__PREFIXports_ae4be55f1d106e37c89f38c66f674b53a}{Pull\+Up} \{ \\*
{\bfseries Off} = 0, 
\\*
{\bfseries On} = 1, 
\\*
{\bfseries HighZ} = Off
 \}\begin{DoxyCompactList}\small\item\em Type safe enum for the internal Pull Up resistor. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$class Io , enum Data\+Direction Dd$>$ }\\uint8\+\_\+t {\bfseries \+\_\+set\+\_\+or\+\_\+get} (uint8\+\_\+t val)\hypertarget{namespaceALIBVR__NAMESPACE__PREFIXports_a88402236c9f05d01a4415c073310976e}{}\label{namespaceALIBVR__NAMESPACE__PREFIXports_a88402236c9f05d01a4415c073310976e}

\item 
{\footnotesize template$<$enum Data\+Direction Dd, class R $>$ }\\uint8\+\_\+t {\bfseries \+\_\+set\+\_\+or\+\_\+get\+\_\+f} (R \&reg, uint8\+\_\+t bit, uint8\+\_\+t value)\hypertarget{namespaceALIBVR__NAMESPACE__PREFIXports_a970f567562357d0f1cc2af62839197e0}{}\label{namespaceALIBVR__NAMESPACE__PREFIXports_a970f567562357d0f1cc2af62839197e0}

\item 
{\footnotesize template$<$class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, enum Data\+Direction Dd, typename V , typename P $>$ }\\static uint8\+\_\+t {\bfseries \+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits} (P \&portB \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), P \&portC \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), P \&portD \+\_\+\+\_\+attribute\+\_\+\+\_\+((unused)), const V \&val)\hypertarget{namespaceALIBVR__NAMESPACE__PREFIXports_af7eff15bec9627c29dfbc16cbf51af14}{}\label{namespaceALIBVR__NAMESPACE__PREFIXports_af7eff15bec9627c29dfbc16cbf51af14}

\item 
{\footnotesize template$<$enum I\+O\+Reg Reg, class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, enum Data\+Direction Dd, typename V , typename P $>$ }\\static uint8\+\_\+t {\bfseries \+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits} (const V \&val)\hypertarget{namespaceALIBVR__NAMESPACE__PREFIXports_af279d8ee10232bd3c25a4f7d85a283de}{}\label{namespaceALIBVR__NAMESPACE__PREFIXports_af279d8ee10232bd3c25a4f7d85a283de}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Avr Atmegas access and control pins through registers. The registers are 8 bit wide and up to 8 pins are therefore controlled with every register. 


\begin{DoxyItemize}
\item The D\+DR registers controls the data directions.
\item The P\+O\+RT registers the output or the pull up resistors.
\item The P\+IN registers toggle the output or are used to read values from pins.
\end{DoxyItemize}

By default ports related classes, enums,... are defined inside the {\ttfamily ports} namespace. If this creates a name clash with your code you may modify the namespace name by setting A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+O\+R\+TS or A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+IX. 

\subsection{Enumeration Type Documentation}
\index{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports}!Data\+Direction@{Data\+Direction}}
\index{Data\+Direction@{Data\+Direction}!A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports}}
\subsubsection[{\texorpdfstring{Data\+Direction}{DataDirection}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Data\+Direction}\hspace{0.3cm}{\ttfamily [strong]}}\hypertarget{namespaceALIBVR__NAMESPACE__PREFIXports_a726f0120b8d4e0856e47f3daf19bd725}{}\label{namespaceALIBVR__NAMESPACE__PREFIXports_a726f0120b8d4e0856e47f3daf19bd725}


Type safe enum for Data\+Direction. 

When using this enum the compiler can verify that the correct register is used (i.\+e. casts to and from this enum are only implemented on the \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a7a8fd2de2412fd6b900c5f65249ac77b}{Pin\+::\+D\+DR} variable.)

This enum is also used internally when one function implements either a read or a write operation depending on this enum. \index{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports}!Pull\+Up@{Pull\+Up}}
\index{Pull\+Up@{Pull\+Up}!A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports@{A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports}}
\subsubsection[{\texorpdfstring{Pull\+Up}{PullUp}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+I\+Xports\+::\+Pull\+Up}\hspace{0.3cm}{\ttfamily [strong]}}\hypertarget{namespaceALIBVR__NAMESPACE__PREFIXports_ae4be55f1d106e37c89f38c66f674b53a}{}\label{namespaceALIBVR__NAMESPACE__PREFIXports_ae4be55f1d106e37c89f38c66f674b53a}


Type safe enum for the internal Pull Up resistor. 

When using this enum the compiler can verify that the correct register is used (i.\+e. casts to and from this enum are only implemented on the \hyperlink{structALIBVR__NAMESPACE__PREFIXports_1_1Pin_a0d296d2ad6858263ef7aff31969a0b2d}{Pin\+::\+P\+O\+RT} variable.) 