// Seed: 3474770864
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2
  );
  input wire id_1;
  reg   id_5 = id_2;
  logic id_6 = id_4;
  always @(posedge -1'd0 or negedge id_2) id_5 = -1'h0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2
  );
  output wire id_1;
  wire id_3;
  ;
  assign id_3 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout tri0 id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial forever $signed(46);
  ;
endmodule
