
potencjometr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079a8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  08007b48  08007b48  00017b48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007edc  08007edc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08007edc  08007edc  00017edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ee4  08007ee4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ee4  08007ee4  00017ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ee8  08007ee8  00017ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007eec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003cc  200001e0  080080cc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005ac  080080cc  000205ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f6cc  00000000  00000000  00020253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000232c  00000000  00000000  0002f91f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e80  00000000  00000000  00031c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b58  00000000  00000000  00032ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017bf0  00000000  00000000  00033628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001070e  00000000  00000000  0004b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009af93  00000000  00000000  0005b926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004d1c  00000000  00000000  000f68bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000fb5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007b30 	.word	0x08007b30

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08007b30 	.word	0x08007b30

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f58:	f000 fdf6 	bl	8001b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f5c:	f000 f83c 	bl	8000fd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f60:	f000 fa06 	bl	8001370 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f64:	f000 f9e4 	bl	8001330 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f68:	f000 f9b8 	bl	80012dc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f6c:	f000 f8a0 	bl	80010b0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000f70:	f000 f8f0 	bl	8001154 <MX_TIM1_Init>
  MX_TIM10_Init();
 8000f74:	f000 f98e 	bl	8001294 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8000f78:	2264      	movs	r2, #100	; 0x64
 8000f7a:	4910      	ldr	r1, [pc, #64]	; (8000fbc <main+0x68>)
 8000f7c:	4810      	ldr	r0, [pc, #64]	; (8000fc0 <main+0x6c>)
 8000f7e:	f000 ffa9 	bl	8001ed4 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000f82:	2100      	movs	r1, #0
 8000f84:	480f      	ldr	r0, [pc, #60]	; (8000fc4 <main+0x70>)
 8000f86:	f002 ff49 	bl	8003e1c <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim10);
 8000f8a:	480f      	ldr	r0, [pc, #60]	; (8000fc8 <main+0x74>)
 8000f8c:	f002 fe8a 	bl	8003ca4 <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(GPIOA, Valve_Pin, 1);
 8000f90:	2201      	movs	r2, #1
 8000f92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f96:	480d      	ldr	r0, [pc, #52]	; (8000fcc <main+0x78>)
 8000f98:	f002 f968 	bl	800326c <HAL_GPIO_WritePin>

  pwm_speed = 80;
 8000f9c:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <main+0x7c>)
 8000f9e:	4a0d      	ldr	r2, [pc, #52]	; (8000fd4 <main+0x80>)
 8000fa0:	601a      	str	r2, [r3, #0]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t)pwm_speed);
 8000fa2:	4b0b      	ldr	r3, [pc, #44]	; (8000fd0 <main+0x7c>)
 8000fa4:	edd3 7a00 	vldr	s15, [r3]
 8000fa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fac:	ee17 3a90 	vmov	r3, s15
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	4b04      	ldr	r3, [pc, #16]	; (8000fc4 <main+0x70>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	635a      	str	r2, [r3, #52]	; 0x34

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fb8:	e7fe      	b.n	8000fb8 <main+0x64>
 8000fba:	bf00      	nop
 8000fbc:	20000378 	.word	0x20000378
 8000fc0:	200001fc 	.word	0x200001fc
 8000fc4:	200002a4 	.word	0x200002a4
 8000fc8:	200002ec 	.word	0x200002ec
 8000fcc:	40020000 	.word	0x40020000
 8000fd0:	20000450 	.word	0x20000450
 8000fd4:	42a00000 	.word	0x42a00000

08000fd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b094      	sub	sp, #80	; 0x50
 8000fdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fde:	f107 0320 	add.w	r3, r7, #32
 8000fe2:	2230      	movs	r2, #48	; 0x30
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f004 fe4f 	bl	8005c8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	4b29      	ldr	r3, [pc, #164]	; (80010a8 <SystemClock_Config+0xd0>)
 8001002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001004:	4a28      	ldr	r2, [pc, #160]	; (80010a8 <SystemClock_Config+0xd0>)
 8001006:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100a:	6413      	str	r3, [r2, #64]	; 0x40
 800100c:	4b26      	ldr	r3, [pc, #152]	; (80010a8 <SystemClock_Config+0xd0>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001010:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001014:	60bb      	str	r3, [r7, #8]
 8001016:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001018:	2300      	movs	r3, #0
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	4b23      	ldr	r3, [pc, #140]	; (80010ac <SystemClock_Config+0xd4>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001024:	4a21      	ldr	r2, [pc, #132]	; (80010ac <SystemClock_Config+0xd4>)
 8001026:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800102a:	6013      	str	r3, [r2, #0]
 800102c:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <SystemClock_Config+0xd4>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001034:	607b      	str	r3, [r7, #4]
 8001036:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001038:	2302      	movs	r3, #2
 800103a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800103c:	2301      	movs	r3, #1
 800103e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001040:	2310      	movs	r3, #16
 8001042:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001044:	2302      	movs	r3, #2
 8001046:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001048:	2300      	movs	r3, #0
 800104a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800104c:	2310      	movs	r3, #16
 800104e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001050:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001054:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001056:	2304      	movs	r3, #4
 8001058:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800105a:	2307      	movs	r3, #7
 800105c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105e:	f107 0320 	add.w	r3, r7, #32
 8001062:	4618      	mov	r0, r3
 8001064:	f002 f936 	bl	80032d4 <HAL_RCC_OscConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800106e:	f000 faa7 	bl	80015c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001072:	230f      	movs	r3, #15
 8001074:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001076:	2302      	movs	r3, #2
 8001078:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800107a:	2300      	movs	r3, #0
 800107c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800107e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001082:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001084:	2300      	movs	r3, #0
 8001086:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001088:	f107 030c 	add.w	r3, r7, #12
 800108c:	2102      	movs	r1, #2
 800108e:	4618      	mov	r0, r3
 8001090:	f002 fb98 	bl	80037c4 <HAL_RCC_ClockConfig>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800109a:	f000 fa91 	bl	80015c0 <Error_Handler>
  }
}
 800109e:	bf00      	nop
 80010a0:	3750      	adds	r7, #80	; 0x50
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40007000 	.word	0x40007000

080010b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010b6:	463b      	mov	r3, r7
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010c2:	4b21      	ldr	r3, [pc, #132]	; (8001148 <MX_ADC1_Init+0x98>)
 80010c4:	4a21      	ldr	r2, [pc, #132]	; (800114c <MX_ADC1_Init+0x9c>)
 80010c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010c8:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <MX_ADC1_Init+0x98>)
 80010ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010d0:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <MX_ADC1_Init+0x98>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010d6:	4b1c      	ldr	r3, [pc, #112]	; (8001148 <MX_ADC1_Init+0x98>)
 80010d8:	2200      	movs	r2, #0
 80010da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010dc:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <MX_ADC1_Init+0x98>)
 80010de:	2201      	movs	r2, #1
 80010e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010e2:	4b19      	ldr	r3, [pc, #100]	; (8001148 <MX_ADC1_Init+0x98>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <MX_ADC1_Init+0x98>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <MX_ADC1_Init+0x98>)
 80010f2:	4a17      	ldr	r2, [pc, #92]	; (8001150 <MX_ADC1_Init+0xa0>)
 80010f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <MX_ADC1_Init+0x98>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <MX_ADC1_Init+0x98>)
 80010fe:	2201      	movs	r2, #1
 8001100:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <MX_ADC1_Init+0x98>)
 8001104:	2201      	movs	r2, #1
 8001106:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800110a:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_ADC1_Init+0x98>)
 800110c:	2201      	movs	r2, #1
 800110e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001110:	480d      	ldr	r0, [pc, #52]	; (8001148 <MX_ADC1_Init+0x98>)
 8001112:	f000 fd8b 	bl	8001c2c <HAL_ADC_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800111c:	f000 fa50 	bl	80015c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001120:	2300      	movs	r3, #0
 8001122:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001124:	2301      	movs	r3, #1
 8001126:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800112c:	463b      	mov	r3, r7
 800112e:	4619      	mov	r1, r3
 8001130:	4805      	ldr	r0, [pc, #20]	; (8001148 <MX_ADC1_Init+0x98>)
 8001132:	f000 ffeb 	bl	800210c <HAL_ADC_ConfigChannel>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800113c:	f000 fa40 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200001fc 	.word	0x200001fc
 800114c:	40012000 	.word	0x40012000
 8001150:	0f000001 	.word	0x0f000001

08001154 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b096      	sub	sp, #88	; 0x58
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800115a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001168:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001172:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	609a      	str	r2, [r3, #8]
 800117e:	60da      	str	r2, [r3, #12]
 8001180:	611a      	str	r2, [r3, #16]
 8001182:	615a      	str	r2, [r3, #20]
 8001184:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	2220      	movs	r2, #32
 800118a:	2100      	movs	r1, #0
 800118c:	4618      	mov	r0, r3
 800118e:	f004 fd7c 	bl	8005c8a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001192:	4b3e      	ldr	r3, [pc, #248]	; (800128c <MX_TIM1_Init+0x138>)
 8001194:	4a3e      	ldr	r2, [pc, #248]	; (8001290 <MX_TIM1_Init+0x13c>)
 8001196:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001198:	4b3c      	ldr	r3, [pc, #240]	; (800128c <MX_TIM1_Init+0x138>)
 800119a:	2200      	movs	r2, #0
 800119c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800119e:	4b3b      	ldr	r3, [pc, #236]	; (800128c <MX_TIM1_Init+0x138>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80011a4:	4b39      	ldr	r3, [pc, #228]	; (800128c <MX_TIM1_Init+0x138>)
 80011a6:	2263      	movs	r2, #99	; 0x63
 80011a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011aa:	4b38      	ldr	r3, [pc, #224]	; (800128c <MX_TIM1_Init+0x138>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011b0:	4b36      	ldr	r3, [pc, #216]	; (800128c <MX_TIM1_Init+0x138>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b6:	4b35      	ldr	r3, [pc, #212]	; (800128c <MX_TIM1_Init+0x138>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011bc:	4833      	ldr	r0, [pc, #204]	; (800128c <MX_TIM1_Init+0x138>)
 80011be:	f002 fd21 	bl	8003c04 <HAL_TIM_Base_Init>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80011c8:	f000 f9fa 	bl	80015c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011d2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011d6:	4619      	mov	r1, r3
 80011d8:	482c      	ldr	r0, [pc, #176]	; (800128c <MX_TIM1_Init+0x138>)
 80011da:	f003 f899 	bl	8004310 <HAL_TIM_ConfigClockSource>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80011e4:	f000 f9ec 	bl	80015c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011e8:	4828      	ldr	r0, [pc, #160]	; (800128c <MX_TIM1_Init+0x138>)
 80011ea:	f002 fdbd 	bl	8003d68 <HAL_TIM_PWM_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80011f4:	f000 f9e4 	bl	80015c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f8:	2300      	movs	r3, #0
 80011fa:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001200:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001204:	4619      	mov	r1, r3
 8001206:	4821      	ldr	r0, [pc, #132]	; (800128c <MX_TIM1_Init+0x138>)
 8001208:	f003 fc3e 	bl	8004a88 <HAL_TIMEx_MasterConfigSynchronization>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001212:	f000 f9d5 	bl	80015c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001216:	2360      	movs	r3, #96	; 0x60
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 20;
 800121a:	2314      	movs	r3, #20
 800121c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800121e:	2300      	movs	r3, #0
 8001220:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001222:	2300      	movs	r3, #0
 8001224:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001226:	2300      	movs	r3, #0
 8001228:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800122a:	2300      	movs	r3, #0
 800122c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800122e:	2300      	movs	r3, #0
 8001230:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001232:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001236:	2200      	movs	r2, #0
 8001238:	4619      	mov	r1, r3
 800123a:	4814      	ldr	r0, [pc, #80]	; (800128c <MX_TIM1_Init+0x138>)
 800123c:	f002 ffa6 	bl	800418c <HAL_TIM_PWM_ConfigChannel>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001246:	f000 f9bb 	bl	80015c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800124e:	2300      	movs	r3, #0
 8001250:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800125e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001262:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001264:	2300      	movs	r3, #0
 8001266:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	4619      	mov	r1, r3
 800126c:	4807      	ldr	r0, [pc, #28]	; (800128c <MX_TIM1_Init+0x138>)
 800126e:	f003 fc79 	bl	8004b64 <HAL_TIMEx_ConfigBreakDeadTime>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001278:	f000 f9a2 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800127c:	4803      	ldr	r0, [pc, #12]	; (800128c <MX_TIM1_Init+0x138>)
 800127e:	f000 fa93 	bl	80017a8 <HAL_TIM_MspPostInit>

}
 8001282:	bf00      	nop
 8001284:	3758      	adds	r7, #88	; 0x58
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	200002a4 	.word	0x200002a4
 8001290:	40010000 	.word	0x40010000

08001294 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001298:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <MX_TIM10_Init+0x40>)
 800129a:	4a0f      	ldr	r2, [pc, #60]	; (80012d8 <MX_TIM10_Init+0x44>)
 800129c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 8400-1;
 800129e:	4b0d      	ldr	r3, [pc, #52]	; (80012d4 <MX_TIM10_Init+0x40>)
 80012a0:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80012a4:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <MX_TIM10_Init+0x40>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000;
 80012ac:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <MX_TIM10_Init+0x40>)
 80012ae:	f242 7210 	movw	r2, #10000	; 0x2710
 80012b2:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b4:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <MX_TIM10_Init+0x40>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <MX_TIM10_Init+0x40>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	; (80012d4 <MX_TIM10_Init+0x40>)
 80012c2:	f002 fc9f 	bl	8003c04 <HAL_TIM_Base_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 80012cc:	f000 f978 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200002ec 	.word	0x200002ec
 80012d8:	40014400 	.word	0x40014400

080012dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012e0:	4b11      	ldr	r3, [pc, #68]	; (8001328 <MX_USART2_UART_Init+0x4c>)
 80012e2:	4a12      	ldr	r2, [pc, #72]	; (800132c <MX_USART2_UART_Init+0x50>)
 80012e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012e6:	4b10      	ldr	r3, [pc, #64]	; (8001328 <MX_USART2_UART_Init+0x4c>)
 80012e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012ee:	4b0e      	ldr	r3, [pc, #56]	; (8001328 <MX_USART2_UART_Init+0x4c>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012f4:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <MX_USART2_UART_Init+0x4c>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012fa:	4b0b      	ldr	r3, [pc, #44]	; (8001328 <MX_USART2_UART_Init+0x4c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001300:	4b09      	ldr	r3, [pc, #36]	; (8001328 <MX_USART2_UART_Init+0x4c>)
 8001302:	220c      	movs	r2, #12
 8001304:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001306:	4b08      	ldr	r3, [pc, #32]	; (8001328 <MX_USART2_UART_Init+0x4c>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800130c:	4b06      	ldr	r3, [pc, #24]	; (8001328 <MX_USART2_UART_Init+0x4c>)
 800130e:	2200      	movs	r2, #0
 8001310:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001312:	4805      	ldr	r0, [pc, #20]	; (8001328 <MX_USART2_UART_Init+0x4c>)
 8001314:	f003 fc8c 	bl	8004c30 <HAL_UART_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800131e:	f000 f94f 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000334 	.word	0x20000334
 800132c:	40004400 	.word	0x40004400

08001330 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <MX_DMA_Init+0x3c>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a0b      	ldr	r2, [pc, #44]	; (800136c <MX_DMA_Init+0x3c>)
 8001340:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <MX_DMA_Init+0x3c>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	2100      	movs	r1, #0
 8001356:	203c      	movs	r0, #60	; 0x3c
 8001358:	f001 fa5d 	bl	8002816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800135c:	203c      	movs	r0, #60	; 0x3c
 800135e:	f001 fa76 	bl	800284e <HAL_NVIC_EnableIRQ>

}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40023800 	.word	0x40023800

08001370 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08a      	sub	sp, #40	; 0x28
 8001374:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001376:	f107 0314 	add.w	r3, r7, #20
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	605a      	str	r2, [r3, #4]
 8001380:	609a      	str	r2, [r3, #8]
 8001382:	60da      	str	r2, [r3, #12]
 8001384:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	613b      	str	r3, [r7, #16]
 800138a:	4b2e      	ldr	r3, [pc, #184]	; (8001444 <MX_GPIO_Init+0xd4>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	4a2d      	ldr	r2, [pc, #180]	; (8001444 <MX_GPIO_Init+0xd4>)
 8001390:	f043 0304 	orr.w	r3, r3, #4
 8001394:	6313      	str	r3, [r2, #48]	; 0x30
 8001396:	4b2b      	ldr	r3, [pc, #172]	; (8001444 <MX_GPIO_Init+0xd4>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	f003 0304 	and.w	r3, r3, #4
 800139e:	613b      	str	r3, [r7, #16]
 80013a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	4b27      	ldr	r3, [pc, #156]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	4a26      	ldr	r2, [pc, #152]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013b0:	6313      	str	r3, [r2, #48]	; 0x30
 80013b2:	4b24      	ldr	r3, [pc, #144]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	4b20      	ldr	r3, [pc, #128]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a1f      	ldr	r2, [pc, #124]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4b1d      	ldr	r3, [pc, #116]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	607b      	str	r3, [r7, #4]
 80013de:	4b19      	ldr	r3, [pc, #100]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	4a18      	ldr	r2, [pc, #96]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013e4:	f043 0302 	orr.w	r3, r3, #2
 80013e8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ea:	4b16      	ldr	r3, [pc, #88]	; (8001444 <MX_GPIO_Init+0xd4>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Valve_Pin, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 7108 	mov.w	r1, #544	; 0x220
 80013fc:	4812      	ldr	r0, [pc, #72]	; (8001448 <MX_GPIO_Init+0xd8>)
 80013fe:	f001 ff35 	bl	800326c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001402:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001408:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800140c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	4619      	mov	r1, r3
 8001418:	480c      	ldr	r0, [pc, #48]	; (800144c <MX_GPIO_Init+0xdc>)
 800141a:	f001 fda3 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Valve_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Valve_Pin;
 800141e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8001422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001424:	2301      	movs	r3, #1
 8001426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	2300      	movs	r3, #0
 800142a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142c:	2300      	movs	r3, #0
 800142e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001430:	f107 0314 	add.w	r3, r7, #20
 8001434:	4619      	mov	r1, r3
 8001436:	4804      	ldr	r0, [pc, #16]	; (8001448 <MX_GPIO_Init+0xd8>)
 8001438:	f001 fd94 	bl	8002f64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800143c:	bf00      	nop
 800143e:	3728      	adds	r7, #40	; 0x28
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40023800 	.word	0x40023800
 8001448:	40020000 	.word	0x40020000
 800144c:	40020800 	.word	0x40020800

08001450 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	if (htim == &htim10) //timer 10 measures 1s intervals
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a1a      	ldr	r2, [pc, #104]	; (80014c4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d12d      	bne.n	80014bc <HAL_TIM_PeriodElapsedCallback+0x6c>
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //blink led when timer counts 1s
 8001460:	2120      	movs	r1, #32
 8001462:	4819      	ldr	r0, [pc, #100]	; (80014c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001464:	f001 ff1b 	bl	800329e <HAL_GPIO_TogglePin>

		//breath control logic
		if(breath_counter == inhale_time)	//end of inhale
 8001468:	4b18      	ldr	r3, [pc, #96]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b18      	ldr	r3, [pc, #96]	; (80014d0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	429a      	cmp	r2, r3
 8001472:	d10b      	bne.n	800148c <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			HAL_GPIO_WritePin(GPIOA, Valve_Pin, 0);	//open valve
 8001474:	2200      	movs	r2, #0
 8001476:	f44f 7100 	mov.w	r1, #512	; 0x200
 800147a:	4813      	ldr	r0, [pc, #76]	; (80014c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800147c:	f001 fef6 	bl	800326c <HAL_GPIO_WritePin>
			breath_counter++;
 8001480:	4b12      	ldr	r3, [pc, #72]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	3301      	adds	r3, #1
 8001486:	4a11      	ldr	r2, [pc, #68]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001488:	6013      	str	r3, [r2, #0]
		}
		else {
			breath_counter++;
		}
	}
}
 800148a:	e017      	b.n	80014bc <HAL_TIM_PeriodElapsedCallback+0x6c>
		else if (breath_counter == (inhale_time + exhale_time))	//end of exhale
 800148c:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	441a      	add	r2, r3
 8001496:	4b0d      	ldr	r3, [pc, #52]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	429a      	cmp	r2, r3
 800149c:	d109      	bne.n	80014b2 <HAL_TIM_PeriodElapsedCallback+0x62>
			HAL_GPIO_WritePin(GPIOA, Valve_Pin, 1);	//close valve
 800149e:	2201      	movs	r2, #1
 80014a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014a4:	4808      	ldr	r0, [pc, #32]	; (80014c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80014a6:	f001 fee1 	bl	800326c <HAL_GPIO_WritePin>
			breath_counter = 1;
 80014aa:	4b08      	ldr	r3, [pc, #32]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	601a      	str	r2, [r3, #0]
}
 80014b0:	e004      	b.n	80014bc <HAL_TIM_PeriodElapsedCallback+0x6c>
			breath_counter++;
 80014b2:	4b06      	ldr	r3, [pc, #24]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	3301      	adds	r3, #1
 80014b8:	4a04      	ldr	r2, [pc, #16]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80014ba:	6013      	str	r3, [r2, #0]
}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	200002ec 	.word	0x200002ec
 80014c8:	40020000 	.word	0x40020000
 80014cc:	20000000 	.word	0x20000000
 80014d0:	20000004 	.word	0x20000004
 80014d4:	20000008 	.word	0x20000008

080014d8 <HAL_ADC_ConvCpltCallback>:

// Called when ADC buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	adc_srednia = 0;
 80014e0:	4b31      	ldr	r3, [pc, #196]	; (80015a8 <HAL_ADC_ConvCpltCallback+0xd0>)
 80014e2:	f04f 0200 	mov.w	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
	adc_value = HAL_ADC_GetValue(&hadc1);
 80014e8:	4830      	ldr	r0, [pc, #192]	; (80015ac <HAL_ADC_ConvCpltCallback+0xd4>)
 80014ea:	f000 fde3 	bl	80020b4 <HAL_ADC_GetValue>
 80014ee:	ee07 0a90 	vmov	s15, r0
 80014f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014f6:	4b2e      	ldr	r3, [pc, #184]	; (80015b0 <HAL_ADC_ConvCpltCallback+0xd8>)
 80014f8:	edc3 7a00 	vstr	s15, [r3]
//	{
//		adc_srednia += adc_buf[i];
//	}
//	adc_srednia /= ADC_BUF_LEN;

	adc_voltage = (adc_srednia / hadc1.Instance->HTR) * 3.3;
 80014fc:	4b2a      	ldr	r3, [pc, #168]	; (80015a8 <HAL_ADC_ConvCpltCallback+0xd0>)
 80014fe:	ed93 7a00 	vldr	s14, [r3]
 8001502:	4b2a      	ldr	r3, [pc, #168]	; (80015ac <HAL_ADC_ConvCpltCallback+0xd4>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001508:	ee07 3a90 	vmov	s15, r3
 800150c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001510:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001514:	ee16 0a90 	vmov	r0, s13
 8001518:	f7ff f81e 	bl	8000558 <__aeabi_f2d>
 800151c:	a31c      	add	r3, pc, #112	; (adr r3, 8001590 <HAL_ADC_ConvCpltCallback+0xb8>)
 800151e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001522:	f7ff f871 	bl	8000608 <__aeabi_dmul>
 8001526:	4602      	mov	r2, r0
 8001528:	460b      	mov	r3, r1
 800152a:	4610      	mov	r0, r2
 800152c:	4619      	mov	r1, r3
 800152e:	f7ff fb43 	bl	8000bb8 <__aeabi_d2f>
 8001532:	4603      	mov	r3, r0
 8001534:	4a1f      	ldr	r2, [pc, #124]	; (80015b4 <HAL_ADC_ConvCpltCallback+0xdc>)
 8001536:	6013      	str	r3, [r2, #0]
	pressure_bar = m * adc_voltage; // bar = m * measured + b 	m = (bar_max - bar_min)/(V_max-V_min)	b = bar_min=m*V_min
 8001538:	4b1e      	ldr	r3, [pc, #120]	; (80015b4 <HAL_ADC_ConvCpltCallback+0xdc>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff f80b 	bl	8000558 <__aeabi_f2d>
 8001542:	a315      	add	r3, pc, #84	; (adr r3, 8001598 <HAL_ADC_ConvCpltCallback+0xc0>)
 8001544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001548:	f7ff f85e 	bl	8000608 <__aeabi_dmul>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4610      	mov	r0, r2
 8001552:	4619      	mov	r1, r3
 8001554:	f7ff fb30 	bl	8000bb8 <__aeabi_d2f>
 8001558:	4603      	mov	r3, r0
 800155a:	4a17      	ldr	r2, [pc, #92]	; (80015b8 <HAL_ADC_ConvCpltCallback+0xe0>)
 800155c:	6013      	str	r3, [r2, #0]
	pressure_cmH2O = pressure_bar * 1019.71621;
 800155e:	4b16      	ldr	r3, [pc, #88]	; (80015b8 <HAL_ADC_ConvCpltCallback+0xe0>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4618      	mov	r0, r3
 8001564:	f7fe fff8 	bl	8000558 <__aeabi_f2d>
 8001568:	a30d      	add	r3, pc, #52	; (adr r3, 80015a0 <HAL_ADC_ConvCpltCallback+0xc8>)
 800156a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156e:	f7ff f84b 	bl	8000608 <__aeabi_dmul>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	4610      	mov	r0, r2
 8001578:	4619      	mov	r1, r3
 800157a:	f7ff fb1d 	bl	8000bb8 <__aeabi_d2f>
 800157e:	4603      	mov	r3, r0
 8001580:	4a0e      	ldr	r2, [pc, #56]	; (80015bc <HAL_ADC_ConvCpltCallback+0xe4>)
 8001582:	6013      	str	r3, [r2, #0]
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	f3af 8000 	nop.w
 8001590:	66666666 	.word	0x66666666
 8001594:	400a6666 	.word	0x400a6666
 8001598:	7e90ff97 	.word	0x7e90ff97
 800159c:	3fb03afb 	.word	0x3fb03afb
 80015a0:	cc4ef88c 	.word	0xcc4ef88c
 80015a4:	408fddba 	.word	0x408fddba
 80015a8:	20000454 	.word	0x20000454
 80015ac:	200001fc 	.word	0x200001fc
 80015b0:	20000440 	.word	0x20000440
 80015b4:	20000444 	.word	0x20000444
 80015b8:	20000448 	.word	0x20000448
 80015bc:	2000044c 	.word	0x2000044c

080015c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015c4:	b672      	cpsid	i
}
 80015c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <Error_Handler+0x8>
	...

080015cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	4b10      	ldr	r3, [pc, #64]	; (8001618 <HAL_MspInit+0x4c>)
 80015d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015da:	4a0f      	ldr	r2, [pc, #60]	; (8001618 <HAL_MspInit+0x4c>)
 80015dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015e0:	6453      	str	r3, [r2, #68]	; 0x44
 80015e2:	4b0d      	ldr	r3, [pc, #52]	; (8001618 <HAL_MspInit+0x4c>)
 80015e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	603b      	str	r3, [r7, #0]
 80015f2:	4b09      	ldr	r3, [pc, #36]	; (8001618 <HAL_MspInit+0x4c>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	4a08      	ldr	r2, [pc, #32]	; (8001618 <HAL_MspInit+0x4c>)
 80015f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015fc:	6413      	str	r3, [r2, #64]	; 0x40
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <HAL_MspInit+0x4c>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001606:	603b      	str	r3, [r7, #0]
 8001608:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800160a:	2007      	movs	r0, #7
 800160c:	f001 f8f8 	bl	8002800 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40023800 	.word	0x40023800

0800161c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08a      	sub	sp, #40	; 0x28
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a33      	ldr	r2, [pc, #204]	; (8001708 <HAL_ADC_MspInit+0xec>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d15f      	bne.n	80016fe <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	4b32      	ldr	r3, [pc, #200]	; (800170c <HAL_ADC_MspInit+0xf0>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001646:	4a31      	ldr	r2, [pc, #196]	; (800170c <HAL_ADC_MspInit+0xf0>)
 8001648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800164c:	6453      	str	r3, [r2, #68]	; 0x44
 800164e:	4b2f      	ldr	r3, [pc, #188]	; (800170c <HAL_ADC_MspInit+0xf0>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	4b2b      	ldr	r3, [pc, #172]	; (800170c <HAL_ADC_MspInit+0xf0>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	4a2a      	ldr	r2, [pc, #168]	; (800170c <HAL_ADC_MspInit+0xf0>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
 800166a:	4b28      	ldr	r3, [pc, #160]	; (800170c <HAL_ADC_MspInit+0xf0>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Pressure_Sensor_Pin;
 8001676:	2301      	movs	r3, #1
 8001678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167a:	2303      	movs	r3, #3
 800167c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Pressure_Sensor_GPIO_Port, &GPIO_InitStruct);
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	4619      	mov	r1, r3
 8001688:	4821      	ldr	r0, [pc, #132]	; (8001710 <HAL_ADC_MspInit+0xf4>)
 800168a:	f001 fc6b 	bl	8002f64 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 800168e:	4b21      	ldr	r3, [pc, #132]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 8001690:	4a21      	ldr	r2, [pc, #132]	; (8001718 <HAL_ADC_MspInit+0xfc>)
 8001692:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001694:	4b1f      	ldr	r3, [pc, #124]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 8001696:	2200      	movs	r2, #0
 8001698:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800169a:	4b1e      	ldr	r3, [pc, #120]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016a0:	4b1c      	ldr	r3, [pc, #112]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016a6:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016ae:	4b19      	ldr	r3, [pc, #100]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80016b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016b6:	4b17      	ldr	r3, [pc, #92]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80016be:	4b15      	ldr	r3, [pc, #84]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016c4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80016c6:	4b13      	ldr	r3, [pc, #76]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80016d2:	4810      	ldr	r0, [pc, #64]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016d4:	f001 f8d6 	bl	8002884 <HAL_DMA_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80016de:	f7ff ff6f 	bl	80015c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a0b      	ldr	r2, [pc, #44]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016e6:	639a      	str	r2, [r3, #56]	; 0x38
 80016e8:	4a0a      	ldr	r2, [pc, #40]	; (8001714 <HAL_ADC_MspInit+0xf8>)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2100      	movs	r1, #0
 80016f2:	2012      	movs	r0, #18
 80016f4:	f001 f88f 	bl	8002816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80016f8:	2012      	movs	r0, #18
 80016fa:	f001 f8a8 	bl	800284e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80016fe:	bf00      	nop
 8001700:	3728      	adds	r7, #40	; 0x28
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40012000 	.word	0x40012000
 800170c:	40023800 	.word	0x40023800
 8001710:	40020000 	.word	0x40020000
 8001714:	20000244 	.word	0x20000244
 8001718:	40026470 	.word	0x40026470

0800171c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a1c      	ldr	r2, [pc, #112]	; (800179c <HAL_TIM_Base_MspInit+0x80>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d116      	bne.n	800175c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	4b1b      	ldr	r3, [pc, #108]	; (80017a0 <HAL_TIM_Base_MspInit+0x84>)
 8001734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001736:	4a1a      	ldr	r2, [pc, #104]	; (80017a0 <HAL_TIM_Base_MspInit+0x84>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	6453      	str	r3, [r2, #68]	; 0x44
 800173e:	4b18      	ldr	r3, [pc, #96]	; (80017a0 <HAL_TIM_Base_MspInit+0x84>)
 8001740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001742:	f003 0301 	and.w	r3, r3, #1
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2100      	movs	r1, #0
 800174e:	2019      	movs	r0, #25
 8001750:	f001 f861 	bl	8002816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001754:	2019      	movs	r0, #25
 8001756:	f001 f87a 	bl	800284e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800175a:	e01a      	b.n	8001792 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM10)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a10      	ldr	r2, [pc, #64]	; (80017a4 <HAL_TIM_Base_MspInit+0x88>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d115      	bne.n	8001792 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	4b0d      	ldr	r3, [pc, #52]	; (80017a0 <HAL_TIM_Base_MspInit+0x84>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176e:	4a0c      	ldr	r2, [pc, #48]	; (80017a0 <HAL_TIM_Base_MspInit+0x84>)
 8001770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001774:	6453      	str	r3, [r2, #68]	; 0x44
 8001776:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <HAL_TIM_Base_MspInit+0x84>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800177e:	60bb      	str	r3, [r7, #8]
 8001780:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	2100      	movs	r1, #0
 8001786:	2019      	movs	r0, #25
 8001788:	f001 f845 	bl	8002816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800178c:	2019      	movs	r0, #25
 800178e:	f001 f85e 	bl	800284e <HAL_NVIC_EnableIRQ>
}
 8001792:	bf00      	nop
 8001794:	3710      	adds	r7, #16
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40010000 	.word	0x40010000
 80017a0:	40023800 	.word	0x40023800
 80017a4:	40014400 	.word	0x40014400

080017a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b0:	f107 030c 	add.w	r3, r7, #12
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a12      	ldr	r2, [pc, #72]	; (8001810 <HAL_TIM_MspPostInit+0x68>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d11e      	bne.n	8001808 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <HAL_TIM_MspPostInit+0x6c>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a10      	ldr	r2, [pc, #64]	; (8001814 <HAL_TIM_MspPostInit+0x6c>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <HAL_TIM_MspPostInit+0x6c>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = Turbine_Pin;
 80017e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017ea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ec:	2302      	movs	r3, #2
 80017ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017f8:	2301      	movs	r3, #1
 80017fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Turbine_GPIO_Port, &GPIO_InitStruct);
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	4619      	mov	r1, r3
 8001802:	4805      	ldr	r0, [pc, #20]	; (8001818 <HAL_TIM_MspPostInit+0x70>)
 8001804:	f001 fbae 	bl	8002f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001808:	bf00      	nop
 800180a:	3720      	adds	r7, #32
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40010000 	.word	0x40010000
 8001814:	40023800 	.word	0x40023800
 8001818:	40020000 	.word	0x40020000

0800181c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	; 0x28
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a19      	ldr	r2, [pc, #100]	; (80018a0 <HAL_UART_MspInit+0x84>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d12b      	bne.n	8001896 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <HAL_UART_MspInit+0x88>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001846:	4a17      	ldr	r2, [pc, #92]	; (80018a4 <HAL_UART_MspInit+0x88>)
 8001848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800184c:	6413      	str	r3, [r2, #64]	; 0x40
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <HAL_UART_MspInit+0x88>)
 8001850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <HAL_UART_MspInit+0x88>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	4a10      	ldr	r2, [pc, #64]	; (80018a4 <HAL_UART_MspInit+0x88>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6313      	str	r3, [r2, #48]	; 0x30
 800186a:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <HAL_UART_MspInit+0x88>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001876:	230c      	movs	r3, #12
 8001878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187a:	2302      	movs	r3, #2
 800187c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	2300      	movs	r3, #0
 8001884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001886:	2307      	movs	r3, #7
 8001888:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188a:	f107 0314 	add.w	r3, r7, #20
 800188e:	4619      	mov	r1, r3
 8001890:	4805      	ldr	r0, [pc, #20]	; (80018a8 <HAL_UART_MspInit+0x8c>)
 8001892:	f001 fb67 	bl	8002f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001896:	bf00      	nop
 8001898:	3728      	adds	r7, #40	; 0x28
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40004400 	.word	0x40004400
 80018a4:	40023800 	.word	0x40023800
 80018a8:	40020000 	.word	0x40020000

080018ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018b0:	e7fe      	b.n	80018b0 <NMI_Handler+0x4>

080018b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b6:	e7fe      	b.n	80018b6 <HardFault_Handler+0x4>

080018b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018bc:	e7fe      	b.n	80018bc <MemManage_Handler+0x4>

080018be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c2:	e7fe      	b.n	80018c2 <BusFault_Handler+0x4>

080018c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c8:	e7fe      	b.n	80018c8 <UsageFault_Handler+0x4>

080018ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f8:	f000 f978 	bl	8001bec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}

08001900 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001904:	4802      	ldr	r0, [pc, #8]	; (8001910 <ADC_IRQHandler+0x10>)
 8001906:	f000 f9d4 	bl	8001cb2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	200001fc 	.word	0x200001fc

08001914 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001918:	4803      	ldr	r0, [pc, #12]	; (8001928 <TIM1_UP_TIM10_IRQHandler+0x14>)
 800191a:	f002 fb2f 	bl	8003f7c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800191e:	4803      	ldr	r0, [pc, #12]	; (800192c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001920:	f002 fb2c 	bl	8003f7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	200002a4 	.word	0x200002a4
 800192c:	200002ec 	.word	0x200002ec

08001930 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001934:	4802      	ldr	r0, [pc, #8]	; (8001940 <DMA2_Stream4_IRQHandler+0x10>)
 8001936:	f001 f8ab 	bl	8002a90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000244 	.word	0x20000244

08001944 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return 1;
 8001948:	2301      	movs	r3, #1
}
 800194a:	4618      	mov	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <_kill>:

int _kill(int pid, int sig)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800195e:	f004 f9e7 	bl	8005d30 <__errno>
 8001962:	4603      	mov	r3, r0
 8001964:	2216      	movs	r2, #22
 8001966:	601a      	str	r2, [r3, #0]
  return -1;
 8001968:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800196c:	4618      	mov	r0, r3
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <_exit>:

void _exit (int status)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800197c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ffe7 	bl	8001954 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001986:	e7fe      	b.n	8001986 <_exit+0x12>

08001988 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	e00a      	b.n	80019b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800199a:	f3af 8000 	nop.w
 800199e:	4601      	mov	r1, r0
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	1c5a      	adds	r2, r3, #1
 80019a4:	60ba      	str	r2, [r7, #8]
 80019a6:	b2ca      	uxtb	r2, r1
 80019a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	3301      	adds	r3, #1
 80019ae:	617b      	str	r3, [r7, #20]
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	dbf0      	blt.n	800199a <_read+0x12>
  }

  return len;
 80019b8:	687b      	ldr	r3, [r7, #4]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b086      	sub	sp, #24
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	60f8      	str	r0, [r7, #12]
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	e009      	b.n	80019e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	60ba      	str	r2, [r7, #8]
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3301      	adds	r3, #1
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	dbf1      	blt.n	80019d4 <_write+0x12>
  }
  return len;
 80019f0:	687b      	ldr	r3, [r7, #4]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <_close>:

int _close(int file)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b083      	sub	sp, #12
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a22:	605a      	str	r2, [r3, #4]
  return 0;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	370c      	adds	r7, #12
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <_isatty>:

int _isatty(int file)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a3a:	2301      	movs	r3, #1
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
	...

08001a64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a6c:	4a14      	ldr	r2, [pc, #80]	; (8001ac0 <_sbrk+0x5c>)
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <_sbrk+0x60>)
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a78:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d102      	bne.n	8001a86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <_sbrk+0x64>)
 8001a82:	4a12      	ldr	r2, [pc, #72]	; (8001acc <_sbrk+0x68>)
 8001a84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a86:	4b10      	ldr	r3, [pc, #64]	; (8001ac8 <_sbrk+0x64>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d207      	bcs.n	8001aa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a94:	f004 f94c 	bl	8005d30 <__errno>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001aa2:	e009      	b.n	8001ab8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aa4:	4b08      	ldr	r3, [pc, #32]	; (8001ac8 <_sbrk+0x64>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aaa:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <_sbrk+0x64>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	4a05      	ldr	r2, [pc, #20]	; (8001ac8 <_sbrk+0x64>)
 8001ab4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20018000 	.word	0x20018000
 8001ac4:	00000400 	.word	0x00000400
 8001ac8:	20000458 	.word	0x20000458
 8001acc:	200005b0 	.word	0x200005b0

08001ad0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ad4:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <SystemInit+0x20>)
 8001ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ada:	4a05      	ldr	r2, [pc, #20]	; (8001af0 <SystemInit+0x20>)
 8001adc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ae0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001af4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001af8:	480d      	ldr	r0, [pc, #52]	; (8001b30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001afa:	490e      	ldr	r1, [pc, #56]	; (8001b34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001afc:	4a0e      	ldr	r2, [pc, #56]	; (8001b38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b00:	e002      	b.n	8001b08 <LoopCopyDataInit>

08001b02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b06:	3304      	adds	r3, #4

08001b08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b0c:	d3f9      	bcc.n	8001b02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b0e:	4a0b      	ldr	r2, [pc, #44]	; (8001b3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b10:	4c0b      	ldr	r4, [pc, #44]	; (8001b40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b14:	e001      	b.n	8001b1a <LoopFillZerobss>

08001b16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b18:	3204      	adds	r2, #4

08001b1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b1c:	d3fb      	bcc.n	8001b16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b1e:	f7ff ffd7 	bl	8001ad0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b22:	f004 f90b 	bl	8005d3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b26:	f7ff fa15 	bl	8000f54 <main>
  bx  lr    
 8001b2a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b2c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001b30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b34:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001b38:	08007eec 	.word	0x08007eec
  ldr r2, =_sbss
 8001b3c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001b40:	200005ac 	.word	0x200005ac

08001b44 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b44:	e7fe      	b.n	8001b44 <DMA1_Stream0_IRQHandler>
	...

08001b48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b4c:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <HAL_Init+0x40>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a0d      	ldr	r2, [pc, #52]	; (8001b88 <HAL_Init+0x40>)
 8001b52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b58:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <HAL_Init+0x40>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a0a      	ldr	r2, [pc, #40]	; (8001b88 <HAL_Init+0x40>)
 8001b5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <HAL_Init+0x40>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a07      	ldr	r2, [pc, #28]	; (8001b88 <HAL_Init+0x40>)
 8001b6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b70:	2003      	movs	r0, #3
 8001b72:	f000 fe45 	bl	8002800 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b76:	2000      	movs	r0, #0
 8001b78:	f000 f808 	bl	8001b8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b7c:	f7ff fd26 	bl	80015cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b80:	2300      	movs	r3, #0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40023c00 	.word	0x40023c00

08001b8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b94:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <HAL_InitTick+0x54>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <HAL_InitTick+0x58>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 fe5d 	bl	800286a <HAL_SYSTICK_Config>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e00e      	b.n	8001bd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b0f      	cmp	r3, #15
 8001bbe:	d80a      	bhi.n	8001bd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bc8:	f000 fe25 	bl	8002816 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bcc:	4a06      	ldr	r2, [pc, #24]	; (8001be8 <HAL_InitTick+0x5c>)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	e000      	b.n	8001bd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	2000000c 	.word	0x2000000c
 8001be4:	20000014 	.word	0x20000014
 8001be8:	20000010 	.word	0x20000010

08001bec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_IncTick+0x20>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <HAL_IncTick+0x24>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <HAL_IncTick+0x24>)
 8001bfe:	6013      	str	r3, [r2, #0]
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000014 	.word	0x20000014
 8001c10:	2000045c 	.word	0x2000045c

08001c14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return uwTick;
 8001c18:	4b03      	ldr	r3, [pc, #12]	; (8001c28 <HAL_GetTick+0x14>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	2000045c 	.word	0x2000045c

08001c2c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e033      	b.n	8001caa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d109      	bne.n	8001c5e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f7ff fce6 	bl	800161c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c62:	f003 0310 	and.w	r3, r3, #16
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d118      	bne.n	8001c9c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c72:	f023 0302 	bic.w	r3, r3, #2
 8001c76:	f043 0202 	orr.w	r2, r3, #2
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 fb66 	bl	8002350 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8e:	f023 0303 	bic.w	r3, r3, #3
 8001c92:	f043 0201 	orr.w	r2, r3, #1
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	641a      	str	r2, [r3, #64]	; 0x40
 8001c9a:	e001      	b.n	8001ca0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b086      	sub	sp, #24
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f003 0302 	and.w	r3, r3, #2
 8001cd8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	f003 0320 	and.w	r3, r3, #32
 8001ce0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d049      	beq.n	8001d7c <HAL_ADC_IRQHandler+0xca>
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d046      	beq.n	8001d7c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	f003 0310 	and.w	r3, r3, #16
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d105      	bne.n	8001d06 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d12b      	bne.n	8001d6c <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d127      	bne.n	8001d6c <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d22:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d006      	beq.n	8001d38 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d119      	bne.n	8001d6c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f022 0220 	bic.w	r2, r2, #32
 8001d46:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d105      	bne.n	8001d6c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d64:	f043 0201 	orr.w	r2, r3, #1
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f7ff fbb3 	bl	80014d8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f06f 0212 	mvn.w	r2, #18
 8001d7a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f003 0304 	and.w	r3, r3, #4
 8001d82:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d8a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d057      	beq.n	8001e42 <HAL_ADC_IRQHandler+0x190>
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d054      	beq.n	8001e42 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9c:	f003 0310 	and.w	r3, r3, #16
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d105      	bne.n	8001db0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d139      	bne.n	8001e32 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dc4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d006      	beq.n	8001dda <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d12b      	bne.n	8001e32 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d124      	bne.n	8001e32 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d11d      	bne.n	8001e32 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d119      	bne.n	8001e32 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e0c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d105      	bne.n	8001e32 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	f043 0201 	orr.w	r2, r3, #1
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 fc0a 	bl	800264c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f06f 020c 	mvn.w	r2, #12
 8001e40:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e50:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d017      	beq.n	8001e88 <HAL_ADC_IRQHandler+0x1d6>
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d014      	beq.n	8001e88 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d10d      	bne.n	8001e88 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e70:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f932 	bl	80020e2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f06f 0201 	mvn.w	r2, #1
 8001e86:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f003 0320 	and.w	r3, r3, #32
 8001e8e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e96:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d015      	beq.n	8001eca <HAL_ADC_IRQHandler+0x218>
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d012      	beq.n	8001eca <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea8:	f043 0202 	orr.w	r2, r3, #2
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0220 	mvn.w	r2, #32
 8001eb8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f91b 	bl	80020f6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f06f 0220 	mvn.w	r2, #32
 8001ec8:	601a      	str	r2, [r3, #0]
  }
}
 8001eca:	bf00      	nop
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
	...

08001ed4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d101      	bne.n	8001ef2 <HAL_ADC_Start_DMA+0x1e>
 8001eee:	2302      	movs	r3, #2
 8001ef0:	e0ce      	b.n	8002090 <HAL_ADC_Start_DMA+0x1bc>
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d018      	beq.n	8001f3a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f042 0201 	orr.w	r2, r2, #1
 8001f16:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f18:	4b5f      	ldr	r3, [pc, #380]	; (8002098 <HAL_ADC_Start_DMA+0x1c4>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a5f      	ldr	r2, [pc, #380]	; (800209c <HAL_ADC_Start_DMA+0x1c8>)
 8001f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f22:	0c9a      	lsrs	r2, r3, #18
 8001f24:	4613      	mov	r3, r2
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	4413      	add	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f2c:	e002      	b.n	8001f34 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	3b01      	subs	r3, #1
 8001f32:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f9      	bne.n	8001f2e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f48:	d107      	bne.n	8001f5a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	689a      	ldr	r2, [r3, #8]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f58:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	f040 8086 	bne.w	8002076 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f72:	f023 0301 	bic.w	r3, r3, #1
 8001f76:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d007      	beq.n	8001f9c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f94:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fa8:	d106      	bne.n	8001fb8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fae:	f023 0206 	bic.w	r2, r3, #6
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	645a      	str	r2, [r3, #68]	; 0x44
 8001fb6:	e002      	b.n	8001fbe <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fc6:	4b36      	ldr	r3, [pc, #216]	; (80020a0 <HAL_ADC_Start_DMA+0x1cc>)
 8001fc8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fce:	4a35      	ldr	r2, [pc, #212]	; (80020a4 <HAL_ADC_Start_DMA+0x1d0>)
 8001fd0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd6:	4a34      	ldr	r2, [pc, #208]	; (80020a8 <HAL_ADC_Start_DMA+0x1d4>)
 8001fd8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fde:	4a33      	ldr	r2, [pc, #204]	; (80020ac <HAL_ADC_Start_DMA+0x1d8>)
 8001fe0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001fea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001ffa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800200a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	334c      	adds	r3, #76	; 0x4c
 8002016:	4619      	mov	r1, r3
 8002018:	68ba      	ldr	r2, [r7, #8]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f000 fce0 	bl	80029e0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f003 031f 	and.w	r3, r3, #31
 8002028:	2b00      	cmp	r3, #0
 800202a:	d10f      	bne.n	800204c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d129      	bne.n	800208e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002048:	609a      	str	r2, [r3, #8]
 800204a:	e020      	b.n	800208e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a17      	ldr	r2, [pc, #92]	; (80020b0 <HAL_ADC_Start_DMA+0x1dc>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d11b      	bne.n	800208e <HAL_ADC_Start_DMA+0x1ba>
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d114      	bne.n	800208e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	e00b      	b.n	800208e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	f043 0210 	orr.w	r2, r3, #16
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002086:	f043 0201 	orr.w	r2, r3, #1
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3718      	adds	r7, #24
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	2000000c 	.word	0x2000000c
 800209c:	431bde83 	.word	0x431bde83
 80020a0:	40012300 	.word	0x40012300
 80020a4:	08002549 	.word	0x08002549
 80020a8:	08002603 	.word	0x08002603
 80020ac:	0800261f 	.word	0x0800261f
 80020b0:	40012000 	.word	0x40012000

080020b4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b083      	sub	sp, #12
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b083      	sub	sp, #12
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80020fe:	bf00      	nop
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
	...

0800210c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002120:	2b01      	cmp	r3, #1
 8002122:	d101      	bne.n	8002128 <HAL_ADC_ConfigChannel+0x1c>
 8002124:	2302      	movs	r3, #2
 8002126:	e105      	b.n	8002334 <HAL_ADC_ConfigChannel+0x228>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2b09      	cmp	r3, #9
 8002136:	d925      	bls.n	8002184 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68d9      	ldr	r1, [r3, #12]
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	b29b      	uxth	r3, r3
 8002144:	461a      	mov	r2, r3
 8002146:	4613      	mov	r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	4413      	add	r3, r2
 800214c:	3b1e      	subs	r3, #30
 800214e:	2207      	movs	r2, #7
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43da      	mvns	r2, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	400a      	ands	r2, r1
 800215c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68d9      	ldr	r1, [r3, #12]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	689a      	ldr	r2, [r3, #8]
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	b29b      	uxth	r3, r3
 800216e:	4618      	mov	r0, r3
 8002170:	4603      	mov	r3, r0
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	4403      	add	r3, r0
 8002176:	3b1e      	subs	r3, #30
 8002178:	409a      	lsls	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	e022      	b.n	80021ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6919      	ldr	r1, [r3, #16]
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	b29b      	uxth	r3, r3
 8002190:	461a      	mov	r2, r3
 8002192:	4613      	mov	r3, r2
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	4413      	add	r3, r2
 8002198:	2207      	movs	r2, #7
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43da      	mvns	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	400a      	ands	r2, r1
 80021a6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6919      	ldr	r1, [r3, #16]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	689a      	ldr	r2, [r3, #8]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	4618      	mov	r0, r3
 80021ba:	4603      	mov	r3, r0
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	4403      	add	r3, r0
 80021c0:	409a      	lsls	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	430a      	orrs	r2, r1
 80021c8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b06      	cmp	r3, #6
 80021d0:	d824      	bhi.n	800221c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	4613      	mov	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	4413      	add	r3, r2
 80021e2:	3b05      	subs	r3, #5
 80021e4:	221f      	movs	r2, #31
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	43da      	mvns	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	400a      	ands	r2, r1
 80021f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	b29b      	uxth	r3, r3
 8002200:	4618      	mov	r0, r3
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	4613      	mov	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	3b05      	subs	r3, #5
 800220e:	fa00 f203 	lsl.w	r2, r0, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	430a      	orrs	r2, r1
 8002218:	635a      	str	r2, [r3, #52]	; 0x34
 800221a:	e04c      	b.n	80022b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	2b0c      	cmp	r3, #12
 8002222:	d824      	bhi.n	800226e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685a      	ldr	r2, [r3, #4]
 800222e:	4613      	mov	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	3b23      	subs	r3, #35	; 0x23
 8002236:	221f      	movs	r2, #31
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43da      	mvns	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	400a      	ands	r2, r1
 8002244:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	b29b      	uxth	r3, r3
 8002252:	4618      	mov	r0, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	3b23      	subs	r3, #35	; 0x23
 8002260:	fa00 f203 	lsl.w	r2, r0, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	430a      	orrs	r2, r1
 800226a:	631a      	str	r2, [r3, #48]	; 0x30
 800226c:	e023      	b.n	80022b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	3b41      	subs	r3, #65	; 0x41
 8002280:	221f      	movs	r2, #31
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	43da      	mvns	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	400a      	ands	r2, r1
 800228e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	b29b      	uxth	r3, r3
 800229c:	4618      	mov	r0, r3
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4413      	add	r3, r2
 80022a8:	3b41      	subs	r3, #65	; 0x41
 80022aa:	fa00 f203 	lsl.w	r2, r0, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022b6:	4b22      	ldr	r3, [pc, #136]	; (8002340 <HAL_ADC_ConfigChannel+0x234>)
 80022b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a21      	ldr	r2, [pc, #132]	; (8002344 <HAL_ADC_ConfigChannel+0x238>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d109      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x1cc>
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b12      	cmp	r3, #18
 80022ca:	d105      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a19      	ldr	r2, [pc, #100]	; (8002344 <HAL_ADC_ConfigChannel+0x238>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d123      	bne.n	800232a <HAL_ADC_ConfigChannel+0x21e>
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2b10      	cmp	r3, #16
 80022e8:	d003      	beq.n	80022f2 <HAL_ADC_ConfigChannel+0x1e6>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2b11      	cmp	r3, #17
 80022f0:	d11b      	bne.n	800232a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2b10      	cmp	r3, #16
 8002304:	d111      	bne.n	800232a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002306:	4b10      	ldr	r3, [pc, #64]	; (8002348 <HAL_ADC_ConfigChannel+0x23c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a10      	ldr	r2, [pc, #64]	; (800234c <HAL_ADC_ConfigChannel+0x240>)
 800230c:	fba2 2303 	umull	r2, r3, r2, r3
 8002310:	0c9a      	lsrs	r2, r3, #18
 8002312:	4613      	mov	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	4413      	add	r3, r2
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800231c:	e002      	b.n	8002324 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	3b01      	subs	r3, #1
 8002322:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f9      	bne.n	800231e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	40012300 	.word	0x40012300
 8002344:	40012000 	.word	0x40012000
 8002348:	2000000c 	.word	0x2000000c
 800234c:	431bde83 	.word	0x431bde83

08002350 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002358:	4b79      	ldr	r3, [pc, #484]	; (8002540 <ADC_Init+0x1f0>)
 800235a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	431a      	orrs	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002384:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	6859      	ldr	r1, [r3, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	021a      	lsls	r2, r3, #8
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	685a      	ldr	r2, [r3, #4]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80023a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6859      	ldr	r1, [r3, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	689a      	ldr	r2, [r3, #8]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6899      	ldr	r1, [r3, #8]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	68da      	ldr	r2, [r3, #12]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e2:	4a58      	ldr	r2, [pc, #352]	; (8002544 <ADC_Init+0x1f4>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d022      	beq.n	800242e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689a      	ldr	r2, [r3, #8]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6899      	ldr	r1, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002418:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6899      	ldr	r1, [r3, #8]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	e00f      	b.n	800244e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800243c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800244c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0202 	bic.w	r2, r2, #2
 800245c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6899      	ldr	r1, [r3, #8]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	7e1b      	ldrb	r3, [r3, #24]
 8002468:	005a      	lsls	r2, r3, #1
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d01b      	beq.n	80024b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800248a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	685a      	ldr	r2, [r3, #4]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800249a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6859      	ldr	r1, [r3, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a6:	3b01      	subs	r3, #1
 80024a8:	035a      	lsls	r2, r3, #13
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	430a      	orrs	r2, r1
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	e007      	b.n	80024c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	685a      	ldr	r2, [r3, #4]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80024d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	3b01      	subs	r3, #1
 80024e0:	051a      	lsls	r2, r3, #20
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	430a      	orrs	r2, r1
 80024e8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6899      	ldr	r1, [r3, #8]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002506:	025a      	lsls	r2, r3, #9
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	430a      	orrs	r2, r1
 800250e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800251e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6899      	ldr	r1, [r3, #8]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	029a      	lsls	r2, r3, #10
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	430a      	orrs	r2, r1
 8002532:	609a      	str	r2, [r3, #8]
}
 8002534:	bf00      	nop
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	40012300 	.word	0x40012300
 8002544:	0f000001 	.word	0x0f000001

08002548 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002554:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800255e:	2b00      	cmp	r3, #0
 8002560:	d13c      	bne.n	80025dc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d12b      	bne.n	80025d4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002580:	2b00      	cmp	r3, #0
 8002582:	d127      	bne.n	80025d4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800258a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800258e:	2b00      	cmp	r3, #0
 8002590:	d006      	beq.n	80025a0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800259c:	2b00      	cmp	r3, #0
 800259e:	d119      	bne.n	80025d4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f022 0220 	bic.w	r2, r2, #32
 80025ae:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d105      	bne.n	80025d4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025cc:	f043 0201 	orr.w	r2, r3, #1
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f7fe ff7f 	bl	80014d8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80025da:	e00e      	b.n	80025fa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e0:	f003 0310 	and.w	r3, r3, #16
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80025e8:	68f8      	ldr	r0, [r7, #12]
 80025ea:	f7ff fd84 	bl	80020f6 <HAL_ADC_ErrorCallback>
}
 80025ee:	e004      	b.n	80025fa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	4798      	blx	r3
}
 80025fa:	bf00      	nop
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b084      	sub	sp, #16
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800260e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002610:	68f8      	ldr	r0, [r7, #12]
 8002612:	f7ff fd5c 	bl	80020ce <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002616:	bf00      	nop
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b084      	sub	sp, #16
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800262a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2240      	movs	r2, #64	; 0x40
 8002630:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002636:	f043 0204 	orr.w	r2, r3, #4
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f7ff fd59 	bl	80020f6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002644:	bf00      	nop
 8002646:	3710      	adds	r7, #16
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800267c:	4013      	ands	r3, r2
 800267e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002688:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800268c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002692:	4a04      	ldr	r2, [pc, #16]	; (80026a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	60d3      	str	r3, [r2, #12]
}
 8002698:	bf00      	nop
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026ac:	4b04      	ldr	r3, [pc, #16]	; (80026c0 <__NVIC_GetPriorityGrouping+0x18>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	f003 0307 	and.w	r3, r3, #7
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	db0b      	blt.n	80026ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	f003 021f 	and.w	r2, r3, #31
 80026dc:	4907      	ldr	r1, [pc, #28]	; (80026fc <__NVIC_EnableIRQ+0x38>)
 80026de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e2:	095b      	lsrs	r3, r3, #5
 80026e4:	2001      	movs	r0, #1
 80026e6:	fa00 f202 	lsl.w	r2, r0, r2
 80026ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	e000e100 	.word	0xe000e100

08002700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	6039      	str	r1, [r7, #0]
 800270a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800270c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002710:	2b00      	cmp	r3, #0
 8002712:	db0a      	blt.n	800272a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	b2da      	uxtb	r2, r3
 8002718:	490c      	ldr	r1, [pc, #48]	; (800274c <__NVIC_SetPriority+0x4c>)
 800271a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271e:	0112      	lsls	r2, r2, #4
 8002720:	b2d2      	uxtb	r2, r2
 8002722:	440b      	add	r3, r1
 8002724:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002728:	e00a      	b.n	8002740 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	b2da      	uxtb	r2, r3
 800272e:	4908      	ldr	r1, [pc, #32]	; (8002750 <__NVIC_SetPriority+0x50>)
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	3b04      	subs	r3, #4
 8002738:	0112      	lsls	r2, r2, #4
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	440b      	add	r3, r1
 800273e:	761a      	strb	r2, [r3, #24]
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	e000e100 	.word	0xe000e100
 8002750:	e000ed00 	.word	0xe000ed00

08002754 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002754:	b480      	push	{r7}
 8002756:	b089      	sub	sp, #36	; 0x24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f003 0307 	and.w	r3, r3, #7
 8002766:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	f1c3 0307 	rsb	r3, r3, #7
 800276e:	2b04      	cmp	r3, #4
 8002770:	bf28      	it	cs
 8002772:	2304      	movcs	r3, #4
 8002774:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3304      	adds	r3, #4
 800277a:	2b06      	cmp	r3, #6
 800277c:	d902      	bls.n	8002784 <NVIC_EncodePriority+0x30>
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	3b03      	subs	r3, #3
 8002782:	e000      	b.n	8002786 <NVIC_EncodePriority+0x32>
 8002784:	2300      	movs	r3, #0
 8002786:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002788:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43da      	mvns	r2, r3
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	401a      	ands	r2, r3
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800279c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	fa01 f303 	lsl.w	r3, r1, r3
 80027a6:	43d9      	mvns	r1, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ac:	4313      	orrs	r3, r2
         );
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3724      	adds	r7, #36	; 0x24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
	...

080027bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027cc:	d301      	bcc.n	80027d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ce:	2301      	movs	r3, #1
 80027d0:	e00f      	b.n	80027f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027d2:	4a0a      	ldr	r2, [pc, #40]	; (80027fc <SysTick_Config+0x40>)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027da:	210f      	movs	r1, #15
 80027dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027e0:	f7ff ff8e 	bl	8002700 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027e4:	4b05      	ldr	r3, [pc, #20]	; (80027fc <SysTick_Config+0x40>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ea:	4b04      	ldr	r3, [pc, #16]	; (80027fc <SysTick_Config+0x40>)
 80027ec:	2207      	movs	r2, #7
 80027ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	e000e010 	.word	0xe000e010

08002800 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7ff ff29 	bl	8002660 <__NVIC_SetPriorityGrouping>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002816:	b580      	push	{r7, lr}
 8002818:	b086      	sub	sp, #24
 800281a:	af00      	add	r7, sp, #0
 800281c:	4603      	mov	r3, r0
 800281e:	60b9      	str	r1, [r7, #8]
 8002820:	607a      	str	r2, [r7, #4]
 8002822:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002828:	f7ff ff3e 	bl	80026a8 <__NVIC_GetPriorityGrouping>
 800282c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	68b9      	ldr	r1, [r7, #8]
 8002832:	6978      	ldr	r0, [r7, #20]
 8002834:	f7ff ff8e 	bl	8002754 <NVIC_EncodePriority>
 8002838:	4602      	mov	r2, r0
 800283a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800283e:	4611      	mov	r1, r2
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff ff5d 	bl	8002700 <__NVIC_SetPriority>
}
 8002846:	bf00      	nop
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b082      	sub	sp, #8
 8002852:	af00      	add	r7, sp, #0
 8002854:	4603      	mov	r3, r0
 8002856:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff ff31 	bl	80026c4 <__NVIC_EnableIRQ>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7ff ffa2 	bl	80027bc <SysTick_Config>
 8002878:	4603      	mov	r3, r0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002890:	f7ff f9c0 	bl	8001c14 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e099      	b.n	80029d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2202      	movs	r2, #2
 80028a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 0201 	bic.w	r2, r2, #1
 80028be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028c0:	e00f      	b.n	80028e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028c2:	f7ff f9a7 	bl	8001c14 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b05      	cmp	r3, #5
 80028ce:	d908      	bls.n	80028e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2220      	movs	r2, #32
 80028d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2203      	movs	r2, #3
 80028da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e078      	b.n	80029d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1e8      	bne.n	80028c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028f8:	697a      	ldr	r2, [r7, #20]
 80028fa:	4b38      	ldr	r3, [pc, #224]	; (80029dc <HAL_DMA_Init+0x158>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800290e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800291a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002926:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	4313      	orrs	r3, r2
 8002932:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002938:	2b04      	cmp	r3, #4
 800293a:	d107      	bne.n	800294c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002944:	4313      	orrs	r3, r2
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4313      	orrs	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	697a      	ldr	r2, [r7, #20]
 8002952:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	f023 0307 	bic.w	r3, r3, #7
 8002962:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	4313      	orrs	r3, r2
 800296c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002972:	2b04      	cmp	r3, #4
 8002974:	d117      	bne.n	80029a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	4313      	orrs	r3, r2
 800297e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00e      	beq.n	80029a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 fa6f 	bl	8002e6c <DMA_CheckFifoParam>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d008      	beq.n	80029a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2240      	movs	r2, #64	; 0x40
 8002998:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80029a2:	2301      	movs	r3, #1
 80029a4:	e016      	b.n	80029d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 fa26 	bl	8002e00 <DMA_CalcBaseAndBitshift>
 80029b4:	4603      	mov	r3, r0
 80029b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029bc:	223f      	movs	r2, #63	; 0x3f
 80029be:	409a      	lsls	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3718      	adds	r7, #24
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	f010803f 	.word	0xf010803f

080029e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
 80029ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029ee:	2300      	movs	r3, #0
 80029f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d101      	bne.n	8002a06 <HAL_DMA_Start_IT+0x26>
 8002a02:	2302      	movs	r3, #2
 8002a04:	e040      	b.n	8002a88 <HAL_DMA_Start_IT+0xa8>
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d12f      	bne.n	8002a7a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	68b9      	ldr	r1, [r7, #8]
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 f9b8 	bl	8002da4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a38:	223f      	movs	r2, #63	; 0x3f
 8002a3a:	409a      	lsls	r2, r3
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0216 	orr.w	r2, r2, #22
 8002a4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d007      	beq.n	8002a68 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0208 	orr.w	r2, r2, #8
 8002a66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f042 0201 	orr.w	r2, r2, #1
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	e005      	b.n	8002a86 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a82:	2302      	movs	r3, #2
 8002a84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a86:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3718      	adds	r7, #24
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a9c:	4b8e      	ldr	r3, [pc, #568]	; (8002cd8 <HAL_DMA_IRQHandler+0x248>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a8e      	ldr	r2, [pc, #568]	; (8002cdc <HAL_DMA_IRQHandler+0x24c>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	0a9b      	lsrs	r3, r3, #10
 8002aa8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aba:	2208      	movs	r2, #8
 8002abc:	409a      	lsls	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d01a      	beq.n	8002afc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d013      	beq.n	8002afc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f022 0204 	bic.w	r2, r2, #4
 8002ae2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae8:	2208      	movs	r2, #8
 8002aea:	409a      	lsls	r2, r3
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002af4:	f043 0201 	orr.w	r2, r3, #1
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b00:	2201      	movs	r2, #1
 8002b02:	409a      	lsls	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	4013      	ands	r3, r2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d012      	beq.n	8002b32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00b      	beq.n	8002b32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1e:	2201      	movs	r2, #1
 8002b20:	409a      	lsls	r2, r3
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b2a:	f043 0202 	orr.w	r2, r3, #2
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b36:	2204      	movs	r2, #4
 8002b38:	409a      	lsls	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d012      	beq.n	8002b68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00b      	beq.n	8002b68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b54:	2204      	movs	r2, #4
 8002b56:	409a      	lsls	r2, r3
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b60:	f043 0204 	orr.w	r2, r3, #4
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b6c:	2210      	movs	r2, #16
 8002b6e:	409a      	lsls	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d043      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0308 	and.w	r3, r3, #8
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d03c      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8a:	2210      	movs	r2, #16
 8002b8c:	409a      	lsls	r2, r3
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d018      	beq.n	8002bd2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d108      	bne.n	8002bc0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d024      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	4798      	blx	r3
 8002bbe:	e01f      	b.n	8002c00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d01b      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	4798      	blx	r3
 8002bd0:	e016      	b.n	8002c00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d107      	bne.n	8002bf0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f022 0208 	bic.w	r2, r2, #8
 8002bee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c04:	2220      	movs	r2, #32
 8002c06:	409a      	lsls	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 808f 	beq.w	8002d30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0310 	and.w	r3, r3, #16
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f000 8087 	beq.w	8002d30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c26:	2220      	movs	r2, #32
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b05      	cmp	r3, #5
 8002c38:	d136      	bne.n	8002ca8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0216 	bic.w	r2, r2, #22
 8002c48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	695a      	ldr	r2, [r3, #20]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d103      	bne.n	8002c6a <HAL_DMA_IRQHandler+0x1da>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d007      	beq.n	8002c7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 0208 	bic.w	r2, r2, #8
 8002c78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c7e:	223f      	movs	r2, #63	; 0x3f
 8002c80:	409a      	lsls	r2, r3
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d07e      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	4798      	blx	r3
        }
        return;
 8002ca6:	e079      	b.n	8002d9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d01d      	beq.n	8002cf2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10d      	bne.n	8002ce0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d031      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	4798      	blx	r3
 8002cd4:	e02c      	b.n	8002d30 <HAL_DMA_IRQHandler+0x2a0>
 8002cd6:	bf00      	nop
 8002cd8:	2000000c 	.word	0x2000000c
 8002cdc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d023      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	4798      	blx	r3
 8002cf0:	e01e      	b.n	8002d30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10f      	bne.n	8002d20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 0210 	bic.w	r2, r2, #16
 8002d0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d032      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d022      	beq.n	8002d8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2205      	movs	r2, #5
 8002d48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 0201 	bic.w	r2, r2, #1
 8002d5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	60bb      	str	r3, [r7, #8]
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d307      	bcc.n	8002d78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1f2      	bne.n	8002d5c <HAL_DMA_IRQHandler+0x2cc>
 8002d76:	e000      	b.n	8002d7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002d78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d005      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	4798      	blx	r3
 8002d9a:	e000      	b.n	8002d9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d9c:	bf00      	nop
    }
  }
}
 8002d9e:	3718      	adds	r7, #24
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
 8002db0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002dc0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	2b40      	cmp	r3, #64	; 0x40
 8002dd0:	d108      	bne.n	8002de4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68ba      	ldr	r2, [r7, #8]
 8002de0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002de2:	e007      	b.n	8002df4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68ba      	ldr	r2, [r7, #8]
 8002dea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	60da      	str	r2, [r3, #12]
}
 8002df4:	bf00      	nop
 8002df6:	3714      	adds	r7, #20
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	3b10      	subs	r3, #16
 8002e10:	4a14      	ldr	r2, [pc, #80]	; (8002e64 <DMA_CalcBaseAndBitshift+0x64>)
 8002e12:	fba2 2303 	umull	r2, r3, r2, r3
 8002e16:	091b      	lsrs	r3, r3, #4
 8002e18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e1a:	4a13      	ldr	r2, [pc, #76]	; (8002e68 <DMA_CalcBaseAndBitshift+0x68>)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4413      	add	r3, r2
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	461a      	mov	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2b03      	cmp	r3, #3
 8002e2c:	d909      	bls.n	8002e42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e36:	f023 0303 	bic.w	r3, r3, #3
 8002e3a:	1d1a      	adds	r2, r3, #4
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	659a      	str	r2, [r3, #88]	; 0x58
 8002e40:	e007      	b.n	8002e52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e4a:	f023 0303 	bic.w	r3, r3, #3
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3714      	adds	r7, #20
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	aaaaaaab 	.word	0xaaaaaaab
 8002e68:	08007b60 	.word	0x08007b60

08002e6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e74:	2300      	movs	r3, #0
 8002e76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d11f      	bne.n	8002ec6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2b03      	cmp	r3, #3
 8002e8a:	d856      	bhi.n	8002f3a <DMA_CheckFifoParam+0xce>
 8002e8c:	a201      	add	r2, pc, #4	; (adr r2, 8002e94 <DMA_CheckFifoParam+0x28>)
 8002e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e92:	bf00      	nop
 8002e94:	08002ea5 	.word	0x08002ea5
 8002e98:	08002eb7 	.word	0x08002eb7
 8002e9c:	08002ea5 	.word	0x08002ea5
 8002ea0:	08002f3b 	.word	0x08002f3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d046      	beq.n	8002f3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eb4:	e043      	b.n	8002f3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ebe:	d140      	bne.n	8002f42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ec4:	e03d      	b.n	8002f42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ece:	d121      	bne.n	8002f14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b03      	cmp	r3, #3
 8002ed4:	d837      	bhi.n	8002f46 <DMA_CheckFifoParam+0xda>
 8002ed6:	a201      	add	r2, pc, #4	; (adr r2, 8002edc <DMA_CheckFifoParam+0x70>)
 8002ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002edc:	08002eed 	.word	0x08002eed
 8002ee0:	08002ef3 	.word	0x08002ef3
 8002ee4:	08002eed 	.word	0x08002eed
 8002ee8:	08002f05 	.word	0x08002f05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	73fb      	strb	r3, [r7, #15]
      break;
 8002ef0:	e030      	b.n	8002f54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d025      	beq.n	8002f4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f02:	e022      	b.n	8002f4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f0c:	d11f      	bne.n	8002f4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f12:	e01c      	b.n	8002f4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d903      	bls.n	8002f22 <DMA_CheckFifoParam+0xb6>
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	d003      	beq.n	8002f28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f20:	e018      	b.n	8002f54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	73fb      	strb	r3, [r7, #15]
      break;
 8002f26:	e015      	b.n	8002f54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00e      	beq.n	8002f52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	73fb      	strb	r3, [r7, #15]
      break;
 8002f38:	e00b      	b.n	8002f52 <DMA_CheckFifoParam+0xe6>
      break;
 8002f3a:	bf00      	nop
 8002f3c:	e00a      	b.n	8002f54 <DMA_CheckFifoParam+0xe8>
      break;
 8002f3e:	bf00      	nop
 8002f40:	e008      	b.n	8002f54 <DMA_CheckFifoParam+0xe8>
      break;
 8002f42:	bf00      	nop
 8002f44:	e006      	b.n	8002f54 <DMA_CheckFifoParam+0xe8>
      break;
 8002f46:	bf00      	nop
 8002f48:	e004      	b.n	8002f54 <DMA_CheckFifoParam+0xe8>
      break;
 8002f4a:	bf00      	nop
 8002f4c:	e002      	b.n	8002f54 <DMA_CheckFifoParam+0xe8>
      break;   
 8002f4e:	bf00      	nop
 8002f50:	e000      	b.n	8002f54 <DMA_CheckFifoParam+0xe8>
      break;
 8002f52:	bf00      	nop
    }
  } 
  
  return status; 
 8002f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3714      	adds	r7, #20
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop

08002f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b089      	sub	sp, #36	; 0x24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f72:	2300      	movs	r3, #0
 8002f74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f76:	2300      	movs	r3, #0
 8002f78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	e159      	b.n	8003234 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f80:	2201      	movs	r2, #1
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	4013      	ands	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	f040 8148 	bne.w	800322e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d005      	beq.n	8002fb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d130      	bne.n	8003018 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	2203      	movs	r2, #3
 8002fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4013      	ands	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fec:	2201      	movs	r2, #1
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	091b      	lsrs	r3, r3, #4
 8003002:	f003 0201 	and.w	r2, r3, #1
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4313      	orrs	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f003 0303 	and.w	r3, r3, #3
 8003020:	2b03      	cmp	r3, #3
 8003022:	d017      	beq.n	8003054 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	2203      	movs	r2, #3
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d123      	bne.n	80030a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	08da      	lsrs	r2, r3, #3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3208      	adds	r2, #8
 8003068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800306c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	220f      	movs	r2, #15
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	43db      	mvns	r3, r3
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	4013      	ands	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	691a      	ldr	r2, [r3, #16]
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	4313      	orrs	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	08da      	lsrs	r2, r3, #3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	3208      	adds	r2, #8
 80030a2:	69b9      	ldr	r1, [r7, #24]
 80030a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	2203      	movs	r2, #3
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	43db      	mvns	r3, r3
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	4013      	ands	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f003 0203 	and.w	r2, r3, #3
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f000 80a2 	beq.w	800322e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	4b57      	ldr	r3, [pc, #348]	; (800324c <HAL_GPIO_Init+0x2e8>)
 80030f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f2:	4a56      	ldr	r2, [pc, #344]	; (800324c <HAL_GPIO_Init+0x2e8>)
 80030f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030f8:	6453      	str	r3, [r2, #68]	; 0x44
 80030fa:	4b54      	ldr	r3, [pc, #336]	; (800324c <HAL_GPIO_Init+0x2e8>)
 80030fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003102:	60fb      	str	r3, [r7, #12]
 8003104:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003106:	4a52      	ldr	r2, [pc, #328]	; (8003250 <HAL_GPIO_Init+0x2ec>)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	089b      	lsrs	r3, r3, #2
 800310c:	3302      	adds	r3, #2
 800310e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003112:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	220f      	movs	r2, #15
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43db      	mvns	r3, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4013      	ands	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a49      	ldr	r2, [pc, #292]	; (8003254 <HAL_GPIO_Init+0x2f0>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d019      	beq.n	8003166 <HAL_GPIO_Init+0x202>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a48      	ldr	r2, [pc, #288]	; (8003258 <HAL_GPIO_Init+0x2f4>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d013      	beq.n	8003162 <HAL_GPIO_Init+0x1fe>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a47      	ldr	r2, [pc, #284]	; (800325c <HAL_GPIO_Init+0x2f8>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d00d      	beq.n	800315e <HAL_GPIO_Init+0x1fa>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a46      	ldr	r2, [pc, #280]	; (8003260 <HAL_GPIO_Init+0x2fc>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d007      	beq.n	800315a <HAL_GPIO_Init+0x1f6>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a45      	ldr	r2, [pc, #276]	; (8003264 <HAL_GPIO_Init+0x300>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d101      	bne.n	8003156 <HAL_GPIO_Init+0x1f2>
 8003152:	2304      	movs	r3, #4
 8003154:	e008      	b.n	8003168 <HAL_GPIO_Init+0x204>
 8003156:	2307      	movs	r3, #7
 8003158:	e006      	b.n	8003168 <HAL_GPIO_Init+0x204>
 800315a:	2303      	movs	r3, #3
 800315c:	e004      	b.n	8003168 <HAL_GPIO_Init+0x204>
 800315e:	2302      	movs	r3, #2
 8003160:	e002      	b.n	8003168 <HAL_GPIO_Init+0x204>
 8003162:	2301      	movs	r3, #1
 8003164:	e000      	b.n	8003168 <HAL_GPIO_Init+0x204>
 8003166:	2300      	movs	r3, #0
 8003168:	69fa      	ldr	r2, [r7, #28]
 800316a:	f002 0203 	and.w	r2, r2, #3
 800316e:	0092      	lsls	r2, r2, #2
 8003170:	4093      	lsls	r3, r2
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	4313      	orrs	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003178:	4935      	ldr	r1, [pc, #212]	; (8003250 <HAL_GPIO_Init+0x2ec>)
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	089b      	lsrs	r3, r3, #2
 800317e:	3302      	adds	r3, #2
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003186:	4b38      	ldr	r3, [pc, #224]	; (8003268 <HAL_GPIO_Init+0x304>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	43db      	mvns	r3, r3
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4013      	ands	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031aa:	4a2f      	ldr	r2, [pc, #188]	; (8003268 <HAL_GPIO_Init+0x304>)
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031b0:	4b2d      	ldr	r3, [pc, #180]	; (8003268 <HAL_GPIO_Init+0x304>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	43db      	mvns	r3, r3
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4013      	ands	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d003      	beq.n	80031d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031d4:	4a24      	ldr	r2, [pc, #144]	; (8003268 <HAL_GPIO_Init+0x304>)
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031da:	4b23      	ldr	r3, [pc, #140]	; (8003268 <HAL_GPIO_Init+0x304>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	43db      	mvns	r3, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4013      	ands	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031fe:	4a1a      	ldr	r2, [pc, #104]	; (8003268 <HAL_GPIO_Init+0x304>)
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003204:	4b18      	ldr	r3, [pc, #96]	; (8003268 <HAL_GPIO_Init+0x304>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	43db      	mvns	r3, r3
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	4013      	ands	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d003      	beq.n	8003228 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	4313      	orrs	r3, r2
 8003226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003228:	4a0f      	ldr	r2, [pc, #60]	; (8003268 <HAL_GPIO_Init+0x304>)
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	3301      	adds	r3, #1
 8003232:	61fb      	str	r3, [r7, #28]
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	2b0f      	cmp	r3, #15
 8003238:	f67f aea2 	bls.w	8002f80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800323c:	bf00      	nop
 800323e:	bf00      	nop
 8003240:	3724      	adds	r7, #36	; 0x24
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	40023800 	.word	0x40023800
 8003250:	40013800 	.word	0x40013800
 8003254:	40020000 	.word	0x40020000
 8003258:	40020400 	.word	0x40020400
 800325c:	40020800 	.word	0x40020800
 8003260:	40020c00 	.word	0x40020c00
 8003264:	40021000 	.word	0x40021000
 8003268:	40013c00 	.word	0x40013c00

0800326c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	460b      	mov	r3, r1
 8003276:	807b      	strh	r3, [r7, #2]
 8003278:	4613      	mov	r3, r2
 800327a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800327c:	787b      	ldrb	r3, [r7, #1]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003282:	887a      	ldrh	r2, [r7, #2]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003288:	e003      	b.n	8003292 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800328a:	887b      	ldrh	r3, [r7, #2]
 800328c:	041a      	lsls	r2, r3, #16
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	619a      	str	r2, [r3, #24]
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr

0800329e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800329e:	b480      	push	{r7}
 80032a0:	b085      	sub	sp, #20
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
 80032a6:	460b      	mov	r3, r1
 80032a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032b0:	887a      	ldrh	r2, [r7, #2]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	4013      	ands	r3, r2
 80032b6:	041a      	lsls	r2, r3, #16
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	43d9      	mvns	r1, r3
 80032bc:	887b      	ldrh	r3, [r7, #2]
 80032be:	400b      	ands	r3, r1
 80032c0:	431a      	orrs	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	619a      	str	r2, [r3, #24]
}
 80032c6:	bf00      	nop
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
	...

080032d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b086      	sub	sp, #24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d101      	bne.n	80032e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e267      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d075      	beq.n	80033de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80032f2:	4b88      	ldr	r3, [pc, #544]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d00c      	beq.n	8003318 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032fe:	4b85      	ldr	r3, [pc, #532]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003306:	2b08      	cmp	r3, #8
 8003308:	d112      	bne.n	8003330 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800330a:	4b82      	ldr	r3, [pc, #520]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003312:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003316:	d10b      	bne.n	8003330 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003318:	4b7e      	ldr	r3, [pc, #504]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d05b      	beq.n	80033dc <HAL_RCC_OscConfig+0x108>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d157      	bne.n	80033dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e242      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003338:	d106      	bne.n	8003348 <HAL_RCC_OscConfig+0x74>
 800333a:	4b76      	ldr	r3, [pc, #472]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a75      	ldr	r2, [pc, #468]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003344:	6013      	str	r3, [r2, #0]
 8003346:	e01d      	b.n	8003384 <HAL_RCC_OscConfig+0xb0>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003350:	d10c      	bne.n	800336c <HAL_RCC_OscConfig+0x98>
 8003352:	4b70      	ldr	r3, [pc, #448]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a6f      	ldr	r2, [pc, #444]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800335c:	6013      	str	r3, [r2, #0]
 800335e:	4b6d      	ldr	r3, [pc, #436]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a6c      	ldr	r2, [pc, #432]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003368:	6013      	str	r3, [r2, #0]
 800336a:	e00b      	b.n	8003384 <HAL_RCC_OscConfig+0xb0>
 800336c:	4b69      	ldr	r3, [pc, #420]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a68      	ldr	r2, [pc, #416]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003376:	6013      	str	r3, [r2, #0]
 8003378:	4b66      	ldr	r3, [pc, #408]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a65      	ldr	r2, [pc, #404]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 800337e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003382:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d013      	beq.n	80033b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338c:	f7fe fc42 	bl	8001c14 <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003394:	f7fe fc3e 	bl	8001c14 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b64      	cmp	r3, #100	; 0x64
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e207      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033a6:	4b5b      	ldr	r3, [pc, #364]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d0f0      	beq.n	8003394 <HAL_RCC_OscConfig+0xc0>
 80033b2:	e014      	b.n	80033de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b4:	f7fe fc2e 	bl	8001c14 <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033bc:	f7fe fc2a 	bl	8001c14 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b64      	cmp	r3, #100	; 0x64
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e1f3      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ce:	4b51      	ldr	r3, [pc, #324]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1f0      	bne.n	80033bc <HAL_RCC_OscConfig+0xe8>
 80033da:	e000      	b.n	80033de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d063      	beq.n	80034b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80033ea:	4b4a      	ldr	r3, [pc, #296]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 030c 	and.w	r3, r3, #12
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00b      	beq.n	800340e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033f6:	4b47      	ldr	r3, [pc, #284]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80033fe:	2b08      	cmp	r3, #8
 8003400:	d11c      	bne.n	800343c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003402:	4b44      	ldr	r3, [pc, #272]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d116      	bne.n	800343c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800340e:	4b41      	ldr	r3, [pc, #260]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d005      	beq.n	8003426 <HAL_RCC_OscConfig+0x152>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d001      	beq.n	8003426 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e1c7      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003426:	4b3b      	ldr	r3, [pc, #236]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	4937      	ldr	r1, [pc, #220]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003436:	4313      	orrs	r3, r2
 8003438:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800343a:	e03a      	b.n	80034b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d020      	beq.n	8003486 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003444:	4b34      	ldr	r3, [pc, #208]	; (8003518 <HAL_RCC_OscConfig+0x244>)
 8003446:	2201      	movs	r2, #1
 8003448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800344a:	f7fe fbe3 	bl	8001c14 <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003452:	f7fe fbdf 	bl	8001c14 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e1a8      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003464:	4b2b      	ldr	r3, [pc, #172]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0f0      	beq.n	8003452 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003470:	4b28      	ldr	r3, [pc, #160]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	4925      	ldr	r1, [pc, #148]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 8003480:	4313      	orrs	r3, r2
 8003482:	600b      	str	r3, [r1, #0]
 8003484:	e015      	b.n	80034b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003486:	4b24      	ldr	r3, [pc, #144]	; (8003518 <HAL_RCC_OscConfig+0x244>)
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348c:	f7fe fbc2 	bl	8001c14 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003494:	f7fe fbbe 	bl	8001c14 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e187      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034a6:	4b1b      	ldr	r3, [pc, #108]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1f0      	bne.n	8003494 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0308 	and.w	r3, r3, #8
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d036      	beq.n	800352c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d016      	beq.n	80034f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034c6:	4b15      	ldr	r3, [pc, #84]	; (800351c <HAL_RCC_OscConfig+0x248>)
 80034c8:	2201      	movs	r2, #1
 80034ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034cc:	f7fe fba2 	bl	8001c14 <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034d4:	f7fe fb9e 	bl	8001c14 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e167      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034e6:	4b0b      	ldr	r3, [pc, #44]	; (8003514 <HAL_RCC_OscConfig+0x240>)
 80034e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0f0      	beq.n	80034d4 <HAL_RCC_OscConfig+0x200>
 80034f2:	e01b      	b.n	800352c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034f4:	4b09      	ldr	r3, [pc, #36]	; (800351c <HAL_RCC_OscConfig+0x248>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034fa:	f7fe fb8b 	bl	8001c14 <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003500:	e00e      	b.n	8003520 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003502:	f7fe fb87 	bl	8001c14 <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d907      	bls.n	8003520 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e150      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
 8003514:	40023800 	.word	0x40023800
 8003518:	42470000 	.word	0x42470000
 800351c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003520:	4b88      	ldr	r3, [pc, #544]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 8003522:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1ea      	bne.n	8003502 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0304 	and.w	r3, r3, #4
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 8097 	beq.w	8003668 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800353a:	2300      	movs	r3, #0
 800353c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800353e:	4b81      	ldr	r3, [pc, #516]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10f      	bne.n	800356a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800354a:	2300      	movs	r3, #0
 800354c:	60bb      	str	r3, [r7, #8]
 800354e:	4b7d      	ldr	r3, [pc, #500]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 8003550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003552:	4a7c      	ldr	r2, [pc, #496]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 8003554:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003558:	6413      	str	r3, [r2, #64]	; 0x40
 800355a:	4b7a      	ldr	r3, [pc, #488]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003562:	60bb      	str	r3, [r7, #8]
 8003564:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003566:	2301      	movs	r3, #1
 8003568:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800356a:	4b77      	ldr	r3, [pc, #476]	; (8003748 <HAL_RCC_OscConfig+0x474>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003572:	2b00      	cmp	r3, #0
 8003574:	d118      	bne.n	80035a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003576:	4b74      	ldr	r3, [pc, #464]	; (8003748 <HAL_RCC_OscConfig+0x474>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a73      	ldr	r2, [pc, #460]	; (8003748 <HAL_RCC_OscConfig+0x474>)
 800357c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003580:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003582:	f7fe fb47 	bl	8001c14 <HAL_GetTick>
 8003586:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003588:	e008      	b.n	800359c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800358a:	f7fe fb43 	bl	8001c14 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	2b02      	cmp	r3, #2
 8003596:	d901      	bls.n	800359c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e10c      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800359c:	4b6a      	ldr	r3, [pc, #424]	; (8003748 <HAL_RCC_OscConfig+0x474>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d0f0      	beq.n	800358a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d106      	bne.n	80035be <HAL_RCC_OscConfig+0x2ea>
 80035b0:	4b64      	ldr	r3, [pc, #400]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035b4:	4a63      	ldr	r2, [pc, #396]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	6713      	str	r3, [r2, #112]	; 0x70
 80035bc:	e01c      	b.n	80035f8 <HAL_RCC_OscConfig+0x324>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	2b05      	cmp	r3, #5
 80035c4:	d10c      	bne.n	80035e0 <HAL_RCC_OscConfig+0x30c>
 80035c6:	4b5f      	ldr	r3, [pc, #380]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ca:	4a5e      	ldr	r2, [pc, #376]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035cc:	f043 0304 	orr.w	r3, r3, #4
 80035d0:	6713      	str	r3, [r2, #112]	; 0x70
 80035d2:	4b5c      	ldr	r3, [pc, #368]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d6:	4a5b      	ldr	r2, [pc, #364]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035d8:	f043 0301 	orr.w	r3, r3, #1
 80035dc:	6713      	str	r3, [r2, #112]	; 0x70
 80035de:	e00b      	b.n	80035f8 <HAL_RCC_OscConfig+0x324>
 80035e0:	4b58      	ldr	r3, [pc, #352]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e4:	4a57      	ldr	r2, [pc, #348]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035e6:	f023 0301 	bic.w	r3, r3, #1
 80035ea:	6713      	str	r3, [r2, #112]	; 0x70
 80035ec:	4b55      	ldr	r3, [pc, #340]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f0:	4a54      	ldr	r2, [pc, #336]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80035f2:	f023 0304 	bic.w	r3, r3, #4
 80035f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d015      	beq.n	800362c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003600:	f7fe fb08 	bl	8001c14 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003606:	e00a      	b.n	800361e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003608:	f7fe fb04 	bl	8001c14 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	f241 3288 	movw	r2, #5000	; 0x1388
 8003616:	4293      	cmp	r3, r2
 8003618:	d901      	bls.n	800361e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800361a:	2303      	movs	r3, #3
 800361c:	e0cb      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800361e:	4b49      	ldr	r3, [pc, #292]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 8003620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d0ee      	beq.n	8003608 <HAL_RCC_OscConfig+0x334>
 800362a:	e014      	b.n	8003656 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800362c:	f7fe faf2 	bl	8001c14 <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003632:	e00a      	b.n	800364a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003634:	f7fe faee 	bl	8001c14 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003642:	4293      	cmp	r3, r2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e0b5      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800364a:	4b3e      	ldr	r3, [pc, #248]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 800364c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1ee      	bne.n	8003634 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003656:	7dfb      	ldrb	r3, [r7, #23]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d105      	bne.n	8003668 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800365c:	4b39      	ldr	r3, [pc, #228]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 800365e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003660:	4a38      	ldr	r2, [pc, #224]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 8003662:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003666:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	2b00      	cmp	r3, #0
 800366e:	f000 80a1 	beq.w	80037b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003672:	4b34      	ldr	r3, [pc, #208]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 030c 	and.w	r3, r3, #12
 800367a:	2b08      	cmp	r3, #8
 800367c:	d05c      	beq.n	8003738 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	2b02      	cmp	r3, #2
 8003684:	d141      	bne.n	800370a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003686:	4b31      	ldr	r3, [pc, #196]	; (800374c <HAL_RCC_OscConfig+0x478>)
 8003688:	2200      	movs	r2, #0
 800368a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800368c:	f7fe fac2 	bl	8001c14 <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003692:	e008      	b.n	80036a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003694:	f7fe fabe 	bl	8001c14 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e087      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036a6:	4b27      	ldr	r3, [pc, #156]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1f0      	bne.n	8003694 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	69da      	ldr	r2, [r3, #28]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a1b      	ldr	r3, [r3, #32]
 80036ba:	431a      	orrs	r2, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c0:	019b      	lsls	r3, r3, #6
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c8:	085b      	lsrs	r3, r3, #1
 80036ca:	3b01      	subs	r3, #1
 80036cc:	041b      	lsls	r3, r3, #16
 80036ce:	431a      	orrs	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d4:	061b      	lsls	r3, r3, #24
 80036d6:	491b      	ldr	r1, [pc, #108]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036dc:	4b1b      	ldr	r3, [pc, #108]	; (800374c <HAL_RCC_OscConfig+0x478>)
 80036de:	2201      	movs	r2, #1
 80036e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e2:	f7fe fa97 	bl	8001c14 <HAL_GetTick>
 80036e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036e8:	e008      	b.n	80036fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036ea:	f7fe fa93 	bl	8001c14 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d901      	bls.n	80036fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e05c      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036fc:	4b11      	ldr	r3, [pc, #68]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d0f0      	beq.n	80036ea <HAL_RCC_OscConfig+0x416>
 8003708:	e054      	b.n	80037b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800370a:	4b10      	ldr	r3, [pc, #64]	; (800374c <HAL_RCC_OscConfig+0x478>)
 800370c:	2200      	movs	r2, #0
 800370e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003710:	f7fe fa80 	bl	8001c14 <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003718:	f7fe fa7c 	bl	8001c14 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e045      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800372a:	4b06      	ldr	r3, [pc, #24]	; (8003744 <HAL_RCC_OscConfig+0x470>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1f0      	bne.n	8003718 <HAL_RCC_OscConfig+0x444>
 8003736:	e03d      	b.n	80037b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d107      	bne.n	8003750 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e038      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
 8003744:	40023800 	.word	0x40023800
 8003748:	40007000 	.word	0x40007000
 800374c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003750:	4b1b      	ldr	r3, [pc, #108]	; (80037c0 <HAL_RCC_OscConfig+0x4ec>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d028      	beq.n	80037b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003768:	429a      	cmp	r2, r3
 800376a:	d121      	bne.n	80037b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003776:	429a      	cmp	r2, r3
 8003778:	d11a      	bne.n	80037b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003780:	4013      	ands	r3, r2
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003786:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003788:	4293      	cmp	r3, r2
 800378a:	d111      	bne.n	80037b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003796:	085b      	lsrs	r3, r3, #1
 8003798:	3b01      	subs	r3, #1
 800379a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800379c:	429a      	cmp	r2, r3
 800379e:	d107      	bne.n	80037b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d001      	beq.n	80037b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e000      	b.n	80037b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	40023800 	.word	0x40023800

080037c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e0cc      	b.n	8003972 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037d8:	4b68      	ldr	r3, [pc, #416]	; (800397c <HAL_RCC_ClockConfig+0x1b8>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d90c      	bls.n	8003800 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037e6:	4b65      	ldr	r3, [pc, #404]	; (800397c <HAL_RCC_ClockConfig+0x1b8>)
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ee:	4b63      	ldr	r3, [pc, #396]	; (800397c <HAL_RCC_ClockConfig+0x1b8>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d001      	beq.n	8003800 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e0b8      	b.n	8003972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d020      	beq.n	800384e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003818:	4b59      	ldr	r3, [pc, #356]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	4a58      	ldr	r2, [pc, #352]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 800381e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003822:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0308 	and.w	r3, r3, #8
 800382c:	2b00      	cmp	r3, #0
 800382e:	d005      	beq.n	800383c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003830:	4b53      	ldr	r3, [pc, #332]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	4a52      	ldr	r2, [pc, #328]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 8003836:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800383a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800383c:	4b50      	ldr	r3, [pc, #320]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	494d      	ldr	r1, [pc, #308]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 800384a:	4313      	orrs	r3, r2
 800384c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d044      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d107      	bne.n	8003872 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003862:	4b47      	ldr	r3, [pc, #284]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d119      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e07f      	b.n	8003972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	2b02      	cmp	r3, #2
 8003878:	d003      	beq.n	8003882 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800387e:	2b03      	cmp	r3, #3
 8003880:	d107      	bne.n	8003892 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003882:	4b3f      	ldr	r3, [pc, #252]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d109      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e06f      	b.n	8003972 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003892:	4b3b      	ldr	r3, [pc, #236]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0302 	and.w	r3, r3, #2
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e067      	b.n	8003972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038a2:	4b37      	ldr	r3, [pc, #220]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f023 0203 	bic.w	r2, r3, #3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	4934      	ldr	r1, [pc, #208]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038b4:	f7fe f9ae 	bl	8001c14 <HAL_GetTick>
 80038b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ba:	e00a      	b.n	80038d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038bc:	f7fe f9aa 	bl	8001c14 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e04f      	b.n	8003972 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038d2:	4b2b      	ldr	r3, [pc, #172]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 020c 	and.w	r2, r3, #12
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d1eb      	bne.n	80038bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038e4:	4b25      	ldr	r3, [pc, #148]	; (800397c <HAL_RCC_ClockConfig+0x1b8>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	683a      	ldr	r2, [r7, #0]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d20c      	bcs.n	800390c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038f2:	4b22      	ldr	r3, [pc, #136]	; (800397c <HAL_RCC_ClockConfig+0x1b8>)
 80038f4:	683a      	ldr	r2, [r7, #0]
 80038f6:	b2d2      	uxtb	r2, r2
 80038f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038fa:	4b20      	ldr	r3, [pc, #128]	; (800397c <HAL_RCC_ClockConfig+0x1b8>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	d001      	beq.n	800390c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e032      	b.n	8003972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	d008      	beq.n	800392a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003918:	4b19      	ldr	r3, [pc, #100]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	4916      	ldr	r1, [pc, #88]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 8003926:	4313      	orrs	r3, r2
 8003928:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0308 	and.w	r3, r3, #8
 8003932:	2b00      	cmp	r3, #0
 8003934:	d009      	beq.n	800394a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003936:	4b12      	ldr	r3, [pc, #72]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	691b      	ldr	r3, [r3, #16]
 8003942:	00db      	lsls	r3, r3, #3
 8003944:	490e      	ldr	r1, [pc, #56]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 8003946:	4313      	orrs	r3, r2
 8003948:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800394a:	f000 f821 	bl	8003990 <HAL_RCC_GetSysClockFreq>
 800394e:	4602      	mov	r2, r0
 8003950:	4b0b      	ldr	r3, [pc, #44]	; (8003980 <HAL_RCC_ClockConfig+0x1bc>)
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	091b      	lsrs	r3, r3, #4
 8003956:	f003 030f 	and.w	r3, r3, #15
 800395a:	490a      	ldr	r1, [pc, #40]	; (8003984 <HAL_RCC_ClockConfig+0x1c0>)
 800395c:	5ccb      	ldrb	r3, [r1, r3]
 800395e:	fa22 f303 	lsr.w	r3, r2, r3
 8003962:	4a09      	ldr	r2, [pc, #36]	; (8003988 <HAL_RCC_ClockConfig+0x1c4>)
 8003964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003966:	4b09      	ldr	r3, [pc, #36]	; (800398c <HAL_RCC_ClockConfig+0x1c8>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe f90e 	bl	8001b8c <HAL_InitTick>

  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	40023c00 	.word	0x40023c00
 8003980:	40023800 	.word	0x40023800
 8003984:	08007b48 	.word	0x08007b48
 8003988:	2000000c 	.word	0x2000000c
 800398c:	20000010 	.word	0x20000010

08003990 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003994:	b094      	sub	sp, #80	; 0x50
 8003996:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003998:	2300      	movs	r3, #0
 800399a:	647b      	str	r3, [r7, #68]	; 0x44
 800399c:	2300      	movs	r3, #0
 800399e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039a0:	2300      	movs	r3, #0
 80039a2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80039a4:	2300      	movs	r3, #0
 80039a6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039a8:	4b79      	ldr	r3, [pc, #484]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x200>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 030c 	and.w	r3, r3, #12
 80039b0:	2b08      	cmp	r3, #8
 80039b2:	d00d      	beq.n	80039d0 <HAL_RCC_GetSysClockFreq+0x40>
 80039b4:	2b08      	cmp	r3, #8
 80039b6:	f200 80e1 	bhi.w	8003b7c <HAL_RCC_GetSysClockFreq+0x1ec>
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d002      	beq.n	80039c4 <HAL_RCC_GetSysClockFreq+0x34>
 80039be:	2b04      	cmp	r3, #4
 80039c0:	d003      	beq.n	80039ca <HAL_RCC_GetSysClockFreq+0x3a>
 80039c2:	e0db      	b.n	8003b7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039c4:	4b73      	ldr	r3, [pc, #460]	; (8003b94 <HAL_RCC_GetSysClockFreq+0x204>)
 80039c6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80039c8:	e0db      	b.n	8003b82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039ca:	4b73      	ldr	r3, [pc, #460]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x208>)
 80039cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80039ce:	e0d8      	b.n	8003b82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039d0:	4b6f      	ldr	r3, [pc, #444]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x200>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039d8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039da:	4b6d      	ldr	r3, [pc, #436]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x200>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d063      	beq.n	8003aae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e6:	4b6a      	ldr	r3, [pc, #424]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x200>)
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	099b      	lsrs	r3, r3, #6
 80039ec:	2200      	movs	r2, #0
 80039ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80039f0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80039f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039f8:	633b      	str	r3, [r7, #48]	; 0x30
 80039fa:	2300      	movs	r3, #0
 80039fc:	637b      	str	r3, [r7, #52]	; 0x34
 80039fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003a02:	4622      	mov	r2, r4
 8003a04:	462b      	mov	r3, r5
 8003a06:	f04f 0000 	mov.w	r0, #0
 8003a0a:	f04f 0100 	mov.w	r1, #0
 8003a0e:	0159      	lsls	r1, r3, #5
 8003a10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a14:	0150      	lsls	r0, r2, #5
 8003a16:	4602      	mov	r2, r0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	4621      	mov	r1, r4
 8003a1c:	1a51      	subs	r1, r2, r1
 8003a1e:	6139      	str	r1, [r7, #16]
 8003a20:	4629      	mov	r1, r5
 8003a22:	eb63 0301 	sbc.w	r3, r3, r1
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	f04f 0200 	mov.w	r2, #0
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a34:	4659      	mov	r1, fp
 8003a36:	018b      	lsls	r3, r1, #6
 8003a38:	4651      	mov	r1, sl
 8003a3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a3e:	4651      	mov	r1, sl
 8003a40:	018a      	lsls	r2, r1, #6
 8003a42:	4651      	mov	r1, sl
 8003a44:	ebb2 0801 	subs.w	r8, r2, r1
 8003a48:	4659      	mov	r1, fp
 8003a4a:	eb63 0901 	sbc.w	r9, r3, r1
 8003a4e:	f04f 0200 	mov.w	r2, #0
 8003a52:	f04f 0300 	mov.w	r3, #0
 8003a56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a62:	4690      	mov	r8, r2
 8003a64:	4699      	mov	r9, r3
 8003a66:	4623      	mov	r3, r4
 8003a68:	eb18 0303 	adds.w	r3, r8, r3
 8003a6c:	60bb      	str	r3, [r7, #8]
 8003a6e:	462b      	mov	r3, r5
 8003a70:	eb49 0303 	adc.w	r3, r9, r3
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	f04f 0200 	mov.w	r2, #0
 8003a7a:	f04f 0300 	mov.w	r3, #0
 8003a7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003a82:	4629      	mov	r1, r5
 8003a84:	024b      	lsls	r3, r1, #9
 8003a86:	4621      	mov	r1, r4
 8003a88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a8c:	4621      	mov	r1, r4
 8003a8e:	024a      	lsls	r2, r1, #9
 8003a90:	4610      	mov	r0, r2
 8003a92:	4619      	mov	r1, r3
 8003a94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a96:	2200      	movs	r2, #0
 8003a98:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003aa0:	f7fd f8da 	bl	8000c58 <__aeabi_uldivmod>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003aac:	e058      	b.n	8003b60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aae:	4b38      	ldr	r3, [pc, #224]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	099b      	lsrs	r3, r3, #6
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	4611      	mov	r1, r2
 8003aba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003abe:	623b      	str	r3, [r7, #32]
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	627b      	str	r3, [r7, #36]	; 0x24
 8003ac4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ac8:	4642      	mov	r2, r8
 8003aca:	464b      	mov	r3, r9
 8003acc:	f04f 0000 	mov.w	r0, #0
 8003ad0:	f04f 0100 	mov.w	r1, #0
 8003ad4:	0159      	lsls	r1, r3, #5
 8003ad6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ada:	0150      	lsls	r0, r2, #5
 8003adc:	4602      	mov	r2, r0
 8003ade:	460b      	mov	r3, r1
 8003ae0:	4641      	mov	r1, r8
 8003ae2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ae6:	4649      	mov	r1, r9
 8003ae8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003aec:	f04f 0200 	mov.w	r2, #0
 8003af0:	f04f 0300 	mov.w	r3, #0
 8003af4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003af8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003afc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b00:	ebb2 040a 	subs.w	r4, r2, sl
 8003b04:	eb63 050b 	sbc.w	r5, r3, fp
 8003b08:	f04f 0200 	mov.w	r2, #0
 8003b0c:	f04f 0300 	mov.w	r3, #0
 8003b10:	00eb      	lsls	r3, r5, #3
 8003b12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b16:	00e2      	lsls	r2, r4, #3
 8003b18:	4614      	mov	r4, r2
 8003b1a:	461d      	mov	r5, r3
 8003b1c:	4643      	mov	r3, r8
 8003b1e:	18e3      	adds	r3, r4, r3
 8003b20:	603b      	str	r3, [r7, #0]
 8003b22:	464b      	mov	r3, r9
 8003b24:	eb45 0303 	adc.w	r3, r5, r3
 8003b28:	607b      	str	r3, [r7, #4]
 8003b2a:	f04f 0200 	mov.w	r2, #0
 8003b2e:	f04f 0300 	mov.w	r3, #0
 8003b32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b36:	4629      	mov	r1, r5
 8003b38:	028b      	lsls	r3, r1, #10
 8003b3a:	4621      	mov	r1, r4
 8003b3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b40:	4621      	mov	r1, r4
 8003b42:	028a      	lsls	r2, r1, #10
 8003b44:	4610      	mov	r0, r2
 8003b46:	4619      	mov	r1, r3
 8003b48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	61bb      	str	r3, [r7, #24]
 8003b4e:	61fa      	str	r2, [r7, #28]
 8003b50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b54:	f7fd f880 	bl	8000c58 <__aeabi_uldivmod>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b60:	4b0b      	ldr	r3, [pc, #44]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	0c1b      	lsrs	r3, r3, #16
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	005b      	lsls	r3, r3, #1
 8003b6e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003b70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003b7a:	e002      	b.n	8003b82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b7c:	4b05      	ldr	r3, [pc, #20]	; (8003b94 <HAL_RCC_GetSysClockFreq+0x204>)
 8003b7e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003b80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3750      	adds	r7, #80	; 0x50
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b8e:	bf00      	nop
 8003b90:	40023800 	.word	0x40023800
 8003b94:	00f42400 	.word	0x00f42400
 8003b98:	007a1200 	.word	0x007a1200

08003b9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ba0:	4b03      	ldr	r3, [pc, #12]	; (8003bb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	2000000c 	.word	0x2000000c

08003bb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003bb8:	f7ff fff0 	bl	8003b9c <HAL_RCC_GetHCLKFreq>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	4b05      	ldr	r3, [pc, #20]	; (8003bd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	0a9b      	lsrs	r3, r3, #10
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	4903      	ldr	r1, [pc, #12]	; (8003bd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bca:	5ccb      	ldrb	r3, [r1, r3]
 8003bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40023800 	.word	0x40023800
 8003bd8:	08007b58 	.word	0x08007b58

08003bdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003be0:	f7ff ffdc 	bl	8003b9c <HAL_RCC_GetHCLKFreq>
 8003be4:	4602      	mov	r2, r0
 8003be6:	4b05      	ldr	r3, [pc, #20]	; (8003bfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	0b5b      	lsrs	r3, r3, #13
 8003bec:	f003 0307 	and.w	r3, r3, #7
 8003bf0:	4903      	ldr	r1, [pc, #12]	; (8003c00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bf2:	5ccb      	ldrb	r3, [r1, r3]
 8003bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	08007b58 	.word	0x08007b58

08003c04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e041      	b.n	8003c9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d106      	bne.n	8003c30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7fd fd76 	bl	800171c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2202      	movs	r2, #2
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3304      	adds	r3, #4
 8003c40:	4619      	mov	r1, r3
 8003c42:	4610      	mov	r0, r2
 8003c44:	f000 fc54 	bl	80044f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
	...

08003ca4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d001      	beq.n	8003cbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e044      	b.n	8003d46 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68da      	ldr	r2, [r3, #12]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0201 	orr.w	r2, r2, #1
 8003cd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a1e      	ldr	r2, [pc, #120]	; (8003d54 <HAL_TIM_Base_Start_IT+0xb0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d018      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ce6:	d013      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a1a      	ldr	r2, [pc, #104]	; (8003d58 <HAL_TIM_Base_Start_IT+0xb4>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d00e      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a19      	ldr	r2, [pc, #100]	; (8003d5c <HAL_TIM_Base_Start_IT+0xb8>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d009      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a17      	ldr	r2, [pc, #92]	; (8003d60 <HAL_TIM_Base_Start_IT+0xbc>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d004      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x6c>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a16      	ldr	r2, [pc, #88]	; (8003d64 <HAL_TIM_Base_Start_IT+0xc0>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d111      	bne.n	8003d34 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2b06      	cmp	r3, #6
 8003d20:	d010      	beq.n	8003d44 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f042 0201 	orr.w	r2, r2, #1
 8003d30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d32:	e007      	b.n	8003d44 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0201 	orr.w	r2, r2, #1
 8003d42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3714      	adds	r7, #20
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	40010000 	.word	0x40010000
 8003d58:	40000400 	.word	0x40000400
 8003d5c:	40000800 	.word	0x40000800
 8003d60:	40000c00 	.word	0x40000c00
 8003d64:	40014000 	.word	0x40014000

08003d68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e041      	b.n	8003dfe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f839 	bl	8003e06 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2202      	movs	r2, #2
 8003d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	3304      	adds	r3, #4
 8003da4:	4619      	mov	r1, r3
 8003da6:	4610      	mov	r0, r2
 8003da8:	f000 fba2 	bl	80044f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
	...

08003e1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d109      	bne.n	8003e40 <HAL_TIM_PWM_Start+0x24>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	bf14      	ite	ne
 8003e38:	2301      	movne	r3, #1
 8003e3a:	2300      	moveq	r3, #0
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	e022      	b.n	8003e86 <HAL_TIM_PWM_Start+0x6a>
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	2b04      	cmp	r3, #4
 8003e44:	d109      	bne.n	8003e5a <HAL_TIM_PWM_Start+0x3e>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	bf14      	ite	ne
 8003e52:	2301      	movne	r3, #1
 8003e54:	2300      	moveq	r3, #0
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	e015      	b.n	8003e86 <HAL_TIM_PWM_Start+0x6a>
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d109      	bne.n	8003e74 <HAL_TIM_PWM_Start+0x58>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	bf14      	ite	ne
 8003e6c:	2301      	movne	r3, #1
 8003e6e:	2300      	moveq	r3, #0
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	e008      	b.n	8003e86 <HAL_TIM_PWM_Start+0x6a>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	bf14      	ite	ne
 8003e80:	2301      	movne	r3, #1
 8003e82:	2300      	moveq	r3, #0
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e068      	b.n	8003f60 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d104      	bne.n	8003e9e <HAL_TIM_PWM_Start+0x82>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2202      	movs	r2, #2
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e9c:	e013      	b.n	8003ec6 <HAL_TIM_PWM_Start+0xaa>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d104      	bne.n	8003eae <HAL_TIM_PWM_Start+0x92>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eac:	e00b      	b.n	8003ec6 <HAL_TIM_PWM_Start+0xaa>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b08      	cmp	r3, #8
 8003eb2:	d104      	bne.n	8003ebe <HAL_TIM_PWM_Start+0xa2>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ebc:	e003      	b.n	8003ec6 <HAL_TIM_PWM_Start+0xaa>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	6839      	ldr	r1, [r7, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fdb4 	bl	8004a3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a23      	ldr	r2, [pc, #140]	; (8003f68 <HAL_TIM_PWM_Start+0x14c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d107      	bne.n	8003eee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003eec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a1d      	ldr	r2, [pc, #116]	; (8003f68 <HAL_TIM_PWM_Start+0x14c>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d018      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f00:	d013      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a19      	ldr	r2, [pc, #100]	; (8003f6c <HAL_TIM_PWM_Start+0x150>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d00e      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a17      	ldr	r2, [pc, #92]	; (8003f70 <HAL_TIM_PWM_Start+0x154>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d009      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a16      	ldr	r2, [pc, #88]	; (8003f74 <HAL_TIM_PWM_Start+0x158>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d004      	beq.n	8003f2a <HAL_TIM_PWM_Start+0x10e>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a14      	ldr	r2, [pc, #80]	; (8003f78 <HAL_TIM_PWM_Start+0x15c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d111      	bne.n	8003f4e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2b06      	cmp	r3, #6
 8003f3a:	d010      	beq.n	8003f5e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f042 0201 	orr.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f4c:	e007      	b.n	8003f5e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f042 0201 	orr.w	r2, r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40010000 	.word	0x40010000
 8003f6c:	40000400 	.word	0x40000400
 8003f70:	40000800 	.word	0x40000800
 8003f74:	40000c00 	.word	0x40000c00
 8003f78:	40014000 	.word	0x40014000

08003f7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d122      	bne.n	8003fd8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d11b      	bne.n	8003fd8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f06f 0202 	mvn.w	r2, #2
 8003fa8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	f003 0303 	and.w	r3, r3, #3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 fa77 	bl	80044b2 <HAL_TIM_IC_CaptureCallback>
 8003fc4:	e005      	b.n	8003fd2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 fa69 	bl	800449e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 fa7a 	bl	80044c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	f003 0304 	and.w	r3, r3, #4
 8003fe2:	2b04      	cmp	r3, #4
 8003fe4:	d122      	bne.n	800402c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d11b      	bne.n	800402c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f06f 0204 	mvn.w	r2, #4
 8003ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2202      	movs	r2, #2
 8004002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 fa4d 	bl	80044b2 <HAL_TIM_IC_CaptureCallback>
 8004018:	e005      	b.n	8004026 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 fa3f 	bl	800449e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 fa50 	bl	80044c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	f003 0308 	and.w	r3, r3, #8
 8004036:	2b08      	cmp	r3, #8
 8004038:	d122      	bne.n	8004080 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	f003 0308 	and.w	r3, r3, #8
 8004044:	2b08      	cmp	r3, #8
 8004046:	d11b      	bne.n	8004080 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f06f 0208 	mvn.w	r2, #8
 8004050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2204      	movs	r2, #4
 8004056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	69db      	ldr	r3, [r3, #28]
 800405e:	f003 0303 	and.w	r3, r3, #3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 fa23 	bl	80044b2 <HAL_TIM_IC_CaptureCallback>
 800406c:	e005      	b.n	800407a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 fa15 	bl	800449e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 fa26 	bl	80044c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	f003 0310 	and.w	r3, r3, #16
 800408a:	2b10      	cmp	r3, #16
 800408c:	d122      	bne.n	80040d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f003 0310 	and.w	r3, r3, #16
 8004098:	2b10      	cmp	r3, #16
 800409a:	d11b      	bne.n	80040d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0210 	mvn.w	r2, #16
 80040a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2208      	movs	r2, #8
 80040aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f9f9 	bl	80044b2 <HAL_TIM_IC_CaptureCallback>
 80040c0:	e005      	b.n	80040ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f9eb 	bl	800449e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 f9fc 	bl	80044c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d10e      	bne.n	8004100 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d107      	bne.n	8004100 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f06f 0201 	mvn.w	r2, #1
 80040f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f7fd f9a8 	bl	8001450 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800410a:	2b80      	cmp	r3, #128	; 0x80
 800410c:	d10e      	bne.n	800412c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004118:	2b80      	cmp	r3, #128	; 0x80
 800411a:	d107      	bne.n	800412c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 fd78 	bl	8004c1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004136:	2b40      	cmp	r3, #64	; 0x40
 8004138:	d10e      	bne.n	8004158 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004144:	2b40      	cmp	r3, #64	; 0x40
 8004146:	d107      	bne.n	8004158 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f9c1 	bl	80044da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f003 0320 	and.w	r3, r3, #32
 8004162:	2b20      	cmp	r3, #32
 8004164:	d10e      	bne.n	8004184 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f003 0320 	and.w	r3, r3, #32
 8004170:	2b20      	cmp	r3, #32
 8004172:	d107      	bne.n	8004184 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0220 	mvn.w	r2, #32
 800417c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 fd42 	bl	8004c08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004184:	bf00      	nop
 8004186:	3708      	adds	r7, #8
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004198:	2300      	movs	r3, #0
 800419a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d101      	bne.n	80041aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041a6:	2302      	movs	r3, #2
 80041a8:	e0ae      	b.n	8004308 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2b0c      	cmp	r3, #12
 80041b6:	f200 809f 	bhi.w	80042f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80041ba:	a201      	add	r2, pc, #4	; (adr r2, 80041c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80041bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041c0:	080041f5 	.word	0x080041f5
 80041c4:	080042f9 	.word	0x080042f9
 80041c8:	080042f9 	.word	0x080042f9
 80041cc:	080042f9 	.word	0x080042f9
 80041d0:	08004235 	.word	0x08004235
 80041d4:	080042f9 	.word	0x080042f9
 80041d8:	080042f9 	.word	0x080042f9
 80041dc:	080042f9 	.word	0x080042f9
 80041e0:	08004277 	.word	0x08004277
 80041e4:	080042f9 	.word	0x080042f9
 80041e8:	080042f9 	.word	0x080042f9
 80041ec:	080042f9 	.word	0x080042f9
 80041f0:	080042b7 	.word	0x080042b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68b9      	ldr	r1, [r7, #8]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f000 f9f8 	bl	80045f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699a      	ldr	r2, [r3, #24]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0208 	orr.w	r2, r2, #8
 800420e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	699a      	ldr	r2, [r3, #24]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 0204 	bic.w	r2, r2, #4
 800421e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	6999      	ldr	r1, [r3, #24]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	691a      	ldr	r2, [r3, #16]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	430a      	orrs	r2, r1
 8004230:	619a      	str	r2, [r3, #24]
      break;
 8004232:	e064      	b.n	80042fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68b9      	ldr	r1, [r7, #8]
 800423a:	4618      	mov	r0, r3
 800423c:	f000 fa3e 	bl	80046bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	699a      	ldr	r2, [r3, #24]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800424e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	699a      	ldr	r2, [r3, #24]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800425e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	6999      	ldr	r1, [r3, #24]
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	021a      	lsls	r2, r3, #8
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	430a      	orrs	r2, r1
 8004272:	619a      	str	r2, [r3, #24]
      break;
 8004274:	e043      	b.n	80042fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68b9      	ldr	r1, [r7, #8]
 800427c:	4618      	mov	r0, r3
 800427e:	f000 fa89 	bl	8004794 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	69da      	ldr	r2, [r3, #28]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f042 0208 	orr.w	r2, r2, #8
 8004290:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	69da      	ldr	r2, [r3, #28]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 0204 	bic.w	r2, r2, #4
 80042a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	69d9      	ldr	r1, [r3, #28]
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	691a      	ldr	r2, [r3, #16]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	61da      	str	r2, [r3, #28]
      break;
 80042b4:	e023      	b.n	80042fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68b9      	ldr	r1, [r7, #8]
 80042bc:	4618      	mov	r0, r3
 80042be:	f000 fad3 	bl	8004868 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	69da      	ldr	r2, [r3, #28]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	69da      	ldr	r2, [r3, #28]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	69d9      	ldr	r1, [r3, #28]
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	021a      	lsls	r2, r3, #8
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	61da      	str	r2, [r3, #28]
      break;
 80042f6:	e002      	b.n	80042fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	75fb      	strb	r3, [r7, #23]
      break;
 80042fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004306:	7dfb      	ldrb	r3, [r7, #23]
}
 8004308:	4618      	mov	r0, r3
 800430a:	3718      	adds	r7, #24
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800431a:	2300      	movs	r3, #0
 800431c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004324:	2b01      	cmp	r3, #1
 8004326:	d101      	bne.n	800432c <HAL_TIM_ConfigClockSource+0x1c>
 8004328:	2302      	movs	r3, #2
 800432a:	e0b4      	b.n	8004496 <HAL_TIM_ConfigClockSource+0x186>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2202      	movs	r2, #2
 8004338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800434a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004352:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004364:	d03e      	beq.n	80043e4 <HAL_TIM_ConfigClockSource+0xd4>
 8004366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800436a:	f200 8087 	bhi.w	800447c <HAL_TIM_ConfigClockSource+0x16c>
 800436e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004372:	f000 8086 	beq.w	8004482 <HAL_TIM_ConfigClockSource+0x172>
 8004376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800437a:	d87f      	bhi.n	800447c <HAL_TIM_ConfigClockSource+0x16c>
 800437c:	2b70      	cmp	r3, #112	; 0x70
 800437e:	d01a      	beq.n	80043b6 <HAL_TIM_ConfigClockSource+0xa6>
 8004380:	2b70      	cmp	r3, #112	; 0x70
 8004382:	d87b      	bhi.n	800447c <HAL_TIM_ConfigClockSource+0x16c>
 8004384:	2b60      	cmp	r3, #96	; 0x60
 8004386:	d050      	beq.n	800442a <HAL_TIM_ConfigClockSource+0x11a>
 8004388:	2b60      	cmp	r3, #96	; 0x60
 800438a:	d877      	bhi.n	800447c <HAL_TIM_ConfigClockSource+0x16c>
 800438c:	2b50      	cmp	r3, #80	; 0x50
 800438e:	d03c      	beq.n	800440a <HAL_TIM_ConfigClockSource+0xfa>
 8004390:	2b50      	cmp	r3, #80	; 0x50
 8004392:	d873      	bhi.n	800447c <HAL_TIM_ConfigClockSource+0x16c>
 8004394:	2b40      	cmp	r3, #64	; 0x40
 8004396:	d058      	beq.n	800444a <HAL_TIM_ConfigClockSource+0x13a>
 8004398:	2b40      	cmp	r3, #64	; 0x40
 800439a:	d86f      	bhi.n	800447c <HAL_TIM_ConfigClockSource+0x16c>
 800439c:	2b30      	cmp	r3, #48	; 0x30
 800439e:	d064      	beq.n	800446a <HAL_TIM_ConfigClockSource+0x15a>
 80043a0:	2b30      	cmp	r3, #48	; 0x30
 80043a2:	d86b      	bhi.n	800447c <HAL_TIM_ConfigClockSource+0x16c>
 80043a4:	2b20      	cmp	r3, #32
 80043a6:	d060      	beq.n	800446a <HAL_TIM_ConfigClockSource+0x15a>
 80043a8:	2b20      	cmp	r3, #32
 80043aa:	d867      	bhi.n	800447c <HAL_TIM_ConfigClockSource+0x16c>
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d05c      	beq.n	800446a <HAL_TIM_ConfigClockSource+0x15a>
 80043b0:	2b10      	cmp	r3, #16
 80043b2:	d05a      	beq.n	800446a <HAL_TIM_ConfigClockSource+0x15a>
 80043b4:	e062      	b.n	800447c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6818      	ldr	r0, [r3, #0]
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	6899      	ldr	r1, [r3, #8]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	685a      	ldr	r2, [r3, #4]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f000 fb19 	bl	80049fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	609a      	str	r2, [r3, #8]
      break;
 80043e2:	e04f      	b.n	8004484 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6818      	ldr	r0, [r3, #0]
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	6899      	ldr	r1, [r3, #8]
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685a      	ldr	r2, [r3, #4]
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f000 fb02 	bl	80049fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689a      	ldr	r2, [r3, #8]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004406:	609a      	str	r2, [r3, #8]
      break;
 8004408:	e03c      	b.n	8004484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6818      	ldr	r0, [r3, #0]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	6859      	ldr	r1, [r3, #4]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	461a      	mov	r2, r3
 8004418:	f000 fa76 	bl	8004908 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2150      	movs	r1, #80	; 0x50
 8004422:	4618      	mov	r0, r3
 8004424:	f000 facf 	bl	80049c6 <TIM_ITRx_SetConfig>
      break;
 8004428:	e02c      	b.n	8004484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6818      	ldr	r0, [r3, #0]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	6859      	ldr	r1, [r3, #4]
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	461a      	mov	r2, r3
 8004438:	f000 fa95 	bl	8004966 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2160      	movs	r1, #96	; 0x60
 8004442:	4618      	mov	r0, r3
 8004444:	f000 fabf 	bl	80049c6 <TIM_ITRx_SetConfig>
      break;
 8004448:	e01c      	b.n	8004484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6818      	ldr	r0, [r3, #0]
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	6859      	ldr	r1, [r3, #4]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	461a      	mov	r2, r3
 8004458:	f000 fa56 	bl	8004908 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2140      	movs	r1, #64	; 0x40
 8004462:	4618      	mov	r0, r3
 8004464:	f000 faaf 	bl	80049c6 <TIM_ITRx_SetConfig>
      break;
 8004468:	e00c      	b.n	8004484 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4619      	mov	r1, r3
 8004474:	4610      	mov	r0, r2
 8004476:	f000 faa6 	bl	80049c6 <TIM_ITRx_SetConfig>
      break;
 800447a:	e003      	b.n	8004484 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	73fb      	strb	r3, [r7, #15]
      break;
 8004480:	e000      	b.n	8004484 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004482:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004494:	7bfb      	ldrb	r3, [r7, #15]
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800449e:	b480      	push	{r7}
 80044a0:	b083      	sub	sp, #12
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044a6:	bf00      	nop
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044b2:	b480      	push	{r7}
 80044b4:	b083      	sub	sp, #12
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044ba:	bf00      	nop
 80044bc:	370c      	adds	r7, #12
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr

080044c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044c6:	b480      	push	{r7}
 80044c8:	b083      	sub	sp, #12
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044ce:	bf00      	nop
 80044d0:	370c      	adds	r7, #12
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr

080044da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044da:	b480      	push	{r7}
 80044dc:	b083      	sub	sp, #12
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044e2:	bf00      	nop
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
	...

080044f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a34      	ldr	r2, [pc, #208]	; (80045d4 <TIM_Base_SetConfig+0xe4>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d00f      	beq.n	8004528 <TIM_Base_SetConfig+0x38>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800450e:	d00b      	beq.n	8004528 <TIM_Base_SetConfig+0x38>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a31      	ldr	r2, [pc, #196]	; (80045d8 <TIM_Base_SetConfig+0xe8>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d007      	beq.n	8004528 <TIM_Base_SetConfig+0x38>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a30      	ldr	r2, [pc, #192]	; (80045dc <TIM_Base_SetConfig+0xec>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d003      	beq.n	8004528 <TIM_Base_SetConfig+0x38>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a2f      	ldr	r2, [pc, #188]	; (80045e0 <TIM_Base_SetConfig+0xf0>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d108      	bne.n	800453a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800452e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	4313      	orrs	r3, r2
 8004538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4a25      	ldr	r2, [pc, #148]	; (80045d4 <TIM_Base_SetConfig+0xe4>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d01b      	beq.n	800457a <TIM_Base_SetConfig+0x8a>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004548:	d017      	beq.n	800457a <TIM_Base_SetConfig+0x8a>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a22      	ldr	r2, [pc, #136]	; (80045d8 <TIM_Base_SetConfig+0xe8>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d013      	beq.n	800457a <TIM_Base_SetConfig+0x8a>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a21      	ldr	r2, [pc, #132]	; (80045dc <TIM_Base_SetConfig+0xec>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d00f      	beq.n	800457a <TIM_Base_SetConfig+0x8a>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a20      	ldr	r2, [pc, #128]	; (80045e0 <TIM_Base_SetConfig+0xf0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d00b      	beq.n	800457a <TIM_Base_SetConfig+0x8a>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a1f      	ldr	r2, [pc, #124]	; (80045e4 <TIM_Base_SetConfig+0xf4>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d007      	beq.n	800457a <TIM_Base_SetConfig+0x8a>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a1e      	ldr	r2, [pc, #120]	; (80045e8 <TIM_Base_SetConfig+0xf8>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d003      	beq.n	800457a <TIM_Base_SetConfig+0x8a>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a1d      	ldr	r2, [pc, #116]	; (80045ec <TIM_Base_SetConfig+0xfc>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d108      	bne.n	800458c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	4313      	orrs	r3, r2
 800458a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	4313      	orrs	r3, r2
 8004598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a08      	ldr	r2, [pc, #32]	; (80045d4 <TIM_Base_SetConfig+0xe4>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d103      	bne.n	80045c0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	691a      	ldr	r2, [r3, #16]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	615a      	str	r2, [r3, #20]
}
 80045c6:	bf00      	nop
 80045c8:	3714      	adds	r7, #20
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	40010000 	.word	0x40010000
 80045d8:	40000400 	.word	0x40000400
 80045dc:	40000800 	.word	0x40000800
 80045e0:	40000c00 	.word	0x40000c00
 80045e4:	40014000 	.word	0x40014000
 80045e8:	40014400 	.word	0x40014400
 80045ec:	40014800 	.word	0x40014800

080045f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	f023 0201 	bic.w	r2, r3, #1
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800461e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f023 0303 	bic.w	r3, r3, #3
 8004626:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	4313      	orrs	r3, r2
 8004630:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	f023 0302 	bic.w	r3, r3, #2
 8004638:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	4313      	orrs	r3, r2
 8004642:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a1c      	ldr	r2, [pc, #112]	; (80046b8 <TIM_OC1_SetConfig+0xc8>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d10c      	bne.n	8004666 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	f023 0308 	bic.w	r3, r3, #8
 8004652:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f023 0304 	bic.w	r3, r3, #4
 8004664:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a13      	ldr	r2, [pc, #76]	; (80046b8 <TIM_OC1_SetConfig+0xc8>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d111      	bne.n	8004692 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004674:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800467c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	693a      	ldr	r2, [r7, #16]
 8004684:	4313      	orrs	r3, r2
 8004686:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	4313      	orrs	r3, r2
 8004690:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685a      	ldr	r2, [r3, #4]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	621a      	str	r2, [r3, #32]
}
 80046ac:	bf00      	nop
 80046ae:	371c      	adds	r7, #28
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr
 80046b8:	40010000 	.word	0x40010000

080046bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046bc:	b480      	push	{r7}
 80046be:	b087      	sub	sp, #28
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	f023 0210 	bic.w	r2, r3, #16
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	021b      	lsls	r3, r3, #8
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f023 0320 	bic.w	r3, r3, #32
 8004706:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	011b      	lsls	r3, r3, #4
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	4313      	orrs	r3, r2
 8004712:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a1e      	ldr	r2, [pc, #120]	; (8004790 <TIM_OC2_SetConfig+0xd4>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d10d      	bne.n	8004738 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	4313      	orrs	r3, r2
 800472e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004736:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a15      	ldr	r2, [pc, #84]	; (8004790 <TIM_OC2_SetConfig+0xd4>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d113      	bne.n	8004768 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004746:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800474e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	4313      	orrs	r3, r2
 800475a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	4313      	orrs	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	621a      	str	r2, [r3, #32]
}
 8004782:	bf00      	nop
 8004784:	371c      	adds	r7, #28
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	40010000 	.word	0x40010000

08004794 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004794:	b480      	push	{r7}
 8004796:	b087      	sub	sp, #28
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	69db      	ldr	r3, [r3, #28]
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f023 0303 	bic.w	r3, r3, #3
 80047ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	021b      	lsls	r3, r3, #8
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a1d      	ldr	r2, [pc, #116]	; (8004864 <TIM_OC3_SetConfig+0xd0>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d10d      	bne.n	800480e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	4313      	orrs	r3, r2
 8004804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800480c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a14      	ldr	r2, [pc, #80]	; (8004864 <TIM_OC3_SetConfig+0xd0>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d113      	bne.n	800483e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800481c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004824:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	011b      	lsls	r3, r3, #4
 800482c:	693a      	ldr	r2, [r7, #16]
 800482e:	4313      	orrs	r3, r2
 8004830:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	011b      	lsls	r3, r3, #4
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	621a      	str	r2, [r3, #32]
}
 8004858:	bf00      	nop
 800485a:	371c      	adds	r7, #28
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	40010000 	.word	0x40010000

08004868 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004868:	b480      	push	{r7}
 800486a:	b087      	sub	sp, #28
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	69db      	ldr	r3, [r3, #28]
 800488e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004896:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800489e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	021b      	lsls	r3, r3, #8
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	031b      	lsls	r3, r3, #12
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	4313      	orrs	r3, r2
 80048be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a10      	ldr	r2, [pc, #64]	; (8004904 <TIM_OC4_SetConfig+0x9c>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d109      	bne.n	80048dc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	019b      	lsls	r3, r3, #6
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	4313      	orrs	r3, r2
 80048da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	621a      	str	r2, [r3, #32]
}
 80048f6:	bf00      	nop
 80048f8:	371c      	adds	r7, #28
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	40010000 	.word	0x40010000

08004908 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004908:	b480      	push	{r7}
 800490a:	b087      	sub	sp, #28
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	f023 0201 	bic.w	r2, r3, #1
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	699b      	ldr	r3, [r3, #24]
 800492a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	011b      	lsls	r3, r3, #4
 8004938:	693a      	ldr	r2, [r7, #16]
 800493a:	4313      	orrs	r3, r2
 800493c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	f023 030a 	bic.w	r3, r3, #10
 8004944:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	4313      	orrs	r3, r2
 800494c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	621a      	str	r2, [r3, #32]
}
 800495a:	bf00      	nop
 800495c:	371c      	adds	r7, #28
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr

08004966 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004966:	b480      	push	{r7}
 8004968:	b087      	sub	sp, #28
 800496a:	af00      	add	r7, sp, #0
 800496c:	60f8      	str	r0, [r7, #12]
 800496e:	60b9      	str	r1, [r7, #8]
 8004970:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	f023 0210 	bic.w	r2, r3, #16
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6a1b      	ldr	r3, [r3, #32]
 8004988:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004990:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	031b      	lsls	r3, r3, #12
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	4313      	orrs	r3, r2
 800499a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	011b      	lsls	r3, r3, #4
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	697a      	ldr	r2, [r7, #20]
 80049b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	621a      	str	r2, [r3, #32]
}
 80049ba:	bf00      	nop
 80049bc:	371c      	adds	r7, #28
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b085      	sub	sp, #20
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
 80049ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	f043 0307 	orr.w	r3, r3, #7
 80049e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	609a      	str	r2, [r3, #8]
}
 80049f0:	bf00      	nop
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b087      	sub	sp, #28
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
 8004a08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	021a      	lsls	r2, r3, #8
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	697a      	ldr	r2, [r7, #20]
 8004a2e:	609a      	str	r2, [r3, #8]
}
 8004a30:	bf00      	nop
 8004a32:	371c      	adds	r7, #28
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b087      	sub	sp, #28
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	f003 031f 	and.w	r3, r3, #31
 8004a4e:	2201      	movs	r2, #1
 8004a50:	fa02 f303 	lsl.w	r3, r2, r3
 8004a54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6a1a      	ldr	r2, [r3, #32]
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	401a      	ands	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6a1a      	ldr	r2, [r3, #32]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	f003 031f 	and.w	r3, r3, #31
 8004a6e:	6879      	ldr	r1, [r7, #4]
 8004a70:	fa01 f303 	lsl.w	r3, r1, r3
 8004a74:	431a      	orrs	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	621a      	str	r2, [r3, #32]
}
 8004a7a:	bf00      	nop
 8004a7c:	371c      	adds	r7, #28
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
	...

08004a88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d101      	bne.n	8004aa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	e050      	b.n	8004b42 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ac6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a1c      	ldr	r2, [pc, #112]	; (8004b50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d018      	beq.n	8004b16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aec:	d013      	beq.n	8004b16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a18      	ldr	r2, [pc, #96]	; (8004b54 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d00e      	beq.n	8004b16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a16      	ldr	r2, [pc, #88]	; (8004b58 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d009      	beq.n	8004b16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a15      	ldr	r2, [pc, #84]	; (8004b5c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d004      	beq.n	8004b16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a13      	ldr	r2, [pc, #76]	; (8004b60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d10c      	bne.n	8004b30 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	68ba      	ldr	r2, [r7, #8]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	40010000 	.word	0x40010000
 8004b54:	40000400 	.word	0x40000400
 8004b58:	40000800 	.word	0x40000800
 8004b5c:	40000c00 	.word	0x40000c00
 8004b60:	40014000 	.word	0x40014000

08004b64 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d101      	bne.n	8004b80 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004b7c:	2302      	movs	r3, #2
 8004b7e:	e03d      	b.n	8004bfc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c24:	bf00      	nop
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e03f      	b.n	8004cc2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d106      	bne.n	8004c5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fc fde0 	bl	800181c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2224      	movs	r2, #36	; 0x24
 8004c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68da      	ldr	r2, [r3, #12]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 f829 	bl	8004ccc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	691a      	ldr	r2, [r3, #16]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	695a      	ldr	r2, [r3, #20]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68da      	ldr	r2, [r3, #12]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ca8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3708      	adds	r7, #8
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
	...

08004ccc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ccc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cd0:	b0c0      	sub	sp, #256	; 0x100
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce8:	68d9      	ldr	r1, [r3, #12]
 8004cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	ea40 0301 	orr.w	r3, r0, r1
 8004cf4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cfa:	689a      	ldr	r2, [r3, #8]
 8004cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	431a      	orrs	r2, r3
 8004d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d10:	69db      	ldr	r3, [r3, #28]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004d24:	f021 010c 	bic.w	r1, r1, #12
 8004d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d32:	430b      	orrs	r3, r1
 8004d34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d46:	6999      	ldr	r1, [r3, #24]
 8004d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	ea40 0301 	orr.w	r3, r0, r1
 8004d52:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	4b8f      	ldr	r3, [pc, #572]	; (8004f98 <UART_SetConfig+0x2cc>)
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d005      	beq.n	8004d6c <UART_SetConfig+0xa0>
 8004d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	4b8d      	ldr	r3, [pc, #564]	; (8004f9c <UART_SetConfig+0x2d0>)
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d104      	bne.n	8004d76 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d6c:	f7fe ff36 	bl	8003bdc <HAL_RCC_GetPCLK2Freq>
 8004d70:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d74:	e003      	b.n	8004d7e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d76:	f7fe ff1d 	bl	8003bb4 <HAL_RCC_GetPCLK1Freq>
 8004d7a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d82:	69db      	ldr	r3, [r3, #28]
 8004d84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d88:	f040 810c 	bne.w	8004fa4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d90:	2200      	movs	r2, #0
 8004d92:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d96:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d9a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d9e:	4622      	mov	r2, r4
 8004da0:	462b      	mov	r3, r5
 8004da2:	1891      	adds	r1, r2, r2
 8004da4:	65b9      	str	r1, [r7, #88]	; 0x58
 8004da6:	415b      	adcs	r3, r3
 8004da8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004daa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004dae:	4621      	mov	r1, r4
 8004db0:	eb12 0801 	adds.w	r8, r2, r1
 8004db4:	4629      	mov	r1, r5
 8004db6:	eb43 0901 	adc.w	r9, r3, r1
 8004dba:	f04f 0200 	mov.w	r2, #0
 8004dbe:	f04f 0300 	mov.w	r3, #0
 8004dc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004dc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004dca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004dce:	4690      	mov	r8, r2
 8004dd0:	4699      	mov	r9, r3
 8004dd2:	4623      	mov	r3, r4
 8004dd4:	eb18 0303 	adds.w	r3, r8, r3
 8004dd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004ddc:	462b      	mov	r3, r5
 8004dde:	eb49 0303 	adc.w	r3, r9, r3
 8004de2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004df2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004df6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	18db      	adds	r3, r3, r3
 8004dfe:	653b      	str	r3, [r7, #80]	; 0x50
 8004e00:	4613      	mov	r3, r2
 8004e02:	eb42 0303 	adc.w	r3, r2, r3
 8004e06:	657b      	str	r3, [r7, #84]	; 0x54
 8004e08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004e0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004e10:	f7fb ff22 	bl	8000c58 <__aeabi_uldivmod>
 8004e14:	4602      	mov	r2, r0
 8004e16:	460b      	mov	r3, r1
 8004e18:	4b61      	ldr	r3, [pc, #388]	; (8004fa0 <UART_SetConfig+0x2d4>)
 8004e1a:	fba3 2302 	umull	r2, r3, r3, r2
 8004e1e:	095b      	lsrs	r3, r3, #5
 8004e20:	011c      	lsls	r4, r3, #4
 8004e22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e26:	2200      	movs	r2, #0
 8004e28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e2c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004e30:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004e34:	4642      	mov	r2, r8
 8004e36:	464b      	mov	r3, r9
 8004e38:	1891      	adds	r1, r2, r2
 8004e3a:	64b9      	str	r1, [r7, #72]	; 0x48
 8004e3c:	415b      	adcs	r3, r3
 8004e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e44:	4641      	mov	r1, r8
 8004e46:	eb12 0a01 	adds.w	sl, r2, r1
 8004e4a:	4649      	mov	r1, r9
 8004e4c:	eb43 0b01 	adc.w	fp, r3, r1
 8004e50:	f04f 0200 	mov.w	r2, #0
 8004e54:	f04f 0300 	mov.w	r3, #0
 8004e58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e64:	4692      	mov	sl, r2
 8004e66:	469b      	mov	fp, r3
 8004e68:	4643      	mov	r3, r8
 8004e6a:	eb1a 0303 	adds.w	r3, sl, r3
 8004e6e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e72:	464b      	mov	r3, r9
 8004e74:	eb4b 0303 	adc.w	r3, fp, r3
 8004e78:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e88:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e8c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e90:	460b      	mov	r3, r1
 8004e92:	18db      	adds	r3, r3, r3
 8004e94:	643b      	str	r3, [r7, #64]	; 0x40
 8004e96:	4613      	mov	r3, r2
 8004e98:	eb42 0303 	adc.w	r3, r2, r3
 8004e9c:	647b      	str	r3, [r7, #68]	; 0x44
 8004e9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004ea2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004ea6:	f7fb fed7 	bl	8000c58 <__aeabi_uldivmod>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	460b      	mov	r3, r1
 8004eae:	4611      	mov	r1, r2
 8004eb0:	4b3b      	ldr	r3, [pc, #236]	; (8004fa0 <UART_SetConfig+0x2d4>)
 8004eb2:	fba3 2301 	umull	r2, r3, r3, r1
 8004eb6:	095b      	lsrs	r3, r3, #5
 8004eb8:	2264      	movs	r2, #100	; 0x64
 8004eba:	fb02 f303 	mul.w	r3, r2, r3
 8004ebe:	1acb      	subs	r3, r1, r3
 8004ec0:	00db      	lsls	r3, r3, #3
 8004ec2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004ec6:	4b36      	ldr	r3, [pc, #216]	; (8004fa0 <UART_SetConfig+0x2d4>)
 8004ec8:	fba3 2302 	umull	r2, r3, r3, r2
 8004ecc:	095b      	lsrs	r3, r3, #5
 8004ece:	005b      	lsls	r3, r3, #1
 8004ed0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ed4:	441c      	add	r4, r3
 8004ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ee0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004ee4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004ee8:	4642      	mov	r2, r8
 8004eea:	464b      	mov	r3, r9
 8004eec:	1891      	adds	r1, r2, r2
 8004eee:	63b9      	str	r1, [r7, #56]	; 0x38
 8004ef0:	415b      	adcs	r3, r3
 8004ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ef4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ef8:	4641      	mov	r1, r8
 8004efa:	1851      	adds	r1, r2, r1
 8004efc:	6339      	str	r1, [r7, #48]	; 0x30
 8004efe:	4649      	mov	r1, r9
 8004f00:	414b      	adcs	r3, r1
 8004f02:	637b      	str	r3, [r7, #52]	; 0x34
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004f10:	4659      	mov	r1, fp
 8004f12:	00cb      	lsls	r3, r1, #3
 8004f14:	4651      	mov	r1, sl
 8004f16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f1a:	4651      	mov	r1, sl
 8004f1c:	00ca      	lsls	r2, r1, #3
 8004f1e:	4610      	mov	r0, r2
 8004f20:	4619      	mov	r1, r3
 8004f22:	4603      	mov	r3, r0
 8004f24:	4642      	mov	r2, r8
 8004f26:	189b      	adds	r3, r3, r2
 8004f28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f2c:	464b      	mov	r3, r9
 8004f2e:	460a      	mov	r2, r1
 8004f30:	eb42 0303 	adc.w	r3, r2, r3
 8004f34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f44:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	18db      	adds	r3, r3, r3
 8004f50:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f52:	4613      	mov	r3, r2
 8004f54:	eb42 0303 	adc.w	r3, r2, r3
 8004f58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004f62:	f7fb fe79 	bl	8000c58 <__aeabi_uldivmod>
 8004f66:	4602      	mov	r2, r0
 8004f68:	460b      	mov	r3, r1
 8004f6a:	4b0d      	ldr	r3, [pc, #52]	; (8004fa0 <UART_SetConfig+0x2d4>)
 8004f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8004f70:	095b      	lsrs	r3, r3, #5
 8004f72:	2164      	movs	r1, #100	; 0x64
 8004f74:	fb01 f303 	mul.w	r3, r1, r3
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	00db      	lsls	r3, r3, #3
 8004f7c:	3332      	adds	r3, #50	; 0x32
 8004f7e:	4a08      	ldr	r2, [pc, #32]	; (8004fa0 <UART_SetConfig+0x2d4>)
 8004f80:	fba2 2303 	umull	r2, r3, r2, r3
 8004f84:	095b      	lsrs	r3, r3, #5
 8004f86:	f003 0207 	and.w	r2, r3, #7
 8004f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4422      	add	r2, r4
 8004f92:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f94:	e106      	b.n	80051a4 <UART_SetConfig+0x4d8>
 8004f96:	bf00      	nop
 8004f98:	40011000 	.word	0x40011000
 8004f9c:	40011400 	.word	0x40011400
 8004fa0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fa4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004fae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004fb2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004fb6:	4642      	mov	r2, r8
 8004fb8:	464b      	mov	r3, r9
 8004fba:	1891      	adds	r1, r2, r2
 8004fbc:	6239      	str	r1, [r7, #32]
 8004fbe:	415b      	adcs	r3, r3
 8004fc0:	627b      	str	r3, [r7, #36]	; 0x24
 8004fc2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004fc6:	4641      	mov	r1, r8
 8004fc8:	1854      	adds	r4, r2, r1
 8004fca:	4649      	mov	r1, r9
 8004fcc:	eb43 0501 	adc.w	r5, r3, r1
 8004fd0:	f04f 0200 	mov.w	r2, #0
 8004fd4:	f04f 0300 	mov.w	r3, #0
 8004fd8:	00eb      	lsls	r3, r5, #3
 8004fda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fde:	00e2      	lsls	r2, r4, #3
 8004fe0:	4614      	mov	r4, r2
 8004fe2:	461d      	mov	r5, r3
 8004fe4:	4643      	mov	r3, r8
 8004fe6:	18e3      	adds	r3, r4, r3
 8004fe8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fec:	464b      	mov	r3, r9
 8004fee:	eb45 0303 	adc.w	r3, r5, r3
 8004ff2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005002:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005006:	f04f 0200 	mov.w	r2, #0
 800500a:	f04f 0300 	mov.w	r3, #0
 800500e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005012:	4629      	mov	r1, r5
 8005014:	008b      	lsls	r3, r1, #2
 8005016:	4621      	mov	r1, r4
 8005018:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800501c:	4621      	mov	r1, r4
 800501e:	008a      	lsls	r2, r1, #2
 8005020:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005024:	f7fb fe18 	bl	8000c58 <__aeabi_uldivmod>
 8005028:	4602      	mov	r2, r0
 800502a:	460b      	mov	r3, r1
 800502c:	4b60      	ldr	r3, [pc, #384]	; (80051b0 <UART_SetConfig+0x4e4>)
 800502e:	fba3 2302 	umull	r2, r3, r3, r2
 8005032:	095b      	lsrs	r3, r3, #5
 8005034:	011c      	lsls	r4, r3, #4
 8005036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800503a:	2200      	movs	r2, #0
 800503c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005040:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005044:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005048:	4642      	mov	r2, r8
 800504a:	464b      	mov	r3, r9
 800504c:	1891      	adds	r1, r2, r2
 800504e:	61b9      	str	r1, [r7, #24]
 8005050:	415b      	adcs	r3, r3
 8005052:	61fb      	str	r3, [r7, #28]
 8005054:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005058:	4641      	mov	r1, r8
 800505a:	1851      	adds	r1, r2, r1
 800505c:	6139      	str	r1, [r7, #16]
 800505e:	4649      	mov	r1, r9
 8005060:	414b      	adcs	r3, r1
 8005062:	617b      	str	r3, [r7, #20]
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005070:	4659      	mov	r1, fp
 8005072:	00cb      	lsls	r3, r1, #3
 8005074:	4651      	mov	r1, sl
 8005076:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800507a:	4651      	mov	r1, sl
 800507c:	00ca      	lsls	r2, r1, #3
 800507e:	4610      	mov	r0, r2
 8005080:	4619      	mov	r1, r3
 8005082:	4603      	mov	r3, r0
 8005084:	4642      	mov	r2, r8
 8005086:	189b      	adds	r3, r3, r2
 8005088:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800508c:	464b      	mov	r3, r9
 800508e:	460a      	mov	r2, r1
 8005090:	eb42 0303 	adc.w	r3, r2, r3
 8005094:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80050a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80050a4:	f04f 0200 	mov.w	r2, #0
 80050a8:	f04f 0300 	mov.w	r3, #0
 80050ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80050b0:	4649      	mov	r1, r9
 80050b2:	008b      	lsls	r3, r1, #2
 80050b4:	4641      	mov	r1, r8
 80050b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050ba:	4641      	mov	r1, r8
 80050bc:	008a      	lsls	r2, r1, #2
 80050be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80050c2:	f7fb fdc9 	bl	8000c58 <__aeabi_uldivmod>
 80050c6:	4602      	mov	r2, r0
 80050c8:	460b      	mov	r3, r1
 80050ca:	4611      	mov	r1, r2
 80050cc:	4b38      	ldr	r3, [pc, #224]	; (80051b0 <UART_SetConfig+0x4e4>)
 80050ce:	fba3 2301 	umull	r2, r3, r3, r1
 80050d2:	095b      	lsrs	r3, r3, #5
 80050d4:	2264      	movs	r2, #100	; 0x64
 80050d6:	fb02 f303 	mul.w	r3, r2, r3
 80050da:	1acb      	subs	r3, r1, r3
 80050dc:	011b      	lsls	r3, r3, #4
 80050de:	3332      	adds	r3, #50	; 0x32
 80050e0:	4a33      	ldr	r2, [pc, #204]	; (80051b0 <UART_SetConfig+0x4e4>)
 80050e2:	fba2 2303 	umull	r2, r3, r2, r3
 80050e6:	095b      	lsrs	r3, r3, #5
 80050e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050ec:	441c      	add	r4, r3
 80050ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050f2:	2200      	movs	r2, #0
 80050f4:	673b      	str	r3, [r7, #112]	; 0x70
 80050f6:	677a      	str	r2, [r7, #116]	; 0x74
 80050f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80050fc:	4642      	mov	r2, r8
 80050fe:	464b      	mov	r3, r9
 8005100:	1891      	adds	r1, r2, r2
 8005102:	60b9      	str	r1, [r7, #8]
 8005104:	415b      	adcs	r3, r3
 8005106:	60fb      	str	r3, [r7, #12]
 8005108:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800510c:	4641      	mov	r1, r8
 800510e:	1851      	adds	r1, r2, r1
 8005110:	6039      	str	r1, [r7, #0]
 8005112:	4649      	mov	r1, r9
 8005114:	414b      	adcs	r3, r1
 8005116:	607b      	str	r3, [r7, #4]
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	f04f 0300 	mov.w	r3, #0
 8005120:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005124:	4659      	mov	r1, fp
 8005126:	00cb      	lsls	r3, r1, #3
 8005128:	4651      	mov	r1, sl
 800512a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800512e:	4651      	mov	r1, sl
 8005130:	00ca      	lsls	r2, r1, #3
 8005132:	4610      	mov	r0, r2
 8005134:	4619      	mov	r1, r3
 8005136:	4603      	mov	r3, r0
 8005138:	4642      	mov	r2, r8
 800513a:	189b      	adds	r3, r3, r2
 800513c:	66bb      	str	r3, [r7, #104]	; 0x68
 800513e:	464b      	mov	r3, r9
 8005140:	460a      	mov	r2, r1
 8005142:	eb42 0303 	adc.w	r3, r2, r3
 8005146:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	663b      	str	r3, [r7, #96]	; 0x60
 8005152:	667a      	str	r2, [r7, #100]	; 0x64
 8005154:	f04f 0200 	mov.w	r2, #0
 8005158:	f04f 0300 	mov.w	r3, #0
 800515c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005160:	4649      	mov	r1, r9
 8005162:	008b      	lsls	r3, r1, #2
 8005164:	4641      	mov	r1, r8
 8005166:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800516a:	4641      	mov	r1, r8
 800516c:	008a      	lsls	r2, r1, #2
 800516e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005172:	f7fb fd71 	bl	8000c58 <__aeabi_uldivmod>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	4b0d      	ldr	r3, [pc, #52]	; (80051b0 <UART_SetConfig+0x4e4>)
 800517c:	fba3 1302 	umull	r1, r3, r3, r2
 8005180:	095b      	lsrs	r3, r3, #5
 8005182:	2164      	movs	r1, #100	; 0x64
 8005184:	fb01 f303 	mul.w	r3, r1, r3
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	011b      	lsls	r3, r3, #4
 800518c:	3332      	adds	r3, #50	; 0x32
 800518e:	4a08      	ldr	r2, [pc, #32]	; (80051b0 <UART_SetConfig+0x4e4>)
 8005190:	fba2 2303 	umull	r2, r3, r2, r3
 8005194:	095b      	lsrs	r3, r3, #5
 8005196:	f003 020f 	and.w	r2, r3, #15
 800519a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4422      	add	r2, r4
 80051a2:	609a      	str	r2, [r3, #8]
}
 80051a4:	bf00      	nop
 80051a6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80051aa:	46bd      	mov	sp, r7
 80051ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051b0:	51eb851f 	.word	0x51eb851f

080051b4 <__cvt>:
 80051b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051b8:	ec55 4b10 	vmov	r4, r5, d0
 80051bc:	2d00      	cmp	r5, #0
 80051be:	460e      	mov	r6, r1
 80051c0:	4619      	mov	r1, r3
 80051c2:	462b      	mov	r3, r5
 80051c4:	bfbb      	ittet	lt
 80051c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80051ca:	461d      	movlt	r5, r3
 80051cc:	2300      	movge	r3, #0
 80051ce:	232d      	movlt	r3, #45	; 0x2d
 80051d0:	700b      	strb	r3, [r1, #0]
 80051d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80051d8:	4691      	mov	r9, r2
 80051da:	f023 0820 	bic.w	r8, r3, #32
 80051de:	bfbc      	itt	lt
 80051e0:	4622      	movlt	r2, r4
 80051e2:	4614      	movlt	r4, r2
 80051e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051e8:	d005      	beq.n	80051f6 <__cvt+0x42>
 80051ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051ee:	d100      	bne.n	80051f2 <__cvt+0x3e>
 80051f0:	3601      	adds	r6, #1
 80051f2:	2102      	movs	r1, #2
 80051f4:	e000      	b.n	80051f8 <__cvt+0x44>
 80051f6:	2103      	movs	r1, #3
 80051f8:	ab03      	add	r3, sp, #12
 80051fa:	9301      	str	r3, [sp, #4]
 80051fc:	ab02      	add	r3, sp, #8
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	ec45 4b10 	vmov	d0, r4, r5
 8005204:	4653      	mov	r3, sl
 8005206:	4632      	mov	r2, r6
 8005208:	f000 fe4a 	bl	8005ea0 <_dtoa_r>
 800520c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005210:	4607      	mov	r7, r0
 8005212:	d102      	bne.n	800521a <__cvt+0x66>
 8005214:	f019 0f01 	tst.w	r9, #1
 8005218:	d022      	beq.n	8005260 <__cvt+0xac>
 800521a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800521e:	eb07 0906 	add.w	r9, r7, r6
 8005222:	d110      	bne.n	8005246 <__cvt+0x92>
 8005224:	783b      	ldrb	r3, [r7, #0]
 8005226:	2b30      	cmp	r3, #48	; 0x30
 8005228:	d10a      	bne.n	8005240 <__cvt+0x8c>
 800522a:	2200      	movs	r2, #0
 800522c:	2300      	movs	r3, #0
 800522e:	4620      	mov	r0, r4
 8005230:	4629      	mov	r1, r5
 8005232:	f7fb fc51 	bl	8000ad8 <__aeabi_dcmpeq>
 8005236:	b918      	cbnz	r0, 8005240 <__cvt+0x8c>
 8005238:	f1c6 0601 	rsb	r6, r6, #1
 800523c:	f8ca 6000 	str.w	r6, [sl]
 8005240:	f8da 3000 	ldr.w	r3, [sl]
 8005244:	4499      	add	r9, r3
 8005246:	2200      	movs	r2, #0
 8005248:	2300      	movs	r3, #0
 800524a:	4620      	mov	r0, r4
 800524c:	4629      	mov	r1, r5
 800524e:	f7fb fc43 	bl	8000ad8 <__aeabi_dcmpeq>
 8005252:	b108      	cbz	r0, 8005258 <__cvt+0xa4>
 8005254:	f8cd 900c 	str.w	r9, [sp, #12]
 8005258:	2230      	movs	r2, #48	; 0x30
 800525a:	9b03      	ldr	r3, [sp, #12]
 800525c:	454b      	cmp	r3, r9
 800525e:	d307      	bcc.n	8005270 <__cvt+0xbc>
 8005260:	9b03      	ldr	r3, [sp, #12]
 8005262:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005264:	1bdb      	subs	r3, r3, r7
 8005266:	4638      	mov	r0, r7
 8005268:	6013      	str	r3, [r2, #0]
 800526a:	b004      	add	sp, #16
 800526c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005270:	1c59      	adds	r1, r3, #1
 8005272:	9103      	str	r1, [sp, #12]
 8005274:	701a      	strb	r2, [r3, #0]
 8005276:	e7f0      	b.n	800525a <__cvt+0xa6>

08005278 <__exponent>:
 8005278:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800527a:	4603      	mov	r3, r0
 800527c:	2900      	cmp	r1, #0
 800527e:	bfb8      	it	lt
 8005280:	4249      	neglt	r1, r1
 8005282:	f803 2b02 	strb.w	r2, [r3], #2
 8005286:	bfb4      	ite	lt
 8005288:	222d      	movlt	r2, #45	; 0x2d
 800528a:	222b      	movge	r2, #43	; 0x2b
 800528c:	2909      	cmp	r1, #9
 800528e:	7042      	strb	r2, [r0, #1]
 8005290:	dd2a      	ble.n	80052e8 <__exponent+0x70>
 8005292:	f10d 0207 	add.w	r2, sp, #7
 8005296:	4617      	mov	r7, r2
 8005298:	260a      	movs	r6, #10
 800529a:	4694      	mov	ip, r2
 800529c:	fb91 f5f6 	sdiv	r5, r1, r6
 80052a0:	fb06 1415 	mls	r4, r6, r5, r1
 80052a4:	3430      	adds	r4, #48	; 0x30
 80052a6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80052aa:	460c      	mov	r4, r1
 80052ac:	2c63      	cmp	r4, #99	; 0x63
 80052ae:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80052b2:	4629      	mov	r1, r5
 80052b4:	dcf1      	bgt.n	800529a <__exponent+0x22>
 80052b6:	3130      	adds	r1, #48	; 0x30
 80052b8:	f1ac 0402 	sub.w	r4, ip, #2
 80052bc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80052c0:	1c41      	adds	r1, r0, #1
 80052c2:	4622      	mov	r2, r4
 80052c4:	42ba      	cmp	r2, r7
 80052c6:	d30a      	bcc.n	80052de <__exponent+0x66>
 80052c8:	f10d 0209 	add.w	r2, sp, #9
 80052cc:	eba2 020c 	sub.w	r2, r2, ip
 80052d0:	42bc      	cmp	r4, r7
 80052d2:	bf88      	it	hi
 80052d4:	2200      	movhi	r2, #0
 80052d6:	4413      	add	r3, r2
 80052d8:	1a18      	subs	r0, r3, r0
 80052da:	b003      	add	sp, #12
 80052dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052de:	f812 5b01 	ldrb.w	r5, [r2], #1
 80052e2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80052e6:	e7ed      	b.n	80052c4 <__exponent+0x4c>
 80052e8:	2330      	movs	r3, #48	; 0x30
 80052ea:	3130      	adds	r1, #48	; 0x30
 80052ec:	7083      	strb	r3, [r0, #2]
 80052ee:	70c1      	strb	r1, [r0, #3]
 80052f0:	1d03      	adds	r3, r0, #4
 80052f2:	e7f1      	b.n	80052d8 <__exponent+0x60>

080052f4 <_printf_float>:
 80052f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052f8:	ed2d 8b02 	vpush	{d8}
 80052fc:	b08d      	sub	sp, #52	; 0x34
 80052fe:	460c      	mov	r4, r1
 8005300:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005304:	4616      	mov	r6, r2
 8005306:	461f      	mov	r7, r3
 8005308:	4605      	mov	r5, r0
 800530a:	f000 fcc7 	bl	8005c9c <_localeconv_r>
 800530e:	f8d0 a000 	ldr.w	sl, [r0]
 8005312:	4650      	mov	r0, sl
 8005314:	f7fa ffb4 	bl	8000280 <strlen>
 8005318:	2300      	movs	r3, #0
 800531a:	930a      	str	r3, [sp, #40]	; 0x28
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	9305      	str	r3, [sp, #20]
 8005320:	f8d8 3000 	ldr.w	r3, [r8]
 8005324:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005328:	3307      	adds	r3, #7
 800532a:	f023 0307 	bic.w	r3, r3, #7
 800532e:	f103 0208 	add.w	r2, r3, #8
 8005332:	f8c8 2000 	str.w	r2, [r8]
 8005336:	e9d3 8900 	ldrd	r8, r9, [r3]
 800533a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800533e:	9307      	str	r3, [sp, #28]
 8005340:	f8cd 8018 	str.w	r8, [sp, #24]
 8005344:	ee08 0a10 	vmov	s16, r0
 8005348:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800534c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005350:	4b9e      	ldr	r3, [pc, #632]	; (80055cc <_printf_float+0x2d8>)
 8005352:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005356:	f7fb fbf1 	bl	8000b3c <__aeabi_dcmpun>
 800535a:	bb88      	cbnz	r0, 80053c0 <_printf_float+0xcc>
 800535c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005360:	4b9a      	ldr	r3, [pc, #616]	; (80055cc <_printf_float+0x2d8>)
 8005362:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005366:	f7fb fbcb 	bl	8000b00 <__aeabi_dcmple>
 800536a:	bb48      	cbnz	r0, 80053c0 <_printf_float+0xcc>
 800536c:	2200      	movs	r2, #0
 800536e:	2300      	movs	r3, #0
 8005370:	4640      	mov	r0, r8
 8005372:	4649      	mov	r1, r9
 8005374:	f7fb fbba 	bl	8000aec <__aeabi_dcmplt>
 8005378:	b110      	cbz	r0, 8005380 <_printf_float+0x8c>
 800537a:	232d      	movs	r3, #45	; 0x2d
 800537c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005380:	4a93      	ldr	r2, [pc, #588]	; (80055d0 <_printf_float+0x2dc>)
 8005382:	4b94      	ldr	r3, [pc, #592]	; (80055d4 <_printf_float+0x2e0>)
 8005384:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005388:	bf94      	ite	ls
 800538a:	4690      	movls	r8, r2
 800538c:	4698      	movhi	r8, r3
 800538e:	2303      	movs	r3, #3
 8005390:	6123      	str	r3, [r4, #16]
 8005392:	9b05      	ldr	r3, [sp, #20]
 8005394:	f023 0304 	bic.w	r3, r3, #4
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	f04f 0900 	mov.w	r9, #0
 800539e:	9700      	str	r7, [sp, #0]
 80053a0:	4633      	mov	r3, r6
 80053a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80053a4:	4621      	mov	r1, r4
 80053a6:	4628      	mov	r0, r5
 80053a8:	f000 f9da 	bl	8005760 <_printf_common>
 80053ac:	3001      	adds	r0, #1
 80053ae:	f040 8090 	bne.w	80054d2 <_printf_float+0x1de>
 80053b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053b6:	b00d      	add	sp, #52	; 0x34
 80053b8:	ecbd 8b02 	vpop	{d8}
 80053bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053c0:	4642      	mov	r2, r8
 80053c2:	464b      	mov	r3, r9
 80053c4:	4640      	mov	r0, r8
 80053c6:	4649      	mov	r1, r9
 80053c8:	f7fb fbb8 	bl	8000b3c <__aeabi_dcmpun>
 80053cc:	b140      	cbz	r0, 80053e0 <_printf_float+0xec>
 80053ce:	464b      	mov	r3, r9
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	bfbc      	itt	lt
 80053d4:	232d      	movlt	r3, #45	; 0x2d
 80053d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80053da:	4a7f      	ldr	r2, [pc, #508]	; (80055d8 <_printf_float+0x2e4>)
 80053dc:	4b7f      	ldr	r3, [pc, #508]	; (80055dc <_printf_float+0x2e8>)
 80053de:	e7d1      	b.n	8005384 <_printf_float+0x90>
 80053e0:	6863      	ldr	r3, [r4, #4]
 80053e2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80053e6:	9206      	str	r2, [sp, #24]
 80053e8:	1c5a      	adds	r2, r3, #1
 80053ea:	d13f      	bne.n	800546c <_printf_float+0x178>
 80053ec:	2306      	movs	r3, #6
 80053ee:	6063      	str	r3, [r4, #4]
 80053f0:	9b05      	ldr	r3, [sp, #20]
 80053f2:	6861      	ldr	r1, [r4, #4]
 80053f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80053f8:	2300      	movs	r3, #0
 80053fa:	9303      	str	r3, [sp, #12]
 80053fc:	ab0a      	add	r3, sp, #40	; 0x28
 80053fe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005402:	ab09      	add	r3, sp, #36	; 0x24
 8005404:	ec49 8b10 	vmov	d0, r8, r9
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	6022      	str	r2, [r4, #0]
 800540c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005410:	4628      	mov	r0, r5
 8005412:	f7ff fecf 	bl	80051b4 <__cvt>
 8005416:	9b06      	ldr	r3, [sp, #24]
 8005418:	9909      	ldr	r1, [sp, #36]	; 0x24
 800541a:	2b47      	cmp	r3, #71	; 0x47
 800541c:	4680      	mov	r8, r0
 800541e:	d108      	bne.n	8005432 <_printf_float+0x13e>
 8005420:	1cc8      	adds	r0, r1, #3
 8005422:	db02      	blt.n	800542a <_printf_float+0x136>
 8005424:	6863      	ldr	r3, [r4, #4]
 8005426:	4299      	cmp	r1, r3
 8005428:	dd41      	ble.n	80054ae <_printf_float+0x1ba>
 800542a:	f1ab 0302 	sub.w	r3, fp, #2
 800542e:	fa5f fb83 	uxtb.w	fp, r3
 8005432:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005436:	d820      	bhi.n	800547a <_printf_float+0x186>
 8005438:	3901      	subs	r1, #1
 800543a:	465a      	mov	r2, fp
 800543c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005440:	9109      	str	r1, [sp, #36]	; 0x24
 8005442:	f7ff ff19 	bl	8005278 <__exponent>
 8005446:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005448:	1813      	adds	r3, r2, r0
 800544a:	2a01      	cmp	r2, #1
 800544c:	4681      	mov	r9, r0
 800544e:	6123      	str	r3, [r4, #16]
 8005450:	dc02      	bgt.n	8005458 <_printf_float+0x164>
 8005452:	6822      	ldr	r2, [r4, #0]
 8005454:	07d2      	lsls	r2, r2, #31
 8005456:	d501      	bpl.n	800545c <_printf_float+0x168>
 8005458:	3301      	adds	r3, #1
 800545a:	6123      	str	r3, [r4, #16]
 800545c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005460:	2b00      	cmp	r3, #0
 8005462:	d09c      	beq.n	800539e <_printf_float+0xaa>
 8005464:	232d      	movs	r3, #45	; 0x2d
 8005466:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800546a:	e798      	b.n	800539e <_printf_float+0xaa>
 800546c:	9a06      	ldr	r2, [sp, #24]
 800546e:	2a47      	cmp	r2, #71	; 0x47
 8005470:	d1be      	bne.n	80053f0 <_printf_float+0xfc>
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1bc      	bne.n	80053f0 <_printf_float+0xfc>
 8005476:	2301      	movs	r3, #1
 8005478:	e7b9      	b.n	80053ee <_printf_float+0xfa>
 800547a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800547e:	d118      	bne.n	80054b2 <_printf_float+0x1be>
 8005480:	2900      	cmp	r1, #0
 8005482:	6863      	ldr	r3, [r4, #4]
 8005484:	dd0b      	ble.n	800549e <_printf_float+0x1aa>
 8005486:	6121      	str	r1, [r4, #16]
 8005488:	b913      	cbnz	r3, 8005490 <_printf_float+0x19c>
 800548a:	6822      	ldr	r2, [r4, #0]
 800548c:	07d0      	lsls	r0, r2, #31
 800548e:	d502      	bpl.n	8005496 <_printf_float+0x1a2>
 8005490:	3301      	adds	r3, #1
 8005492:	440b      	add	r3, r1
 8005494:	6123      	str	r3, [r4, #16]
 8005496:	65a1      	str	r1, [r4, #88]	; 0x58
 8005498:	f04f 0900 	mov.w	r9, #0
 800549c:	e7de      	b.n	800545c <_printf_float+0x168>
 800549e:	b913      	cbnz	r3, 80054a6 <_printf_float+0x1b2>
 80054a0:	6822      	ldr	r2, [r4, #0]
 80054a2:	07d2      	lsls	r2, r2, #31
 80054a4:	d501      	bpl.n	80054aa <_printf_float+0x1b6>
 80054a6:	3302      	adds	r3, #2
 80054a8:	e7f4      	b.n	8005494 <_printf_float+0x1a0>
 80054aa:	2301      	movs	r3, #1
 80054ac:	e7f2      	b.n	8005494 <_printf_float+0x1a0>
 80054ae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80054b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054b4:	4299      	cmp	r1, r3
 80054b6:	db05      	blt.n	80054c4 <_printf_float+0x1d0>
 80054b8:	6823      	ldr	r3, [r4, #0]
 80054ba:	6121      	str	r1, [r4, #16]
 80054bc:	07d8      	lsls	r0, r3, #31
 80054be:	d5ea      	bpl.n	8005496 <_printf_float+0x1a2>
 80054c0:	1c4b      	adds	r3, r1, #1
 80054c2:	e7e7      	b.n	8005494 <_printf_float+0x1a0>
 80054c4:	2900      	cmp	r1, #0
 80054c6:	bfd4      	ite	le
 80054c8:	f1c1 0202 	rsble	r2, r1, #2
 80054cc:	2201      	movgt	r2, #1
 80054ce:	4413      	add	r3, r2
 80054d0:	e7e0      	b.n	8005494 <_printf_float+0x1a0>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	055a      	lsls	r2, r3, #21
 80054d6:	d407      	bmi.n	80054e8 <_printf_float+0x1f4>
 80054d8:	6923      	ldr	r3, [r4, #16]
 80054da:	4642      	mov	r2, r8
 80054dc:	4631      	mov	r1, r6
 80054de:	4628      	mov	r0, r5
 80054e0:	47b8      	blx	r7
 80054e2:	3001      	adds	r0, #1
 80054e4:	d12c      	bne.n	8005540 <_printf_float+0x24c>
 80054e6:	e764      	b.n	80053b2 <_printf_float+0xbe>
 80054e8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054ec:	f240 80e0 	bls.w	80056b0 <_printf_float+0x3bc>
 80054f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054f4:	2200      	movs	r2, #0
 80054f6:	2300      	movs	r3, #0
 80054f8:	f7fb faee 	bl	8000ad8 <__aeabi_dcmpeq>
 80054fc:	2800      	cmp	r0, #0
 80054fe:	d034      	beq.n	800556a <_printf_float+0x276>
 8005500:	4a37      	ldr	r2, [pc, #220]	; (80055e0 <_printf_float+0x2ec>)
 8005502:	2301      	movs	r3, #1
 8005504:	4631      	mov	r1, r6
 8005506:	4628      	mov	r0, r5
 8005508:	47b8      	blx	r7
 800550a:	3001      	adds	r0, #1
 800550c:	f43f af51 	beq.w	80053b2 <_printf_float+0xbe>
 8005510:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005514:	429a      	cmp	r2, r3
 8005516:	db02      	blt.n	800551e <_printf_float+0x22a>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	07d8      	lsls	r0, r3, #31
 800551c:	d510      	bpl.n	8005540 <_printf_float+0x24c>
 800551e:	ee18 3a10 	vmov	r3, s16
 8005522:	4652      	mov	r2, sl
 8005524:	4631      	mov	r1, r6
 8005526:	4628      	mov	r0, r5
 8005528:	47b8      	blx	r7
 800552a:	3001      	adds	r0, #1
 800552c:	f43f af41 	beq.w	80053b2 <_printf_float+0xbe>
 8005530:	f04f 0800 	mov.w	r8, #0
 8005534:	f104 091a 	add.w	r9, r4, #26
 8005538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800553a:	3b01      	subs	r3, #1
 800553c:	4543      	cmp	r3, r8
 800553e:	dc09      	bgt.n	8005554 <_printf_float+0x260>
 8005540:	6823      	ldr	r3, [r4, #0]
 8005542:	079b      	lsls	r3, r3, #30
 8005544:	f100 8107 	bmi.w	8005756 <_printf_float+0x462>
 8005548:	68e0      	ldr	r0, [r4, #12]
 800554a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800554c:	4298      	cmp	r0, r3
 800554e:	bfb8      	it	lt
 8005550:	4618      	movlt	r0, r3
 8005552:	e730      	b.n	80053b6 <_printf_float+0xc2>
 8005554:	2301      	movs	r3, #1
 8005556:	464a      	mov	r2, r9
 8005558:	4631      	mov	r1, r6
 800555a:	4628      	mov	r0, r5
 800555c:	47b8      	blx	r7
 800555e:	3001      	adds	r0, #1
 8005560:	f43f af27 	beq.w	80053b2 <_printf_float+0xbe>
 8005564:	f108 0801 	add.w	r8, r8, #1
 8005568:	e7e6      	b.n	8005538 <_printf_float+0x244>
 800556a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800556c:	2b00      	cmp	r3, #0
 800556e:	dc39      	bgt.n	80055e4 <_printf_float+0x2f0>
 8005570:	4a1b      	ldr	r2, [pc, #108]	; (80055e0 <_printf_float+0x2ec>)
 8005572:	2301      	movs	r3, #1
 8005574:	4631      	mov	r1, r6
 8005576:	4628      	mov	r0, r5
 8005578:	47b8      	blx	r7
 800557a:	3001      	adds	r0, #1
 800557c:	f43f af19 	beq.w	80053b2 <_printf_float+0xbe>
 8005580:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005584:	4313      	orrs	r3, r2
 8005586:	d102      	bne.n	800558e <_printf_float+0x29a>
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	07d9      	lsls	r1, r3, #31
 800558c:	d5d8      	bpl.n	8005540 <_printf_float+0x24c>
 800558e:	ee18 3a10 	vmov	r3, s16
 8005592:	4652      	mov	r2, sl
 8005594:	4631      	mov	r1, r6
 8005596:	4628      	mov	r0, r5
 8005598:	47b8      	blx	r7
 800559a:	3001      	adds	r0, #1
 800559c:	f43f af09 	beq.w	80053b2 <_printf_float+0xbe>
 80055a0:	f04f 0900 	mov.w	r9, #0
 80055a4:	f104 0a1a 	add.w	sl, r4, #26
 80055a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055aa:	425b      	negs	r3, r3
 80055ac:	454b      	cmp	r3, r9
 80055ae:	dc01      	bgt.n	80055b4 <_printf_float+0x2c0>
 80055b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055b2:	e792      	b.n	80054da <_printf_float+0x1e6>
 80055b4:	2301      	movs	r3, #1
 80055b6:	4652      	mov	r2, sl
 80055b8:	4631      	mov	r1, r6
 80055ba:	4628      	mov	r0, r5
 80055bc:	47b8      	blx	r7
 80055be:	3001      	adds	r0, #1
 80055c0:	f43f aef7 	beq.w	80053b2 <_printf_float+0xbe>
 80055c4:	f109 0901 	add.w	r9, r9, #1
 80055c8:	e7ee      	b.n	80055a8 <_printf_float+0x2b4>
 80055ca:	bf00      	nop
 80055cc:	7fefffff 	.word	0x7fefffff
 80055d0:	08007b68 	.word	0x08007b68
 80055d4:	08007b6c 	.word	0x08007b6c
 80055d8:	08007b70 	.word	0x08007b70
 80055dc:	08007b74 	.word	0x08007b74
 80055e0:	08007b78 	.word	0x08007b78
 80055e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055e8:	429a      	cmp	r2, r3
 80055ea:	bfa8      	it	ge
 80055ec:	461a      	movge	r2, r3
 80055ee:	2a00      	cmp	r2, #0
 80055f0:	4691      	mov	r9, r2
 80055f2:	dc37      	bgt.n	8005664 <_printf_float+0x370>
 80055f4:	f04f 0b00 	mov.w	fp, #0
 80055f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055fc:	f104 021a 	add.w	r2, r4, #26
 8005600:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005602:	9305      	str	r3, [sp, #20]
 8005604:	eba3 0309 	sub.w	r3, r3, r9
 8005608:	455b      	cmp	r3, fp
 800560a:	dc33      	bgt.n	8005674 <_printf_float+0x380>
 800560c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005610:	429a      	cmp	r2, r3
 8005612:	db3b      	blt.n	800568c <_printf_float+0x398>
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	07da      	lsls	r2, r3, #31
 8005618:	d438      	bmi.n	800568c <_printf_float+0x398>
 800561a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800561e:	eba2 0903 	sub.w	r9, r2, r3
 8005622:	9b05      	ldr	r3, [sp, #20]
 8005624:	1ad2      	subs	r2, r2, r3
 8005626:	4591      	cmp	r9, r2
 8005628:	bfa8      	it	ge
 800562a:	4691      	movge	r9, r2
 800562c:	f1b9 0f00 	cmp.w	r9, #0
 8005630:	dc35      	bgt.n	800569e <_printf_float+0x3aa>
 8005632:	f04f 0800 	mov.w	r8, #0
 8005636:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800563a:	f104 0a1a 	add.w	sl, r4, #26
 800563e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005642:	1a9b      	subs	r3, r3, r2
 8005644:	eba3 0309 	sub.w	r3, r3, r9
 8005648:	4543      	cmp	r3, r8
 800564a:	f77f af79 	ble.w	8005540 <_printf_float+0x24c>
 800564e:	2301      	movs	r3, #1
 8005650:	4652      	mov	r2, sl
 8005652:	4631      	mov	r1, r6
 8005654:	4628      	mov	r0, r5
 8005656:	47b8      	blx	r7
 8005658:	3001      	adds	r0, #1
 800565a:	f43f aeaa 	beq.w	80053b2 <_printf_float+0xbe>
 800565e:	f108 0801 	add.w	r8, r8, #1
 8005662:	e7ec      	b.n	800563e <_printf_float+0x34a>
 8005664:	4613      	mov	r3, r2
 8005666:	4631      	mov	r1, r6
 8005668:	4642      	mov	r2, r8
 800566a:	4628      	mov	r0, r5
 800566c:	47b8      	blx	r7
 800566e:	3001      	adds	r0, #1
 8005670:	d1c0      	bne.n	80055f4 <_printf_float+0x300>
 8005672:	e69e      	b.n	80053b2 <_printf_float+0xbe>
 8005674:	2301      	movs	r3, #1
 8005676:	4631      	mov	r1, r6
 8005678:	4628      	mov	r0, r5
 800567a:	9205      	str	r2, [sp, #20]
 800567c:	47b8      	blx	r7
 800567e:	3001      	adds	r0, #1
 8005680:	f43f ae97 	beq.w	80053b2 <_printf_float+0xbe>
 8005684:	9a05      	ldr	r2, [sp, #20]
 8005686:	f10b 0b01 	add.w	fp, fp, #1
 800568a:	e7b9      	b.n	8005600 <_printf_float+0x30c>
 800568c:	ee18 3a10 	vmov	r3, s16
 8005690:	4652      	mov	r2, sl
 8005692:	4631      	mov	r1, r6
 8005694:	4628      	mov	r0, r5
 8005696:	47b8      	blx	r7
 8005698:	3001      	adds	r0, #1
 800569a:	d1be      	bne.n	800561a <_printf_float+0x326>
 800569c:	e689      	b.n	80053b2 <_printf_float+0xbe>
 800569e:	9a05      	ldr	r2, [sp, #20]
 80056a0:	464b      	mov	r3, r9
 80056a2:	4442      	add	r2, r8
 80056a4:	4631      	mov	r1, r6
 80056a6:	4628      	mov	r0, r5
 80056a8:	47b8      	blx	r7
 80056aa:	3001      	adds	r0, #1
 80056ac:	d1c1      	bne.n	8005632 <_printf_float+0x33e>
 80056ae:	e680      	b.n	80053b2 <_printf_float+0xbe>
 80056b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056b2:	2a01      	cmp	r2, #1
 80056b4:	dc01      	bgt.n	80056ba <_printf_float+0x3c6>
 80056b6:	07db      	lsls	r3, r3, #31
 80056b8:	d53a      	bpl.n	8005730 <_printf_float+0x43c>
 80056ba:	2301      	movs	r3, #1
 80056bc:	4642      	mov	r2, r8
 80056be:	4631      	mov	r1, r6
 80056c0:	4628      	mov	r0, r5
 80056c2:	47b8      	blx	r7
 80056c4:	3001      	adds	r0, #1
 80056c6:	f43f ae74 	beq.w	80053b2 <_printf_float+0xbe>
 80056ca:	ee18 3a10 	vmov	r3, s16
 80056ce:	4652      	mov	r2, sl
 80056d0:	4631      	mov	r1, r6
 80056d2:	4628      	mov	r0, r5
 80056d4:	47b8      	blx	r7
 80056d6:	3001      	adds	r0, #1
 80056d8:	f43f ae6b 	beq.w	80053b2 <_printf_float+0xbe>
 80056dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056e0:	2200      	movs	r2, #0
 80056e2:	2300      	movs	r3, #0
 80056e4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80056e8:	f7fb f9f6 	bl	8000ad8 <__aeabi_dcmpeq>
 80056ec:	b9d8      	cbnz	r0, 8005726 <_printf_float+0x432>
 80056ee:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80056f2:	f108 0201 	add.w	r2, r8, #1
 80056f6:	4631      	mov	r1, r6
 80056f8:	4628      	mov	r0, r5
 80056fa:	47b8      	blx	r7
 80056fc:	3001      	adds	r0, #1
 80056fe:	d10e      	bne.n	800571e <_printf_float+0x42a>
 8005700:	e657      	b.n	80053b2 <_printf_float+0xbe>
 8005702:	2301      	movs	r3, #1
 8005704:	4652      	mov	r2, sl
 8005706:	4631      	mov	r1, r6
 8005708:	4628      	mov	r0, r5
 800570a:	47b8      	blx	r7
 800570c:	3001      	adds	r0, #1
 800570e:	f43f ae50 	beq.w	80053b2 <_printf_float+0xbe>
 8005712:	f108 0801 	add.w	r8, r8, #1
 8005716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005718:	3b01      	subs	r3, #1
 800571a:	4543      	cmp	r3, r8
 800571c:	dcf1      	bgt.n	8005702 <_printf_float+0x40e>
 800571e:	464b      	mov	r3, r9
 8005720:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005724:	e6da      	b.n	80054dc <_printf_float+0x1e8>
 8005726:	f04f 0800 	mov.w	r8, #0
 800572a:	f104 0a1a 	add.w	sl, r4, #26
 800572e:	e7f2      	b.n	8005716 <_printf_float+0x422>
 8005730:	2301      	movs	r3, #1
 8005732:	4642      	mov	r2, r8
 8005734:	e7df      	b.n	80056f6 <_printf_float+0x402>
 8005736:	2301      	movs	r3, #1
 8005738:	464a      	mov	r2, r9
 800573a:	4631      	mov	r1, r6
 800573c:	4628      	mov	r0, r5
 800573e:	47b8      	blx	r7
 8005740:	3001      	adds	r0, #1
 8005742:	f43f ae36 	beq.w	80053b2 <_printf_float+0xbe>
 8005746:	f108 0801 	add.w	r8, r8, #1
 800574a:	68e3      	ldr	r3, [r4, #12]
 800574c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800574e:	1a5b      	subs	r3, r3, r1
 8005750:	4543      	cmp	r3, r8
 8005752:	dcf0      	bgt.n	8005736 <_printf_float+0x442>
 8005754:	e6f8      	b.n	8005548 <_printf_float+0x254>
 8005756:	f04f 0800 	mov.w	r8, #0
 800575a:	f104 0919 	add.w	r9, r4, #25
 800575e:	e7f4      	b.n	800574a <_printf_float+0x456>

08005760 <_printf_common>:
 8005760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005764:	4616      	mov	r6, r2
 8005766:	4699      	mov	r9, r3
 8005768:	688a      	ldr	r2, [r1, #8]
 800576a:	690b      	ldr	r3, [r1, #16]
 800576c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005770:	4293      	cmp	r3, r2
 8005772:	bfb8      	it	lt
 8005774:	4613      	movlt	r3, r2
 8005776:	6033      	str	r3, [r6, #0]
 8005778:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800577c:	4607      	mov	r7, r0
 800577e:	460c      	mov	r4, r1
 8005780:	b10a      	cbz	r2, 8005786 <_printf_common+0x26>
 8005782:	3301      	adds	r3, #1
 8005784:	6033      	str	r3, [r6, #0]
 8005786:	6823      	ldr	r3, [r4, #0]
 8005788:	0699      	lsls	r1, r3, #26
 800578a:	bf42      	ittt	mi
 800578c:	6833      	ldrmi	r3, [r6, #0]
 800578e:	3302      	addmi	r3, #2
 8005790:	6033      	strmi	r3, [r6, #0]
 8005792:	6825      	ldr	r5, [r4, #0]
 8005794:	f015 0506 	ands.w	r5, r5, #6
 8005798:	d106      	bne.n	80057a8 <_printf_common+0x48>
 800579a:	f104 0a19 	add.w	sl, r4, #25
 800579e:	68e3      	ldr	r3, [r4, #12]
 80057a0:	6832      	ldr	r2, [r6, #0]
 80057a2:	1a9b      	subs	r3, r3, r2
 80057a4:	42ab      	cmp	r3, r5
 80057a6:	dc26      	bgt.n	80057f6 <_printf_common+0x96>
 80057a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057ac:	1e13      	subs	r3, r2, #0
 80057ae:	6822      	ldr	r2, [r4, #0]
 80057b0:	bf18      	it	ne
 80057b2:	2301      	movne	r3, #1
 80057b4:	0692      	lsls	r2, r2, #26
 80057b6:	d42b      	bmi.n	8005810 <_printf_common+0xb0>
 80057b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057bc:	4649      	mov	r1, r9
 80057be:	4638      	mov	r0, r7
 80057c0:	47c0      	blx	r8
 80057c2:	3001      	adds	r0, #1
 80057c4:	d01e      	beq.n	8005804 <_printf_common+0xa4>
 80057c6:	6823      	ldr	r3, [r4, #0]
 80057c8:	6922      	ldr	r2, [r4, #16]
 80057ca:	f003 0306 	and.w	r3, r3, #6
 80057ce:	2b04      	cmp	r3, #4
 80057d0:	bf02      	ittt	eq
 80057d2:	68e5      	ldreq	r5, [r4, #12]
 80057d4:	6833      	ldreq	r3, [r6, #0]
 80057d6:	1aed      	subeq	r5, r5, r3
 80057d8:	68a3      	ldr	r3, [r4, #8]
 80057da:	bf0c      	ite	eq
 80057dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057e0:	2500      	movne	r5, #0
 80057e2:	4293      	cmp	r3, r2
 80057e4:	bfc4      	itt	gt
 80057e6:	1a9b      	subgt	r3, r3, r2
 80057e8:	18ed      	addgt	r5, r5, r3
 80057ea:	2600      	movs	r6, #0
 80057ec:	341a      	adds	r4, #26
 80057ee:	42b5      	cmp	r5, r6
 80057f0:	d11a      	bne.n	8005828 <_printf_common+0xc8>
 80057f2:	2000      	movs	r0, #0
 80057f4:	e008      	b.n	8005808 <_printf_common+0xa8>
 80057f6:	2301      	movs	r3, #1
 80057f8:	4652      	mov	r2, sl
 80057fa:	4649      	mov	r1, r9
 80057fc:	4638      	mov	r0, r7
 80057fe:	47c0      	blx	r8
 8005800:	3001      	adds	r0, #1
 8005802:	d103      	bne.n	800580c <_printf_common+0xac>
 8005804:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800580c:	3501      	adds	r5, #1
 800580e:	e7c6      	b.n	800579e <_printf_common+0x3e>
 8005810:	18e1      	adds	r1, r4, r3
 8005812:	1c5a      	adds	r2, r3, #1
 8005814:	2030      	movs	r0, #48	; 0x30
 8005816:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800581a:	4422      	add	r2, r4
 800581c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005820:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005824:	3302      	adds	r3, #2
 8005826:	e7c7      	b.n	80057b8 <_printf_common+0x58>
 8005828:	2301      	movs	r3, #1
 800582a:	4622      	mov	r2, r4
 800582c:	4649      	mov	r1, r9
 800582e:	4638      	mov	r0, r7
 8005830:	47c0      	blx	r8
 8005832:	3001      	adds	r0, #1
 8005834:	d0e6      	beq.n	8005804 <_printf_common+0xa4>
 8005836:	3601      	adds	r6, #1
 8005838:	e7d9      	b.n	80057ee <_printf_common+0x8e>
	...

0800583c <_printf_i>:
 800583c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005840:	7e0f      	ldrb	r7, [r1, #24]
 8005842:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005844:	2f78      	cmp	r7, #120	; 0x78
 8005846:	4691      	mov	r9, r2
 8005848:	4680      	mov	r8, r0
 800584a:	460c      	mov	r4, r1
 800584c:	469a      	mov	sl, r3
 800584e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005852:	d807      	bhi.n	8005864 <_printf_i+0x28>
 8005854:	2f62      	cmp	r7, #98	; 0x62
 8005856:	d80a      	bhi.n	800586e <_printf_i+0x32>
 8005858:	2f00      	cmp	r7, #0
 800585a:	f000 80d4 	beq.w	8005a06 <_printf_i+0x1ca>
 800585e:	2f58      	cmp	r7, #88	; 0x58
 8005860:	f000 80c0 	beq.w	80059e4 <_printf_i+0x1a8>
 8005864:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005868:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800586c:	e03a      	b.n	80058e4 <_printf_i+0xa8>
 800586e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005872:	2b15      	cmp	r3, #21
 8005874:	d8f6      	bhi.n	8005864 <_printf_i+0x28>
 8005876:	a101      	add	r1, pc, #4	; (adr r1, 800587c <_printf_i+0x40>)
 8005878:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800587c:	080058d5 	.word	0x080058d5
 8005880:	080058e9 	.word	0x080058e9
 8005884:	08005865 	.word	0x08005865
 8005888:	08005865 	.word	0x08005865
 800588c:	08005865 	.word	0x08005865
 8005890:	08005865 	.word	0x08005865
 8005894:	080058e9 	.word	0x080058e9
 8005898:	08005865 	.word	0x08005865
 800589c:	08005865 	.word	0x08005865
 80058a0:	08005865 	.word	0x08005865
 80058a4:	08005865 	.word	0x08005865
 80058a8:	080059ed 	.word	0x080059ed
 80058ac:	08005915 	.word	0x08005915
 80058b0:	080059a7 	.word	0x080059a7
 80058b4:	08005865 	.word	0x08005865
 80058b8:	08005865 	.word	0x08005865
 80058bc:	08005a0f 	.word	0x08005a0f
 80058c0:	08005865 	.word	0x08005865
 80058c4:	08005915 	.word	0x08005915
 80058c8:	08005865 	.word	0x08005865
 80058cc:	08005865 	.word	0x08005865
 80058d0:	080059af 	.word	0x080059af
 80058d4:	682b      	ldr	r3, [r5, #0]
 80058d6:	1d1a      	adds	r2, r3, #4
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	602a      	str	r2, [r5, #0]
 80058dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058e4:	2301      	movs	r3, #1
 80058e6:	e09f      	b.n	8005a28 <_printf_i+0x1ec>
 80058e8:	6820      	ldr	r0, [r4, #0]
 80058ea:	682b      	ldr	r3, [r5, #0]
 80058ec:	0607      	lsls	r7, r0, #24
 80058ee:	f103 0104 	add.w	r1, r3, #4
 80058f2:	6029      	str	r1, [r5, #0]
 80058f4:	d501      	bpl.n	80058fa <_printf_i+0xbe>
 80058f6:	681e      	ldr	r6, [r3, #0]
 80058f8:	e003      	b.n	8005902 <_printf_i+0xc6>
 80058fa:	0646      	lsls	r6, r0, #25
 80058fc:	d5fb      	bpl.n	80058f6 <_printf_i+0xba>
 80058fe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005902:	2e00      	cmp	r6, #0
 8005904:	da03      	bge.n	800590e <_printf_i+0xd2>
 8005906:	232d      	movs	r3, #45	; 0x2d
 8005908:	4276      	negs	r6, r6
 800590a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800590e:	485a      	ldr	r0, [pc, #360]	; (8005a78 <_printf_i+0x23c>)
 8005910:	230a      	movs	r3, #10
 8005912:	e012      	b.n	800593a <_printf_i+0xfe>
 8005914:	682b      	ldr	r3, [r5, #0]
 8005916:	6820      	ldr	r0, [r4, #0]
 8005918:	1d19      	adds	r1, r3, #4
 800591a:	6029      	str	r1, [r5, #0]
 800591c:	0605      	lsls	r5, r0, #24
 800591e:	d501      	bpl.n	8005924 <_printf_i+0xe8>
 8005920:	681e      	ldr	r6, [r3, #0]
 8005922:	e002      	b.n	800592a <_printf_i+0xee>
 8005924:	0641      	lsls	r1, r0, #25
 8005926:	d5fb      	bpl.n	8005920 <_printf_i+0xe4>
 8005928:	881e      	ldrh	r6, [r3, #0]
 800592a:	4853      	ldr	r0, [pc, #332]	; (8005a78 <_printf_i+0x23c>)
 800592c:	2f6f      	cmp	r7, #111	; 0x6f
 800592e:	bf0c      	ite	eq
 8005930:	2308      	moveq	r3, #8
 8005932:	230a      	movne	r3, #10
 8005934:	2100      	movs	r1, #0
 8005936:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800593a:	6865      	ldr	r5, [r4, #4]
 800593c:	60a5      	str	r5, [r4, #8]
 800593e:	2d00      	cmp	r5, #0
 8005940:	bfa2      	ittt	ge
 8005942:	6821      	ldrge	r1, [r4, #0]
 8005944:	f021 0104 	bicge.w	r1, r1, #4
 8005948:	6021      	strge	r1, [r4, #0]
 800594a:	b90e      	cbnz	r6, 8005950 <_printf_i+0x114>
 800594c:	2d00      	cmp	r5, #0
 800594e:	d04b      	beq.n	80059e8 <_printf_i+0x1ac>
 8005950:	4615      	mov	r5, r2
 8005952:	fbb6 f1f3 	udiv	r1, r6, r3
 8005956:	fb03 6711 	mls	r7, r3, r1, r6
 800595a:	5dc7      	ldrb	r7, [r0, r7]
 800595c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005960:	4637      	mov	r7, r6
 8005962:	42bb      	cmp	r3, r7
 8005964:	460e      	mov	r6, r1
 8005966:	d9f4      	bls.n	8005952 <_printf_i+0x116>
 8005968:	2b08      	cmp	r3, #8
 800596a:	d10b      	bne.n	8005984 <_printf_i+0x148>
 800596c:	6823      	ldr	r3, [r4, #0]
 800596e:	07de      	lsls	r6, r3, #31
 8005970:	d508      	bpl.n	8005984 <_printf_i+0x148>
 8005972:	6923      	ldr	r3, [r4, #16]
 8005974:	6861      	ldr	r1, [r4, #4]
 8005976:	4299      	cmp	r1, r3
 8005978:	bfde      	ittt	le
 800597a:	2330      	movle	r3, #48	; 0x30
 800597c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005980:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005984:	1b52      	subs	r2, r2, r5
 8005986:	6122      	str	r2, [r4, #16]
 8005988:	f8cd a000 	str.w	sl, [sp]
 800598c:	464b      	mov	r3, r9
 800598e:	aa03      	add	r2, sp, #12
 8005990:	4621      	mov	r1, r4
 8005992:	4640      	mov	r0, r8
 8005994:	f7ff fee4 	bl	8005760 <_printf_common>
 8005998:	3001      	adds	r0, #1
 800599a:	d14a      	bne.n	8005a32 <_printf_i+0x1f6>
 800599c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059a0:	b004      	add	sp, #16
 80059a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059a6:	6823      	ldr	r3, [r4, #0]
 80059a8:	f043 0320 	orr.w	r3, r3, #32
 80059ac:	6023      	str	r3, [r4, #0]
 80059ae:	4833      	ldr	r0, [pc, #204]	; (8005a7c <_printf_i+0x240>)
 80059b0:	2778      	movs	r7, #120	; 0x78
 80059b2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80059b6:	6823      	ldr	r3, [r4, #0]
 80059b8:	6829      	ldr	r1, [r5, #0]
 80059ba:	061f      	lsls	r7, r3, #24
 80059bc:	f851 6b04 	ldr.w	r6, [r1], #4
 80059c0:	d402      	bmi.n	80059c8 <_printf_i+0x18c>
 80059c2:	065f      	lsls	r7, r3, #25
 80059c4:	bf48      	it	mi
 80059c6:	b2b6      	uxthmi	r6, r6
 80059c8:	07df      	lsls	r7, r3, #31
 80059ca:	bf48      	it	mi
 80059cc:	f043 0320 	orrmi.w	r3, r3, #32
 80059d0:	6029      	str	r1, [r5, #0]
 80059d2:	bf48      	it	mi
 80059d4:	6023      	strmi	r3, [r4, #0]
 80059d6:	b91e      	cbnz	r6, 80059e0 <_printf_i+0x1a4>
 80059d8:	6823      	ldr	r3, [r4, #0]
 80059da:	f023 0320 	bic.w	r3, r3, #32
 80059de:	6023      	str	r3, [r4, #0]
 80059e0:	2310      	movs	r3, #16
 80059e2:	e7a7      	b.n	8005934 <_printf_i+0xf8>
 80059e4:	4824      	ldr	r0, [pc, #144]	; (8005a78 <_printf_i+0x23c>)
 80059e6:	e7e4      	b.n	80059b2 <_printf_i+0x176>
 80059e8:	4615      	mov	r5, r2
 80059ea:	e7bd      	b.n	8005968 <_printf_i+0x12c>
 80059ec:	682b      	ldr	r3, [r5, #0]
 80059ee:	6826      	ldr	r6, [r4, #0]
 80059f0:	6961      	ldr	r1, [r4, #20]
 80059f2:	1d18      	adds	r0, r3, #4
 80059f4:	6028      	str	r0, [r5, #0]
 80059f6:	0635      	lsls	r5, r6, #24
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	d501      	bpl.n	8005a00 <_printf_i+0x1c4>
 80059fc:	6019      	str	r1, [r3, #0]
 80059fe:	e002      	b.n	8005a06 <_printf_i+0x1ca>
 8005a00:	0670      	lsls	r0, r6, #25
 8005a02:	d5fb      	bpl.n	80059fc <_printf_i+0x1c0>
 8005a04:	8019      	strh	r1, [r3, #0]
 8005a06:	2300      	movs	r3, #0
 8005a08:	6123      	str	r3, [r4, #16]
 8005a0a:	4615      	mov	r5, r2
 8005a0c:	e7bc      	b.n	8005988 <_printf_i+0x14c>
 8005a0e:	682b      	ldr	r3, [r5, #0]
 8005a10:	1d1a      	adds	r2, r3, #4
 8005a12:	602a      	str	r2, [r5, #0]
 8005a14:	681d      	ldr	r5, [r3, #0]
 8005a16:	6862      	ldr	r2, [r4, #4]
 8005a18:	2100      	movs	r1, #0
 8005a1a:	4628      	mov	r0, r5
 8005a1c:	f7fa fbe0 	bl	80001e0 <memchr>
 8005a20:	b108      	cbz	r0, 8005a26 <_printf_i+0x1ea>
 8005a22:	1b40      	subs	r0, r0, r5
 8005a24:	6060      	str	r0, [r4, #4]
 8005a26:	6863      	ldr	r3, [r4, #4]
 8005a28:	6123      	str	r3, [r4, #16]
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a30:	e7aa      	b.n	8005988 <_printf_i+0x14c>
 8005a32:	6923      	ldr	r3, [r4, #16]
 8005a34:	462a      	mov	r2, r5
 8005a36:	4649      	mov	r1, r9
 8005a38:	4640      	mov	r0, r8
 8005a3a:	47d0      	blx	sl
 8005a3c:	3001      	adds	r0, #1
 8005a3e:	d0ad      	beq.n	800599c <_printf_i+0x160>
 8005a40:	6823      	ldr	r3, [r4, #0]
 8005a42:	079b      	lsls	r3, r3, #30
 8005a44:	d413      	bmi.n	8005a6e <_printf_i+0x232>
 8005a46:	68e0      	ldr	r0, [r4, #12]
 8005a48:	9b03      	ldr	r3, [sp, #12]
 8005a4a:	4298      	cmp	r0, r3
 8005a4c:	bfb8      	it	lt
 8005a4e:	4618      	movlt	r0, r3
 8005a50:	e7a6      	b.n	80059a0 <_printf_i+0x164>
 8005a52:	2301      	movs	r3, #1
 8005a54:	4632      	mov	r2, r6
 8005a56:	4649      	mov	r1, r9
 8005a58:	4640      	mov	r0, r8
 8005a5a:	47d0      	blx	sl
 8005a5c:	3001      	adds	r0, #1
 8005a5e:	d09d      	beq.n	800599c <_printf_i+0x160>
 8005a60:	3501      	adds	r5, #1
 8005a62:	68e3      	ldr	r3, [r4, #12]
 8005a64:	9903      	ldr	r1, [sp, #12]
 8005a66:	1a5b      	subs	r3, r3, r1
 8005a68:	42ab      	cmp	r3, r5
 8005a6a:	dcf2      	bgt.n	8005a52 <_printf_i+0x216>
 8005a6c:	e7eb      	b.n	8005a46 <_printf_i+0x20a>
 8005a6e:	2500      	movs	r5, #0
 8005a70:	f104 0619 	add.w	r6, r4, #25
 8005a74:	e7f5      	b.n	8005a62 <_printf_i+0x226>
 8005a76:	bf00      	nop
 8005a78:	08007b7a 	.word	0x08007b7a
 8005a7c:	08007b8b 	.word	0x08007b8b

08005a80 <std>:
 8005a80:	2300      	movs	r3, #0
 8005a82:	b510      	push	{r4, lr}
 8005a84:	4604      	mov	r4, r0
 8005a86:	e9c0 3300 	strd	r3, r3, [r0]
 8005a8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a8e:	6083      	str	r3, [r0, #8]
 8005a90:	8181      	strh	r1, [r0, #12]
 8005a92:	6643      	str	r3, [r0, #100]	; 0x64
 8005a94:	81c2      	strh	r2, [r0, #14]
 8005a96:	6183      	str	r3, [r0, #24]
 8005a98:	4619      	mov	r1, r3
 8005a9a:	2208      	movs	r2, #8
 8005a9c:	305c      	adds	r0, #92	; 0x5c
 8005a9e:	f000 f8f4 	bl	8005c8a <memset>
 8005aa2:	4b0d      	ldr	r3, [pc, #52]	; (8005ad8 <std+0x58>)
 8005aa4:	6263      	str	r3, [r4, #36]	; 0x24
 8005aa6:	4b0d      	ldr	r3, [pc, #52]	; (8005adc <std+0x5c>)
 8005aa8:	62a3      	str	r3, [r4, #40]	; 0x28
 8005aaa:	4b0d      	ldr	r3, [pc, #52]	; (8005ae0 <std+0x60>)
 8005aac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005aae:	4b0d      	ldr	r3, [pc, #52]	; (8005ae4 <std+0x64>)
 8005ab0:	6323      	str	r3, [r4, #48]	; 0x30
 8005ab2:	4b0d      	ldr	r3, [pc, #52]	; (8005ae8 <std+0x68>)
 8005ab4:	6224      	str	r4, [r4, #32]
 8005ab6:	429c      	cmp	r4, r3
 8005ab8:	d006      	beq.n	8005ac8 <std+0x48>
 8005aba:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005abe:	4294      	cmp	r4, r2
 8005ac0:	d002      	beq.n	8005ac8 <std+0x48>
 8005ac2:	33d0      	adds	r3, #208	; 0xd0
 8005ac4:	429c      	cmp	r4, r3
 8005ac6:	d105      	bne.n	8005ad4 <std+0x54>
 8005ac8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005acc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ad0:	f000 b958 	b.w	8005d84 <__retarget_lock_init_recursive>
 8005ad4:	bd10      	pop	{r4, pc}
 8005ad6:	bf00      	nop
 8005ad8:	08005c05 	.word	0x08005c05
 8005adc:	08005c27 	.word	0x08005c27
 8005ae0:	08005c5f 	.word	0x08005c5f
 8005ae4:	08005c83 	.word	0x08005c83
 8005ae8:	20000460 	.word	0x20000460

08005aec <stdio_exit_handler>:
 8005aec:	4a02      	ldr	r2, [pc, #8]	; (8005af8 <stdio_exit_handler+0xc>)
 8005aee:	4903      	ldr	r1, [pc, #12]	; (8005afc <stdio_exit_handler+0x10>)
 8005af0:	4803      	ldr	r0, [pc, #12]	; (8005b00 <stdio_exit_handler+0x14>)
 8005af2:	f000 b869 	b.w	8005bc8 <_fwalk_sglue>
 8005af6:	bf00      	nop
 8005af8:	20000018 	.word	0x20000018
 8005afc:	08007489 	.word	0x08007489
 8005b00:	20000024 	.word	0x20000024

08005b04 <cleanup_stdio>:
 8005b04:	6841      	ldr	r1, [r0, #4]
 8005b06:	4b0c      	ldr	r3, [pc, #48]	; (8005b38 <cleanup_stdio+0x34>)
 8005b08:	4299      	cmp	r1, r3
 8005b0a:	b510      	push	{r4, lr}
 8005b0c:	4604      	mov	r4, r0
 8005b0e:	d001      	beq.n	8005b14 <cleanup_stdio+0x10>
 8005b10:	f001 fcba 	bl	8007488 <_fflush_r>
 8005b14:	68a1      	ldr	r1, [r4, #8]
 8005b16:	4b09      	ldr	r3, [pc, #36]	; (8005b3c <cleanup_stdio+0x38>)
 8005b18:	4299      	cmp	r1, r3
 8005b1a:	d002      	beq.n	8005b22 <cleanup_stdio+0x1e>
 8005b1c:	4620      	mov	r0, r4
 8005b1e:	f001 fcb3 	bl	8007488 <_fflush_r>
 8005b22:	68e1      	ldr	r1, [r4, #12]
 8005b24:	4b06      	ldr	r3, [pc, #24]	; (8005b40 <cleanup_stdio+0x3c>)
 8005b26:	4299      	cmp	r1, r3
 8005b28:	d004      	beq.n	8005b34 <cleanup_stdio+0x30>
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b30:	f001 bcaa 	b.w	8007488 <_fflush_r>
 8005b34:	bd10      	pop	{r4, pc}
 8005b36:	bf00      	nop
 8005b38:	20000460 	.word	0x20000460
 8005b3c:	200004c8 	.word	0x200004c8
 8005b40:	20000530 	.word	0x20000530

08005b44 <global_stdio_init.part.0>:
 8005b44:	b510      	push	{r4, lr}
 8005b46:	4b0b      	ldr	r3, [pc, #44]	; (8005b74 <global_stdio_init.part.0+0x30>)
 8005b48:	4c0b      	ldr	r4, [pc, #44]	; (8005b78 <global_stdio_init.part.0+0x34>)
 8005b4a:	4a0c      	ldr	r2, [pc, #48]	; (8005b7c <global_stdio_init.part.0+0x38>)
 8005b4c:	601a      	str	r2, [r3, #0]
 8005b4e:	4620      	mov	r0, r4
 8005b50:	2200      	movs	r2, #0
 8005b52:	2104      	movs	r1, #4
 8005b54:	f7ff ff94 	bl	8005a80 <std>
 8005b58:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	2109      	movs	r1, #9
 8005b60:	f7ff ff8e 	bl	8005a80 <std>
 8005b64:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005b68:	2202      	movs	r2, #2
 8005b6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b6e:	2112      	movs	r1, #18
 8005b70:	f7ff bf86 	b.w	8005a80 <std>
 8005b74:	20000598 	.word	0x20000598
 8005b78:	20000460 	.word	0x20000460
 8005b7c:	08005aed 	.word	0x08005aed

08005b80 <__sfp_lock_acquire>:
 8005b80:	4801      	ldr	r0, [pc, #4]	; (8005b88 <__sfp_lock_acquire+0x8>)
 8005b82:	f000 b900 	b.w	8005d86 <__retarget_lock_acquire_recursive>
 8005b86:	bf00      	nop
 8005b88:	200005a1 	.word	0x200005a1

08005b8c <__sfp_lock_release>:
 8005b8c:	4801      	ldr	r0, [pc, #4]	; (8005b94 <__sfp_lock_release+0x8>)
 8005b8e:	f000 b8fb 	b.w	8005d88 <__retarget_lock_release_recursive>
 8005b92:	bf00      	nop
 8005b94:	200005a1 	.word	0x200005a1

08005b98 <__sinit>:
 8005b98:	b510      	push	{r4, lr}
 8005b9a:	4604      	mov	r4, r0
 8005b9c:	f7ff fff0 	bl	8005b80 <__sfp_lock_acquire>
 8005ba0:	6a23      	ldr	r3, [r4, #32]
 8005ba2:	b11b      	cbz	r3, 8005bac <__sinit+0x14>
 8005ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ba8:	f7ff bff0 	b.w	8005b8c <__sfp_lock_release>
 8005bac:	4b04      	ldr	r3, [pc, #16]	; (8005bc0 <__sinit+0x28>)
 8005bae:	6223      	str	r3, [r4, #32]
 8005bb0:	4b04      	ldr	r3, [pc, #16]	; (8005bc4 <__sinit+0x2c>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d1f5      	bne.n	8005ba4 <__sinit+0xc>
 8005bb8:	f7ff ffc4 	bl	8005b44 <global_stdio_init.part.0>
 8005bbc:	e7f2      	b.n	8005ba4 <__sinit+0xc>
 8005bbe:	bf00      	nop
 8005bc0:	08005b05 	.word	0x08005b05
 8005bc4:	20000598 	.word	0x20000598

08005bc8 <_fwalk_sglue>:
 8005bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bcc:	4607      	mov	r7, r0
 8005bce:	4688      	mov	r8, r1
 8005bd0:	4614      	mov	r4, r2
 8005bd2:	2600      	movs	r6, #0
 8005bd4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bd8:	f1b9 0901 	subs.w	r9, r9, #1
 8005bdc:	d505      	bpl.n	8005bea <_fwalk_sglue+0x22>
 8005bde:	6824      	ldr	r4, [r4, #0]
 8005be0:	2c00      	cmp	r4, #0
 8005be2:	d1f7      	bne.n	8005bd4 <_fwalk_sglue+0xc>
 8005be4:	4630      	mov	r0, r6
 8005be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bea:	89ab      	ldrh	r3, [r5, #12]
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d907      	bls.n	8005c00 <_fwalk_sglue+0x38>
 8005bf0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	d003      	beq.n	8005c00 <_fwalk_sglue+0x38>
 8005bf8:	4629      	mov	r1, r5
 8005bfa:	4638      	mov	r0, r7
 8005bfc:	47c0      	blx	r8
 8005bfe:	4306      	orrs	r6, r0
 8005c00:	3568      	adds	r5, #104	; 0x68
 8005c02:	e7e9      	b.n	8005bd8 <_fwalk_sglue+0x10>

08005c04 <__sread>:
 8005c04:	b510      	push	{r4, lr}
 8005c06:	460c      	mov	r4, r1
 8005c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c0c:	f000 f86c 	bl	8005ce8 <_read_r>
 8005c10:	2800      	cmp	r0, #0
 8005c12:	bfab      	itete	ge
 8005c14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c16:	89a3      	ldrhlt	r3, [r4, #12]
 8005c18:	181b      	addge	r3, r3, r0
 8005c1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c1e:	bfac      	ite	ge
 8005c20:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c22:	81a3      	strhlt	r3, [r4, #12]
 8005c24:	bd10      	pop	{r4, pc}

08005c26 <__swrite>:
 8005c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c2a:	461f      	mov	r7, r3
 8005c2c:	898b      	ldrh	r3, [r1, #12]
 8005c2e:	05db      	lsls	r3, r3, #23
 8005c30:	4605      	mov	r5, r0
 8005c32:	460c      	mov	r4, r1
 8005c34:	4616      	mov	r6, r2
 8005c36:	d505      	bpl.n	8005c44 <__swrite+0x1e>
 8005c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f000 f840 	bl	8005cc4 <_lseek_r>
 8005c44:	89a3      	ldrh	r3, [r4, #12]
 8005c46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c4e:	81a3      	strh	r3, [r4, #12]
 8005c50:	4632      	mov	r2, r6
 8005c52:	463b      	mov	r3, r7
 8005c54:	4628      	mov	r0, r5
 8005c56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c5a:	f000 b857 	b.w	8005d0c <_write_r>

08005c5e <__sseek>:
 8005c5e:	b510      	push	{r4, lr}
 8005c60:	460c      	mov	r4, r1
 8005c62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c66:	f000 f82d 	bl	8005cc4 <_lseek_r>
 8005c6a:	1c43      	adds	r3, r0, #1
 8005c6c:	89a3      	ldrh	r3, [r4, #12]
 8005c6e:	bf15      	itete	ne
 8005c70:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c7a:	81a3      	strheq	r3, [r4, #12]
 8005c7c:	bf18      	it	ne
 8005c7e:	81a3      	strhne	r3, [r4, #12]
 8005c80:	bd10      	pop	{r4, pc}

08005c82 <__sclose>:
 8005c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c86:	f000 b80d 	b.w	8005ca4 <_close_r>

08005c8a <memset>:
 8005c8a:	4402      	add	r2, r0
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d100      	bne.n	8005c94 <memset+0xa>
 8005c92:	4770      	bx	lr
 8005c94:	f803 1b01 	strb.w	r1, [r3], #1
 8005c98:	e7f9      	b.n	8005c8e <memset+0x4>
	...

08005c9c <_localeconv_r>:
 8005c9c:	4800      	ldr	r0, [pc, #0]	; (8005ca0 <_localeconv_r+0x4>)
 8005c9e:	4770      	bx	lr
 8005ca0:	20000164 	.word	0x20000164

08005ca4 <_close_r>:
 8005ca4:	b538      	push	{r3, r4, r5, lr}
 8005ca6:	4d06      	ldr	r5, [pc, #24]	; (8005cc0 <_close_r+0x1c>)
 8005ca8:	2300      	movs	r3, #0
 8005caa:	4604      	mov	r4, r0
 8005cac:	4608      	mov	r0, r1
 8005cae:	602b      	str	r3, [r5, #0]
 8005cb0:	f7fb fea3 	bl	80019fa <_close>
 8005cb4:	1c43      	adds	r3, r0, #1
 8005cb6:	d102      	bne.n	8005cbe <_close_r+0x1a>
 8005cb8:	682b      	ldr	r3, [r5, #0]
 8005cba:	b103      	cbz	r3, 8005cbe <_close_r+0x1a>
 8005cbc:	6023      	str	r3, [r4, #0]
 8005cbe:	bd38      	pop	{r3, r4, r5, pc}
 8005cc0:	2000059c 	.word	0x2000059c

08005cc4 <_lseek_r>:
 8005cc4:	b538      	push	{r3, r4, r5, lr}
 8005cc6:	4d07      	ldr	r5, [pc, #28]	; (8005ce4 <_lseek_r+0x20>)
 8005cc8:	4604      	mov	r4, r0
 8005cca:	4608      	mov	r0, r1
 8005ccc:	4611      	mov	r1, r2
 8005cce:	2200      	movs	r2, #0
 8005cd0:	602a      	str	r2, [r5, #0]
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	f7fb feb8 	bl	8001a48 <_lseek>
 8005cd8:	1c43      	adds	r3, r0, #1
 8005cda:	d102      	bne.n	8005ce2 <_lseek_r+0x1e>
 8005cdc:	682b      	ldr	r3, [r5, #0]
 8005cde:	b103      	cbz	r3, 8005ce2 <_lseek_r+0x1e>
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	bd38      	pop	{r3, r4, r5, pc}
 8005ce4:	2000059c 	.word	0x2000059c

08005ce8 <_read_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	4d07      	ldr	r5, [pc, #28]	; (8005d08 <_read_r+0x20>)
 8005cec:	4604      	mov	r4, r0
 8005cee:	4608      	mov	r0, r1
 8005cf0:	4611      	mov	r1, r2
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	602a      	str	r2, [r5, #0]
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	f7fb fe46 	bl	8001988 <_read>
 8005cfc:	1c43      	adds	r3, r0, #1
 8005cfe:	d102      	bne.n	8005d06 <_read_r+0x1e>
 8005d00:	682b      	ldr	r3, [r5, #0]
 8005d02:	b103      	cbz	r3, 8005d06 <_read_r+0x1e>
 8005d04:	6023      	str	r3, [r4, #0]
 8005d06:	bd38      	pop	{r3, r4, r5, pc}
 8005d08:	2000059c 	.word	0x2000059c

08005d0c <_write_r>:
 8005d0c:	b538      	push	{r3, r4, r5, lr}
 8005d0e:	4d07      	ldr	r5, [pc, #28]	; (8005d2c <_write_r+0x20>)
 8005d10:	4604      	mov	r4, r0
 8005d12:	4608      	mov	r0, r1
 8005d14:	4611      	mov	r1, r2
 8005d16:	2200      	movs	r2, #0
 8005d18:	602a      	str	r2, [r5, #0]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	f7fb fe51 	bl	80019c2 <_write>
 8005d20:	1c43      	adds	r3, r0, #1
 8005d22:	d102      	bne.n	8005d2a <_write_r+0x1e>
 8005d24:	682b      	ldr	r3, [r5, #0]
 8005d26:	b103      	cbz	r3, 8005d2a <_write_r+0x1e>
 8005d28:	6023      	str	r3, [r4, #0]
 8005d2a:	bd38      	pop	{r3, r4, r5, pc}
 8005d2c:	2000059c 	.word	0x2000059c

08005d30 <__errno>:
 8005d30:	4b01      	ldr	r3, [pc, #4]	; (8005d38 <__errno+0x8>)
 8005d32:	6818      	ldr	r0, [r3, #0]
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	20000070 	.word	0x20000070

08005d3c <__libc_init_array>:
 8005d3c:	b570      	push	{r4, r5, r6, lr}
 8005d3e:	4d0d      	ldr	r5, [pc, #52]	; (8005d74 <__libc_init_array+0x38>)
 8005d40:	4c0d      	ldr	r4, [pc, #52]	; (8005d78 <__libc_init_array+0x3c>)
 8005d42:	1b64      	subs	r4, r4, r5
 8005d44:	10a4      	asrs	r4, r4, #2
 8005d46:	2600      	movs	r6, #0
 8005d48:	42a6      	cmp	r6, r4
 8005d4a:	d109      	bne.n	8005d60 <__libc_init_array+0x24>
 8005d4c:	4d0b      	ldr	r5, [pc, #44]	; (8005d7c <__libc_init_array+0x40>)
 8005d4e:	4c0c      	ldr	r4, [pc, #48]	; (8005d80 <__libc_init_array+0x44>)
 8005d50:	f001 feee 	bl	8007b30 <_init>
 8005d54:	1b64      	subs	r4, r4, r5
 8005d56:	10a4      	asrs	r4, r4, #2
 8005d58:	2600      	movs	r6, #0
 8005d5a:	42a6      	cmp	r6, r4
 8005d5c:	d105      	bne.n	8005d6a <__libc_init_array+0x2e>
 8005d5e:	bd70      	pop	{r4, r5, r6, pc}
 8005d60:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d64:	4798      	blx	r3
 8005d66:	3601      	adds	r6, #1
 8005d68:	e7ee      	b.n	8005d48 <__libc_init_array+0xc>
 8005d6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d6e:	4798      	blx	r3
 8005d70:	3601      	adds	r6, #1
 8005d72:	e7f2      	b.n	8005d5a <__libc_init_array+0x1e>
 8005d74:	08007ee4 	.word	0x08007ee4
 8005d78:	08007ee4 	.word	0x08007ee4
 8005d7c:	08007ee4 	.word	0x08007ee4
 8005d80:	08007ee8 	.word	0x08007ee8

08005d84 <__retarget_lock_init_recursive>:
 8005d84:	4770      	bx	lr

08005d86 <__retarget_lock_acquire_recursive>:
 8005d86:	4770      	bx	lr

08005d88 <__retarget_lock_release_recursive>:
 8005d88:	4770      	bx	lr

08005d8a <quorem>:
 8005d8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d8e:	6903      	ldr	r3, [r0, #16]
 8005d90:	690c      	ldr	r4, [r1, #16]
 8005d92:	42a3      	cmp	r3, r4
 8005d94:	4607      	mov	r7, r0
 8005d96:	db7e      	blt.n	8005e96 <quorem+0x10c>
 8005d98:	3c01      	subs	r4, #1
 8005d9a:	f101 0814 	add.w	r8, r1, #20
 8005d9e:	f100 0514 	add.w	r5, r0, #20
 8005da2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005da6:	9301      	str	r3, [sp, #4]
 8005da8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005dac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005db0:	3301      	adds	r3, #1
 8005db2:	429a      	cmp	r2, r3
 8005db4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005db8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005dbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8005dc0:	d331      	bcc.n	8005e26 <quorem+0x9c>
 8005dc2:	f04f 0e00 	mov.w	lr, #0
 8005dc6:	4640      	mov	r0, r8
 8005dc8:	46ac      	mov	ip, r5
 8005dca:	46f2      	mov	sl, lr
 8005dcc:	f850 2b04 	ldr.w	r2, [r0], #4
 8005dd0:	b293      	uxth	r3, r2
 8005dd2:	fb06 e303 	mla	r3, r6, r3, lr
 8005dd6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005dda:	0c1a      	lsrs	r2, r3, #16
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	ebaa 0303 	sub.w	r3, sl, r3
 8005de2:	f8dc a000 	ldr.w	sl, [ip]
 8005de6:	fa13 f38a 	uxtah	r3, r3, sl
 8005dea:	fb06 220e 	mla	r2, r6, lr, r2
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	9b00      	ldr	r3, [sp, #0]
 8005df2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005df6:	b292      	uxth	r2, r2
 8005df8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005dfc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e00:	f8bd 3000 	ldrh.w	r3, [sp]
 8005e04:	4581      	cmp	r9, r0
 8005e06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e0a:	f84c 3b04 	str.w	r3, [ip], #4
 8005e0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e12:	d2db      	bcs.n	8005dcc <quorem+0x42>
 8005e14:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e18:	b92b      	cbnz	r3, 8005e26 <quorem+0x9c>
 8005e1a:	9b01      	ldr	r3, [sp, #4]
 8005e1c:	3b04      	subs	r3, #4
 8005e1e:	429d      	cmp	r5, r3
 8005e20:	461a      	mov	r2, r3
 8005e22:	d32c      	bcc.n	8005e7e <quorem+0xf4>
 8005e24:	613c      	str	r4, [r7, #16]
 8005e26:	4638      	mov	r0, r7
 8005e28:	f001 f9a8 	bl	800717c <__mcmp>
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	db22      	blt.n	8005e76 <quorem+0xec>
 8005e30:	3601      	adds	r6, #1
 8005e32:	4629      	mov	r1, r5
 8005e34:	2000      	movs	r0, #0
 8005e36:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e3a:	f8d1 c000 	ldr.w	ip, [r1]
 8005e3e:	b293      	uxth	r3, r2
 8005e40:	1ac3      	subs	r3, r0, r3
 8005e42:	0c12      	lsrs	r2, r2, #16
 8005e44:	fa13 f38c 	uxtah	r3, r3, ip
 8005e48:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005e4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e56:	45c1      	cmp	r9, r8
 8005e58:	f841 3b04 	str.w	r3, [r1], #4
 8005e5c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e60:	d2e9      	bcs.n	8005e36 <quorem+0xac>
 8005e62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e6a:	b922      	cbnz	r2, 8005e76 <quorem+0xec>
 8005e6c:	3b04      	subs	r3, #4
 8005e6e:	429d      	cmp	r5, r3
 8005e70:	461a      	mov	r2, r3
 8005e72:	d30a      	bcc.n	8005e8a <quorem+0x100>
 8005e74:	613c      	str	r4, [r7, #16]
 8005e76:	4630      	mov	r0, r6
 8005e78:	b003      	add	sp, #12
 8005e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e7e:	6812      	ldr	r2, [r2, #0]
 8005e80:	3b04      	subs	r3, #4
 8005e82:	2a00      	cmp	r2, #0
 8005e84:	d1ce      	bne.n	8005e24 <quorem+0x9a>
 8005e86:	3c01      	subs	r4, #1
 8005e88:	e7c9      	b.n	8005e1e <quorem+0x94>
 8005e8a:	6812      	ldr	r2, [r2, #0]
 8005e8c:	3b04      	subs	r3, #4
 8005e8e:	2a00      	cmp	r2, #0
 8005e90:	d1f0      	bne.n	8005e74 <quorem+0xea>
 8005e92:	3c01      	subs	r4, #1
 8005e94:	e7eb      	b.n	8005e6e <quorem+0xe4>
 8005e96:	2000      	movs	r0, #0
 8005e98:	e7ee      	b.n	8005e78 <quorem+0xee>
 8005e9a:	0000      	movs	r0, r0
 8005e9c:	0000      	movs	r0, r0
	...

08005ea0 <_dtoa_r>:
 8005ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea4:	ed2d 8b04 	vpush	{d8-d9}
 8005ea8:	69c5      	ldr	r5, [r0, #28]
 8005eaa:	b093      	sub	sp, #76	; 0x4c
 8005eac:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005eb0:	ec57 6b10 	vmov	r6, r7, d0
 8005eb4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005eb8:	9107      	str	r1, [sp, #28]
 8005eba:	4604      	mov	r4, r0
 8005ebc:	920a      	str	r2, [sp, #40]	; 0x28
 8005ebe:	930d      	str	r3, [sp, #52]	; 0x34
 8005ec0:	b975      	cbnz	r5, 8005ee0 <_dtoa_r+0x40>
 8005ec2:	2010      	movs	r0, #16
 8005ec4:	f000 fe2a 	bl	8006b1c <malloc>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	61e0      	str	r0, [r4, #28]
 8005ecc:	b920      	cbnz	r0, 8005ed8 <_dtoa_r+0x38>
 8005ece:	4bae      	ldr	r3, [pc, #696]	; (8006188 <_dtoa_r+0x2e8>)
 8005ed0:	21ef      	movs	r1, #239	; 0xef
 8005ed2:	48ae      	ldr	r0, [pc, #696]	; (800618c <_dtoa_r+0x2ec>)
 8005ed4:	f001 fb1e 	bl	8007514 <__assert_func>
 8005ed8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005edc:	6005      	str	r5, [r0, #0]
 8005ede:	60c5      	str	r5, [r0, #12]
 8005ee0:	69e3      	ldr	r3, [r4, #28]
 8005ee2:	6819      	ldr	r1, [r3, #0]
 8005ee4:	b151      	cbz	r1, 8005efc <_dtoa_r+0x5c>
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	604a      	str	r2, [r1, #4]
 8005eea:	2301      	movs	r3, #1
 8005eec:	4093      	lsls	r3, r2
 8005eee:	608b      	str	r3, [r1, #8]
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f000 ff07 	bl	8006d04 <_Bfree>
 8005ef6:	69e3      	ldr	r3, [r4, #28]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]
 8005efc:	1e3b      	subs	r3, r7, #0
 8005efe:	bfbb      	ittet	lt
 8005f00:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f04:	9303      	strlt	r3, [sp, #12]
 8005f06:	2300      	movge	r3, #0
 8005f08:	2201      	movlt	r2, #1
 8005f0a:	bfac      	ite	ge
 8005f0c:	f8c8 3000 	strge.w	r3, [r8]
 8005f10:	f8c8 2000 	strlt.w	r2, [r8]
 8005f14:	4b9e      	ldr	r3, [pc, #632]	; (8006190 <_dtoa_r+0x2f0>)
 8005f16:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005f1a:	ea33 0308 	bics.w	r3, r3, r8
 8005f1e:	d11b      	bne.n	8005f58 <_dtoa_r+0xb8>
 8005f20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f22:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f26:	6013      	str	r3, [r2, #0]
 8005f28:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005f2c:	4333      	orrs	r3, r6
 8005f2e:	f000 8593 	beq.w	8006a58 <_dtoa_r+0xbb8>
 8005f32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f34:	b963      	cbnz	r3, 8005f50 <_dtoa_r+0xb0>
 8005f36:	4b97      	ldr	r3, [pc, #604]	; (8006194 <_dtoa_r+0x2f4>)
 8005f38:	e027      	b.n	8005f8a <_dtoa_r+0xea>
 8005f3a:	4b97      	ldr	r3, [pc, #604]	; (8006198 <_dtoa_r+0x2f8>)
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	3308      	adds	r3, #8
 8005f40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f42:	6013      	str	r3, [r2, #0]
 8005f44:	9800      	ldr	r0, [sp, #0]
 8005f46:	b013      	add	sp, #76	; 0x4c
 8005f48:	ecbd 8b04 	vpop	{d8-d9}
 8005f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f50:	4b90      	ldr	r3, [pc, #576]	; (8006194 <_dtoa_r+0x2f4>)
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	3303      	adds	r3, #3
 8005f56:	e7f3      	b.n	8005f40 <_dtoa_r+0xa0>
 8005f58:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	ec51 0b17 	vmov	r0, r1, d7
 8005f62:	eeb0 8a47 	vmov.f32	s16, s14
 8005f66:	eef0 8a67 	vmov.f32	s17, s15
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	f7fa fdb4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f70:	4681      	mov	r9, r0
 8005f72:	b160      	cbz	r0, 8005f8e <_dtoa_r+0xee>
 8005f74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f76:	2301      	movs	r3, #1
 8005f78:	6013      	str	r3, [r2, #0]
 8005f7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f000 8568 	beq.w	8006a52 <_dtoa_r+0xbb2>
 8005f82:	4b86      	ldr	r3, [pc, #536]	; (800619c <_dtoa_r+0x2fc>)
 8005f84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f86:	6013      	str	r3, [r2, #0]
 8005f88:	3b01      	subs	r3, #1
 8005f8a:	9300      	str	r3, [sp, #0]
 8005f8c:	e7da      	b.n	8005f44 <_dtoa_r+0xa4>
 8005f8e:	aa10      	add	r2, sp, #64	; 0x40
 8005f90:	a911      	add	r1, sp, #68	; 0x44
 8005f92:	4620      	mov	r0, r4
 8005f94:	eeb0 0a48 	vmov.f32	s0, s16
 8005f98:	eef0 0a68 	vmov.f32	s1, s17
 8005f9c:	f001 f994 	bl	80072c8 <__d2b>
 8005fa0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005fa4:	4682      	mov	sl, r0
 8005fa6:	2d00      	cmp	r5, #0
 8005fa8:	d07f      	beq.n	80060aa <_dtoa_r+0x20a>
 8005faa:	ee18 3a90 	vmov	r3, s17
 8005fae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fb2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005fb6:	ec51 0b18 	vmov	r0, r1, d8
 8005fba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005fbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005fc2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	2200      	movs	r2, #0
 8005fca:	4b75      	ldr	r3, [pc, #468]	; (80061a0 <_dtoa_r+0x300>)
 8005fcc:	f7fa f964 	bl	8000298 <__aeabi_dsub>
 8005fd0:	a367      	add	r3, pc, #412	; (adr r3, 8006170 <_dtoa_r+0x2d0>)
 8005fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd6:	f7fa fb17 	bl	8000608 <__aeabi_dmul>
 8005fda:	a367      	add	r3, pc, #412	; (adr r3, 8006178 <_dtoa_r+0x2d8>)
 8005fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe0:	f7fa f95c 	bl	800029c <__adddf3>
 8005fe4:	4606      	mov	r6, r0
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	460f      	mov	r7, r1
 8005fea:	f7fa faa3 	bl	8000534 <__aeabi_i2d>
 8005fee:	a364      	add	r3, pc, #400	; (adr r3, 8006180 <_dtoa_r+0x2e0>)
 8005ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff4:	f7fa fb08 	bl	8000608 <__aeabi_dmul>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	4630      	mov	r0, r6
 8005ffe:	4639      	mov	r1, r7
 8006000:	f7fa f94c 	bl	800029c <__adddf3>
 8006004:	4606      	mov	r6, r0
 8006006:	460f      	mov	r7, r1
 8006008:	f7fa fdae 	bl	8000b68 <__aeabi_d2iz>
 800600c:	2200      	movs	r2, #0
 800600e:	4683      	mov	fp, r0
 8006010:	2300      	movs	r3, #0
 8006012:	4630      	mov	r0, r6
 8006014:	4639      	mov	r1, r7
 8006016:	f7fa fd69 	bl	8000aec <__aeabi_dcmplt>
 800601a:	b148      	cbz	r0, 8006030 <_dtoa_r+0x190>
 800601c:	4658      	mov	r0, fp
 800601e:	f7fa fa89 	bl	8000534 <__aeabi_i2d>
 8006022:	4632      	mov	r2, r6
 8006024:	463b      	mov	r3, r7
 8006026:	f7fa fd57 	bl	8000ad8 <__aeabi_dcmpeq>
 800602a:	b908      	cbnz	r0, 8006030 <_dtoa_r+0x190>
 800602c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006030:	f1bb 0f16 	cmp.w	fp, #22
 8006034:	d857      	bhi.n	80060e6 <_dtoa_r+0x246>
 8006036:	4b5b      	ldr	r3, [pc, #364]	; (80061a4 <_dtoa_r+0x304>)
 8006038:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800603c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006040:	ec51 0b18 	vmov	r0, r1, d8
 8006044:	f7fa fd52 	bl	8000aec <__aeabi_dcmplt>
 8006048:	2800      	cmp	r0, #0
 800604a:	d04e      	beq.n	80060ea <_dtoa_r+0x24a>
 800604c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006050:	2300      	movs	r3, #0
 8006052:	930c      	str	r3, [sp, #48]	; 0x30
 8006054:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006056:	1b5b      	subs	r3, r3, r5
 8006058:	1e5a      	subs	r2, r3, #1
 800605a:	bf45      	ittet	mi
 800605c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006060:	9305      	strmi	r3, [sp, #20]
 8006062:	2300      	movpl	r3, #0
 8006064:	2300      	movmi	r3, #0
 8006066:	9206      	str	r2, [sp, #24]
 8006068:	bf54      	ite	pl
 800606a:	9305      	strpl	r3, [sp, #20]
 800606c:	9306      	strmi	r3, [sp, #24]
 800606e:	f1bb 0f00 	cmp.w	fp, #0
 8006072:	db3c      	blt.n	80060ee <_dtoa_r+0x24e>
 8006074:	9b06      	ldr	r3, [sp, #24]
 8006076:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800607a:	445b      	add	r3, fp
 800607c:	9306      	str	r3, [sp, #24]
 800607e:	2300      	movs	r3, #0
 8006080:	9308      	str	r3, [sp, #32]
 8006082:	9b07      	ldr	r3, [sp, #28]
 8006084:	2b09      	cmp	r3, #9
 8006086:	d868      	bhi.n	800615a <_dtoa_r+0x2ba>
 8006088:	2b05      	cmp	r3, #5
 800608a:	bfc4      	itt	gt
 800608c:	3b04      	subgt	r3, #4
 800608e:	9307      	strgt	r3, [sp, #28]
 8006090:	9b07      	ldr	r3, [sp, #28]
 8006092:	f1a3 0302 	sub.w	r3, r3, #2
 8006096:	bfcc      	ite	gt
 8006098:	2500      	movgt	r5, #0
 800609a:	2501      	movle	r5, #1
 800609c:	2b03      	cmp	r3, #3
 800609e:	f200 8085 	bhi.w	80061ac <_dtoa_r+0x30c>
 80060a2:	e8df f003 	tbb	[pc, r3]
 80060a6:	3b2e      	.short	0x3b2e
 80060a8:	5839      	.short	0x5839
 80060aa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80060ae:	441d      	add	r5, r3
 80060b0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80060b4:	2b20      	cmp	r3, #32
 80060b6:	bfc1      	itttt	gt
 80060b8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060bc:	fa08 f803 	lslgt.w	r8, r8, r3
 80060c0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80060c4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80060c8:	bfd6      	itet	le
 80060ca:	f1c3 0320 	rsble	r3, r3, #32
 80060ce:	ea48 0003 	orrgt.w	r0, r8, r3
 80060d2:	fa06 f003 	lslle.w	r0, r6, r3
 80060d6:	f7fa fa1d 	bl	8000514 <__aeabi_ui2d>
 80060da:	2201      	movs	r2, #1
 80060dc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80060e0:	3d01      	subs	r5, #1
 80060e2:	920e      	str	r2, [sp, #56]	; 0x38
 80060e4:	e76f      	b.n	8005fc6 <_dtoa_r+0x126>
 80060e6:	2301      	movs	r3, #1
 80060e8:	e7b3      	b.n	8006052 <_dtoa_r+0x1b2>
 80060ea:	900c      	str	r0, [sp, #48]	; 0x30
 80060ec:	e7b2      	b.n	8006054 <_dtoa_r+0x1b4>
 80060ee:	9b05      	ldr	r3, [sp, #20]
 80060f0:	eba3 030b 	sub.w	r3, r3, fp
 80060f4:	9305      	str	r3, [sp, #20]
 80060f6:	f1cb 0300 	rsb	r3, fp, #0
 80060fa:	9308      	str	r3, [sp, #32]
 80060fc:	2300      	movs	r3, #0
 80060fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8006100:	e7bf      	b.n	8006082 <_dtoa_r+0x1e2>
 8006102:	2300      	movs	r3, #0
 8006104:	9309      	str	r3, [sp, #36]	; 0x24
 8006106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006108:	2b00      	cmp	r3, #0
 800610a:	dc52      	bgt.n	80061b2 <_dtoa_r+0x312>
 800610c:	2301      	movs	r3, #1
 800610e:	9301      	str	r3, [sp, #4]
 8006110:	9304      	str	r3, [sp, #16]
 8006112:	461a      	mov	r2, r3
 8006114:	920a      	str	r2, [sp, #40]	; 0x28
 8006116:	e00b      	b.n	8006130 <_dtoa_r+0x290>
 8006118:	2301      	movs	r3, #1
 800611a:	e7f3      	b.n	8006104 <_dtoa_r+0x264>
 800611c:	2300      	movs	r3, #0
 800611e:	9309      	str	r3, [sp, #36]	; 0x24
 8006120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006122:	445b      	add	r3, fp
 8006124:	9301      	str	r3, [sp, #4]
 8006126:	3301      	adds	r3, #1
 8006128:	2b01      	cmp	r3, #1
 800612a:	9304      	str	r3, [sp, #16]
 800612c:	bfb8      	it	lt
 800612e:	2301      	movlt	r3, #1
 8006130:	69e0      	ldr	r0, [r4, #28]
 8006132:	2100      	movs	r1, #0
 8006134:	2204      	movs	r2, #4
 8006136:	f102 0614 	add.w	r6, r2, #20
 800613a:	429e      	cmp	r6, r3
 800613c:	d93d      	bls.n	80061ba <_dtoa_r+0x31a>
 800613e:	6041      	str	r1, [r0, #4]
 8006140:	4620      	mov	r0, r4
 8006142:	f000 fd9f 	bl	8006c84 <_Balloc>
 8006146:	9000      	str	r0, [sp, #0]
 8006148:	2800      	cmp	r0, #0
 800614a:	d139      	bne.n	80061c0 <_dtoa_r+0x320>
 800614c:	4b16      	ldr	r3, [pc, #88]	; (80061a8 <_dtoa_r+0x308>)
 800614e:	4602      	mov	r2, r0
 8006150:	f240 11af 	movw	r1, #431	; 0x1af
 8006154:	e6bd      	b.n	8005ed2 <_dtoa_r+0x32>
 8006156:	2301      	movs	r3, #1
 8006158:	e7e1      	b.n	800611e <_dtoa_r+0x27e>
 800615a:	2501      	movs	r5, #1
 800615c:	2300      	movs	r3, #0
 800615e:	9307      	str	r3, [sp, #28]
 8006160:	9509      	str	r5, [sp, #36]	; 0x24
 8006162:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	9304      	str	r3, [sp, #16]
 800616a:	2200      	movs	r2, #0
 800616c:	2312      	movs	r3, #18
 800616e:	e7d1      	b.n	8006114 <_dtoa_r+0x274>
 8006170:	636f4361 	.word	0x636f4361
 8006174:	3fd287a7 	.word	0x3fd287a7
 8006178:	8b60c8b3 	.word	0x8b60c8b3
 800617c:	3fc68a28 	.word	0x3fc68a28
 8006180:	509f79fb 	.word	0x509f79fb
 8006184:	3fd34413 	.word	0x3fd34413
 8006188:	08007ba9 	.word	0x08007ba9
 800618c:	08007bc0 	.word	0x08007bc0
 8006190:	7ff00000 	.word	0x7ff00000
 8006194:	08007ba5 	.word	0x08007ba5
 8006198:	08007b9c 	.word	0x08007b9c
 800619c:	08007b79 	.word	0x08007b79
 80061a0:	3ff80000 	.word	0x3ff80000
 80061a4:	08007cb0 	.word	0x08007cb0
 80061a8:	08007c18 	.word	0x08007c18
 80061ac:	2301      	movs	r3, #1
 80061ae:	9309      	str	r3, [sp, #36]	; 0x24
 80061b0:	e7d7      	b.n	8006162 <_dtoa_r+0x2c2>
 80061b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061b4:	9301      	str	r3, [sp, #4]
 80061b6:	9304      	str	r3, [sp, #16]
 80061b8:	e7ba      	b.n	8006130 <_dtoa_r+0x290>
 80061ba:	3101      	adds	r1, #1
 80061bc:	0052      	lsls	r2, r2, #1
 80061be:	e7ba      	b.n	8006136 <_dtoa_r+0x296>
 80061c0:	69e3      	ldr	r3, [r4, #28]
 80061c2:	9a00      	ldr	r2, [sp, #0]
 80061c4:	601a      	str	r2, [r3, #0]
 80061c6:	9b04      	ldr	r3, [sp, #16]
 80061c8:	2b0e      	cmp	r3, #14
 80061ca:	f200 80a8 	bhi.w	800631e <_dtoa_r+0x47e>
 80061ce:	2d00      	cmp	r5, #0
 80061d0:	f000 80a5 	beq.w	800631e <_dtoa_r+0x47e>
 80061d4:	f1bb 0f00 	cmp.w	fp, #0
 80061d8:	dd38      	ble.n	800624c <_dtoa_r+0x3ac>
 80061da:	4bc0      	ldr	r3, [pc, #768]	; (80064dc <_dtoa_r+0x63c>)
 80061dc:	f00b 020f 	and.w	r2, fp, #15
 80061e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061e4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80061e8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80061ec:	ea4f 182b 	mov.w	r8, fp, asr #4
 80061f0:	d019      	beq.n	8006226 <_dtoa_r+0x386>
 80061f2:	4bbb      	ldr	r3, [pc, #748]	; (80064e0 <_dtoa_r+0x640>)
 80061f4:	ec51 0b18 	vmov	r0, r1, d8
 80061f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80061fc:	f7fa fb2e 	bl	800085c <__aeabi_ddiv>
 8006200:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006204:	f008 080f 	and.w	r8, r8, #15
 8006208:	2503      	movs	r5, #3
 800620a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80064e0 <_dtoa_r+0x640>
 800620e:	f1b8 0f00 	cmp.w	r8, #0
 8006212:	d10a      	bne.n	800622a <_dtoa_r+0x38a>
 8006214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006218:	4632      	mov	r2, r6
 800621a:	463b      	mov	r3, r7
 800621c:	f7fa fb1e 	bl	800085c <__aeabi_ddiv>
 8006220:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006224:	e02b      	b.n	800627e <_dtoa_r+0x3de>
 8006226:	2502      	movs	r5, #2
 8006228:	e7ef      	b.n	800620a <_dtoa_r+0x36a>
 800622a:	f018 0f01 	tst.w	r8, #1
 800622e:	d008      	beq.n	8006242 <_dtoa_r+0x3a2>
 8006230:	4630      	mov	r0, r6
 8006232:	4639      	mov	r1, r7
 8006234:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006238:	f7fa f9e6 	bl	8000608 <__aeabi_dmul>
 800623c:	3501      	adds	r5, #1
 800623e:	4606      	mov	r6, r0
 8006240:	460f      	mov	r7, r1
 8006242:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006246:	f109 0908 	add.w	r9, r9, #8
 800624a:	e7e0      	b.n	800620e <_dtoa_r+0x36e>
 800624c:	f000 809f 	beq.w	800638e <_dtoa_r+0x4ee>
 8006250:	f1cb 0600 	rsb	r6, fp, #0
 8006254:	4ba1      	ldr	r3, [pc, #644]	; (80064dc <_dtoa_r+0x63c>)
 8006256:	4fa2      	ldr	r7, [pc, #648]	; (80064e0 <_dtoa_r+0x640>)
 8006258:	f006 020f 	and.w	r2, r6, #15
 800625c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006264:	ec51 0b18 	vmov	r0, r1, d8
 8006268:	f7fa f9ce 	bl	8000608 <__aeabi_dmul>
 800626c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006270:	1136      	asrs	r6, r6, #4
 8006272:	2300      	movs	r3, #0
 8006274:	2502      	movs	r5, #2
 8006276:	2e00      	cmp	r6, #0
 8006278:	d17e      	bne.n	8006378 <_dtoa_r+0x4d8>
 800627a:	2b00      	cmp	r3, #0
 800627c:	d1d0      	bne.n	8006220 <_dtoa_r+0x380>
 800627e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006280:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006284:	2b00      	cmp	r3, #0
 8006286:	f000 8084 	beq.w	8006392 <_dtoa_r+0x4f2>
 800628a:	4b96      	ldr	r3, [pc, #600]	; (80064e4 <_dtoa_r+0x644>)
 800628c:	2200      	movs	r2, #0
 800628e:	4640      	mov	r0, r8
 8006290:	4649      	mov	r1, r9
 8006292:	f7fa fc2b 	bl	8000aec <__aeabi_dcmplt>
 8006296:	2800      	cmp	r0, #0
 8006298:	d07b      	beq.n	8006392 <_dtoa_r+0x4f2>
 800629a:	9b04      	ldr	r3, [sp, #16]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d078      	beq.n	8006392 <_dtoa_r+0x4f2>
 80062a0:	9b01      	ldr	r3, [sp, #4]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	dd39      	ble.n	800631a <_dtoa_r+0x47a>
 80062a6:	4b90      	ldr	r3, [pc, #576]	; (80064e8 <_dtoa_r+0x648>)
 80062a8:	2200      	movs	r2, #0
 80062aa:	4640      	mov	r0, r8
 80062ac:	4649      	mov	r1, r9
 80062ae:	f7fa f9ab 	bl	8000608 <__aeabi_dmul>
 80062b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062b6:	9e01      	ldr	r6, [sp, #4]
 80062b8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80062bc:	3501      	adds	r5, #1
 80062be:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80062c2:	4628      	mov	r0, r5
 80062c4:	f7fa f936 	bl	8000534 <__aeabi_i2d>
 80062c8:	4642      	mov	r2, r8
 80062ca:	464b      	mov	r3, r9
 80062cc:	f7fa f99c 	bl	8000608 <__aeabi_dmul>
 80062d0:	4b86      	ldr	r3, [pc, #536]	; (80064ec <_dtoa_r+0x64c>)
 80062d2:	2200      	movs	r2, #0
 80062d4:	f7f9 ffe2 	bl	800029c <__adddf3>
 80062d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80062dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062e0:	9303      	str	r3, [sp, #12]
 80062e2:	2e00      	cmp	r6, #0
 80062e4:	d158      	bne.n	8006398 <_dtoa_r+0x4f8>
 80062e6:	4b82      	ldr	r3, [pc, #520]	; (80064f0 <_dtoa_r+0x650>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	4640      	mov	r0, r8
 80062ec:	4649      	mov	r1, r9
 80062ee:	f7f9 ffd3 	bl	8000298 <__aeabi_dsub>
 80062f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062f6:	4680      	mov	r8, r0
 80062f8:	4689      	mov	r9, r1
 80062fa:	f7fa fc15 	bl	8000b28 <__aeabi_dcmpgt>
 80062fe:	2800      	cmp	r0, #0
 8006300:	f040 8296 	bne.w	8006830 <_dtoa_r+0x990>
 8006304:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006308:	4640      	mov	r0, r8
 800630a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800630e:	4649      	mov	r1, r9
 8006310:	f7fa fbec 	bl	8000aec <__aeabi_dcmplt>
 8006314:	2800      	cmp	r0, #0
 8006316:	f040 8289 	bne.w	800682c <_dtoa_r+0x98c>
 800631a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800631e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006320:	2b00      	cmp	r3, #0
 8006322:	f2c0 814e 	blt.w	80065c2 <_dtoa_r+0x722>
 8006326:	f1bb 0f0e 	cmp.w	fp, #14
 800632a:	f300 814a 	bgt.w	80065c2 <_dtoa_r+0x722>
 800632e:	4b6b      	ldr	r3, [pc, #428]	; (80064dc <_dtoa_r+0x63c>)
 8006330:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006334:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800633a:	2b00      	cmp	r3, #0
 800633c:	f280 80dc 	bge.w	80064f8 <_dtoa_r+0x658>
 8006340:	9b04      	ldr	r3, [sp, #16]
 8006342:	2b00      	cmp	r3, #0
 8006344:	f300 80d8 	bgt.w	80064f8 <_dtoa_r+0x658>
 8006348:	f040 826f 	bne.w	800682a <_dtoa_r+0x98a>
 800634c:	4b68      	ldr	r3, [pc, #416]	; (80064f0 <_dtoa_r+0x650>)
 800634e:	2200      	movs	r2, #0
 8006350:	4640      	mov	r0, r8
 8006352:	4649      	mov	r1, r9
 8006354:	f7fa f958 	bl	8000608 <__aeabi_dmul>
 8006358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800635c:	f7fa fbda 	bl	8000b14 <__aeabi_dcmpge>
 8006360:	9e04      	ldr	r6, [sp, #16]
 8006362:	4637      	mov	r7, r6
 8006364:	2800      	cmp	r0, #0
 8006366:	f040 8245 	bne.w	80067f4 <_dtoa_r+0x954>
 800636a:	9d00      	ldr	r5, [sp, #0]
 800636c:	2331      	movs	r3, #49	; 0x31
 800636e:	f805 3b01 	strb.w	r3, [r5], #1
 8006372:	f10b 0b01 	add.w	fp, fp, #1
 8006376:	e241      	b.n	80067fc <_dtoa_r+0x95c>
 8006378:	07f2      	lsls	r2, r6, #31
 800637a:	d505      	bpl.n	8006388 <_dtoa_r+0x4e8>
 800637c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006380:	f7fa f942 	bl	8000608 <__aeabi_dmul>
 8006384:	3501      	adds	r5, #1
 8006386:	2301      	movs	r3, #1
 8006388:	1076      	asrs	r6, r6, #1
 800638a:	3708      	adds	r7, #8
 800638c:	e773      	b.n	8006276 <_dtoa_r+0x3d6>
 800638e:	2502      	movs	r5, #2
 8006390:	e775      	b.n	800627e <_dtoa_r+0x3de>
 8006392:	9e04      	ldr	r6, [sp, #16]
 8006394:	465f      	mov	r7, fp
 8006396:	e792      	b.n	80062be <_dtoa_r+0x41e>
 8006398:	9900      	ldr	r1, [sp, #0]
 800639a:	4b50      	ldr	r3, [pc, #320]	; (80064dc <_dtoa_r+0x63c>)
 800639c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80063a0:	4431      	add	r1, r6
 80063a2:	9102      	str	r1, [sp, #8]
 80063a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063a6:	eeb0 9a47 	vmov.f32	s18, s14
 80063aa:	eef0 9a67 	vmov.f32	s19, s15
 80063ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80063b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063b6:	2900      	cmp	r1, #0
 80063b8:	d044      	beq.n	8006444 <_dtoa_r+0x5a4>
 80063ba:	494e      	ldr	r1, [pc, #312]	; (80064f4 <_dtoa_r+0x654>)
 80063bc:	2000      	movs	r0, #0
 80063be:	f7fa fa4d 	bl	800085c <__aeabi_ddiv>
 80063c2:	ec53 2b19 	vmov	r2, r3, d9
 80063c6:	f7f9 ff67 	bl	8000298 <__aeabi_dsub>
 80063ca:	9d00      	ldr	r5, [sp, #0]
 80063cc:	ec41 0b19 	vmov	d9, r0, r1
 80063d0:	4649      	mov	r1, r9
 80063d2:	4640      	mov	r0, r8
 80063d4:	f7fa fbc8 	bl	8000b68 <__aeabi_d2iz>
 80063d8:	4606      	mov	r6, r0
 80063da:	f7fa f8ab 	bl	8000534 <__aeabi_i2d>
 80063de:	4602      	mov	r2, r0
 80063e0:	460b      	mov	r3, r1
 80063e2:	4640      	mov	r0, r8
 80063e4:	4649      	mov	r1, r9
 80063e6:	f7f9 ff57 	bl	8000298 <__aeabi_dsub>
 80063ea:	3630      	adds	r6, #48	; 0x30
 80063ec:	f805 6b01 	strb.w	r6, [r5], #1
 80063f0:	ec53 2b19 	vmov	r2, r3, d9
 80063f4:	4680      	mov	r8, r0
 80063f6:	4689      	mov	r9, r1
 80063f8:	f7fa fb78 	bl	8000aec <__aeabi_dcmplt>
 80063fc:	2800      	cmp	r0, #0
 80063fe:	d164      	bne.n	80064ca <_dtoa_r+0x62a>
 8006400:	4642      	mov	r2, r8
 8006402:	464b      	mov	r3, r9
 8006404:	4937      	ldr	r1, [pc, #220]	; (80064e4 <_dtoa_r+0x644>)
 8006406:	2000      	movs	r0, #0
 8006408:	f7f9 ff46 	bl	8000298 <__aeabi_dsub>
 800640c:	ec53 2b19 	vmov	r2, r3, d9
 8006410:	f7fa fb6c 	bl	8000aec <__aeabi_dcmplt>
 8006414:	2800      	cmp	r0, #0
 8006416:	f040 80b6 	bne.w	8006586 <_dtoa_r+0x6e6>
 800641a:	9b02      	ldr	r3, [sp, #8]
 800641c:	429d      	cmp	r5, r3
 800641e:	f43f af7c 	beq.w	800631a <_dtoa_r+0x47a>
 8006422:	4b31      	ldr	r3, [pc, #196]	; (80064e8 <_dtoa_r+0x648>)
 8006424:	ec51 0b19 	vmov	r0, r1, d9
 8006428:	2200      	movs	r2, #0
 800642a:	f7fa f8ed 	bl	8000608 <__aeabi_dmul>
 800642e:	4b2e      	ldr	r3, [pc, #184]	; (80064e8 <_dtoa_r+0x648>)
 8006430:	ec41 0b19 	vmov	d9, r0, r1
 8006434:	2200      	movs	r2, #0
 8006436:	4640      	mov	r0, r8
 8006438:	4649      	mov	r1, r9
 800643a:	f7fa f8e5 	bl	8000608 <__aeabi_dmul>
 800643e:	4680      	mov	r8, r0
 8006440:	4689      	mov	r9, r1
 8006442:	e7c5      	b.n	80063d0 <_dtoa_r+0x530>
 8006444:	ec51 0b17 	vmov	r0, r1, d7
 8006448:	f7fa f8de 	bl	8000608 <__aeabi_dmul>
 800644c:	9b02      	ldr	r3, [sp, #8]
 800644e:	9d00      	ldr	r5, [sp, #0]
 8006450:	930f      	str	r3, [sp, #60]	; 0x3c
 8006452:	ec41 0b19 	vmov	d9, r0, r1
 8006456:	4649      	mov	r1, r9
 8006458:	4640      	mov	r0, r8
 800645a:	f7fa fb85 	bl	8000b68 <__aeabi_d2iz>
 800645e:	4606      	mov	r6, r0
 8006460:	f7fa f868 	bl	8000534 <__aeabi_i2d>
 8006464:	3630      	adds	r6, #48	; 0x30
 8006466:	4602      	mov	r2, r0
 8006468:	460b      	mov	r3, r1
 800646a:	4640      	mov	r0, r8
 800646c:	4649      	mov	r1, r9
 800646e:	f7f9 ff13 	bl	8000298 <__aeabi_dsub>
 8006472:	f805 6b01 	strb.w	r6, [r5], #1
 8006476:	9b02      	ldr	r3, [sp, #8]
 8006478:	429d      	cmp	r5, r3
 800647a:	4680      	mov	r8, r0
 800647c:	4689      	mov	r9, r1
 800647e:	f04f 0200 	mov.w	r2, #0
 8006482:	d124      	bne.n	80064ce <_dtoa_r+0x62e>
 8006484:	4b1b      	ldr	r3, [pc, #108]	; (80064f4 <_dtoa_r+0x654>)
 8006486:	ec51 0b19 	vmov	r0, r1, d9
 800648a:	f7f9 ff07 	bl	800029c <__adddf3>
 800648e:	4602      	mov	r2, r0
 8006490:	460b      	mov	r3, r1
 8006492:	4640      	mov	r0, r8
 8006494:	4649      	mov	r1, r9
 8006496:	f7fa fb47 	bl	8000b28 <__aeabi_dcmpgt>
 800649a:	2800      	cmp	r0, #0
 800649c:	d173      	bne.n	8006586 <_dtoa_r+0x6e6>
 800649e:	ec53 2b19 	vmov	r2, r3, d9
 80064a2:	4914      	ldr	r1, [pc, #80]	; (80064f4 <_dtoa_r+0x654>)
 80064a4:	2000      	movs	r0, #0
 80064a6:	f7f9 fef7 	bl	8000298 <__aeabi_dsub>
 80064aa:	4602      	mov	r2, r0
 80064ac:	460b      	mov	r3, r1
 80064ae:	4640      	mov	r0, r8
 80064b0:	4649      	mov	r1, r9
 80064b2:	f7fa fb1b 	bl	8000aec <__aeabi_dcmplt>
 80064b6:	2800      	cmp	r0, #0
 80064b8:	f43f af2f 	beq.w	800631a <_dtoa_r+0x47a>
 80064bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80064be:	1e6b      	subs	r3, r5, #1
 80064c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80064c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064c6:	2b30      	cmp	r3, #48	; 0x30
 80064c8:	d0f8      	beq.n	80064bc <_dtoa_r+0x61c>
 80064ca:	46bb      	mov	fp, r7
 80064cc:	e04a      	b.n	8006564 <_dtoa_r+0x6c4>
 80064ce:	4b06      	ldr	r3, [pc, #24]	; (80064e8 <_dtoa_r+0x648>)
 80064d0:	f7fa f89a 	bl	8000608 <__aeabi_dmul>
 80064d4:	4680      	mov	r8, r0
 80064d6:	4689      	mov	r9, r1
 80064d8:	e7bd      	b.n	8006456 <_dtoa_r+0x5b6>
 80064da:	bf00      	nop
 80064dc:	08007cb0 	.word	0x08007cb0
 80064e0:	08007c88 	.word	0x08007c88
 80064e4:	3ff00000 	.word	0x3ff00000
 80064e8:	40240000 	.word	0x40240000
 80064ec:	401c0000 	.word	0x401c0000
 80064f0:	40140000 	.word	0x40140000
 80064f4:	3fe00000 	.word	0x3fe00000
 80064f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80064fc:	9d00      	ldr	r5, [sp, #0]
 80064fe:	4642      	mov	r2, r8
 8006500:	464b      	mov	r3, r9
 8006502:	4630      	mov	r0, r6
 8006504:	4639      	mov	r1, r7
 8006506:	f7fa f9a9 	bl	800085c <__aeabi_ddiv>
 800650a:	f7fa fb2d 	bl	8000b68 <__aeabi_d2iz>
 800650e:	9001      	str	r0, [sp, #4]
 8006510:	f7fa f810 	bl	8000534 <__aeabi_i2d>
 8006514:	4642      	mov	r2, r8
 8006516:	464b      	mov	r3, r9
 8006518:	f7fa f876 	bl	8000608 <__aeabi_dmul>
 800651c:	4602      	mov	r2, r0
 800651e:	460b      	mov	r3, r1
 8006520:	4630      	mov	r0, r6
 8006522:	4639      	mov	r1, r7
 8006524:	f7f9 feb8 	bl	8000298 <__aeabi_dsub>
 8006528:	9e01      	ldr	r6, [sp, #4]
 800652a:	9f04      	ldr	r7, [sp, #16]
 800652c:	3630      	adds	r6, #48	; 0x30
 800652e:	f805 6b01 	strb.w	r6, [r5], #1
 8006532:	9e00      	ldr	r6, [sp, #0]
 8006534:	1bae      	subs	r6, r5, r6
 8006536:	42b7      	cmp	r7, r6
 8006538:	4602      	mov	r2, r0
 800653a:	460b      	mov	r3, r1
 800653c:	d134      	bne.n	80065a8 <_dtoa_r+0x708>
 800653e:	f7f9 fead 	bl	800029c <__adddf3>
 8006542:	4642      	mov	r2, r8
 8006544:	464b      	mov	r3, r9
 8006546:	4606      	mov	r6, r0
 8006548:	460f      	mov	r7, r1
 800654a:	f7fa faed 	bl	8000b28 <__aeabi_dcmpgt>
 800654e:	b9c8      	cbnz	r0, 8006584 <_dtoa_r+0x6e4>
 8006550:	4642      	mov	r2, r8
 8006552:	464b      	mov	r3, r9
 8006554:	4630      	mov	r0, r6
 8006556:	4639      	mov	r1, r7
 8006558:	f7fa fabe 	bl	8000ad8 <__aeabi_dcmpeq>
 800655c:	b110      	cbz	r0, 8006564 <_dtoa_r+0x6c4>
 800655e:	9b01      	ldr	r3, [sp, #4]
 8006560:	07db      	lsls	r3, r3, #31
 8006562:	d40f      	bmi.n	8006584 <_dtoa_r+0x6e4>
 8006564:	4651      	mov	r1, sl
 8006566:	4620      	mov	r0, r4
 8006568:	f000 fbcc 	bl	8006d04 <_Bfree>
 800656c:	2300      	movs	r3, #0
 800656e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006570:	702b      	strb	r3, [r5, #0]
 8006572:	f10b 0301 	add.w	r3, fp, #1
 8006576:	6013      	str	r3, [r2, #0]
 8006578:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800657a:	2b00      	cmp	r3, #0
 800657c:	f43f ace2 	beq.w	8005f44 <_dtoa_r+0xa4>
 8006580:	601d      	str	r5, [r3, #0]
 8006582:	e4df      	b.n	8005f44 <_dtoa_r+0xa4>
 8006584:	465f      	mov	r7, fp
 8006586:	462b      	mov	r3, r5
 8006588:	461d      	mov	r5, r3
 800658a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800658e:	2a39      	cmp	r2, #57	; 0x39
 8006590:	d106      	bne.n	80065a0 <_dtoa_r+0x700>
 8006592:	9a00      	ldr	r2, [sp, #0]
 8006594:	429a      	cmp	r2, r3
 8006596:	d1f7      	bne.n	8006588 <_dtoa_r+0x6e8>
 8006598:	9900      	ldr	r1, [sp, #0]
 800659a:	2230      	movs	r2, #48	; 0x30
 800659c:	3701      	adds	r7, #1
 800659e:	700a      	strb	r2, [r1, #0]
 80065a0:	781a      	ldrb	r2, [r3, #0]
 80065a2:	3201      	adds	r2, #1
 80065a4:	701a      	strb	r2, [r3, #0]
 80065a6:	e790      	b.n	80064ca <_dtoa_r+0x62a>
 80065a8:	4ba3      	ldr	r3, [pc, #652]	; (8006838 <_dtoa_r+0x998>)
 80065aa:	2200      	movs	r2, #0
 80065ac:	f7fa f82c 	bl	8000608 <__aeabi_dmul>
 80065b0:	2200      	movs	r2, #0
 80065b2:	2300      	movs	r3, #0
 80065b4:	4606      	mov	r6, r0
 80065b6:	460f      	mov	r7, r1
 80065b8:	f7fa fa8e 	bl	8000ad8 <__aeabi_dcmpeq>
 80065bc:	2800      	cmp	r0, #0
 80065be:	d09e      	beq.n	80064fe <_dtoa_r+0x65e>
 80065c0:	e7d0      	b.n	8006564 <_dtoa_r+0x6c4>
 80065c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065c4:	2a00      	cmp	r2, #0
 80065c6:	f000 80ca 	beq.w	800675e <_dtoa_r+0x8be>
 80065ca:	9a07      	ldr	r2, [sp, #28]
 80065cc:	2a01      	cmp	r2, #1
 80065ce:	f300 80ad 	bgt.w	800672c <_dtoa_r+0x88c>
 80065d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065d4:	2a00      	cmp	r2, #0
 80065d6:	f000 80a5 	beq.w	8006724 <_dtoa_r+0x884>
 80065da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80065de:	9e08      	ldr	r6, [sp, #32]
 80065e0:	9d05      	ldr	r5, [sp, #20]
 80065e2:	9a05      	ldr	r2, [sp, #20]
 80065e4:	441a      	add	r2, r3
 80065e6:	9205      	str	r2, [sp, #20]
 80065e8:	9a06      	ldr	r2, [sp, #24]
 80065ea:	2101      	movs	r1, #1
 80065ec:	441a      	add	r2, r3
 80065ee:	4620      	mov	r0, r4
 80065f0:	9206      	str	r2, [sp, #24]
 80065f2:	f000 fc3d 	bl	8006e70 <__i2b>
 80065f6:	4607      	mov	r7, r0
 80065f8:	b165      	cbz	r5, 8006614 <_dtoa_r+0x774>
 80065fa:	9b06      	ldr	r3, [sp, #24]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dd09      	ble.n	8006614 <_dtoa_r+0x774>
 8006600:	42ab      	cmp	r3, r5
 8006602:	9a05      	ldr	r2, [sp, #20]
 8006604:	bfa8      	it	ge
 8006606:	462b      	movge	r3, r5
 8006608:	1ad2      	subs	r2, r2, r3
 800660a:	9205      	str	r2, [sp, #20]
 800660c:	9a06      	ldr	r2, [sp, #24]
 800660e:	1aed      	subs	r5, r5, r3
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	9306      	str	r3, [sp, #24]
 8006614:	9b08      	ldr	r3, [sp, #32]
 8006616:	b1f3      	cbz	r3, 8006656 <_dtoa_r+0x7b6>
 8006618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800661a:	2b00      	cmp	r3, #0
 800661c:	f000 80a3 	beq.w	8006766 <_dtoa_r+0x8c6>
 8006620:	2e00      	cmp	r6, #0
 8006622:	dd10      	ble.n	8006646 <_dtoa_r+0x7a6>
 8006624:	4639      	mov	r1, r7
 8006626:	4632      	mov	r2, r6
 8006628:	4620      	mov	r0, r4
 800662a:	f000 fce1 	bl	8006ff0 <__pow5mult>
 800662e:	4652      	mov	r2, sl
 8006630:	4601      	mov	r1, r0
 8006632:	4607      	mov	r7, r0
 8006634:	4620      	mov	r0, r4
 8006636:	f000 fc31 	bl	8006e9c <__multiply>
 800663a:	4651      	mov	r1, sl
 800663c:	4680      	mov	r8, r0
 800663e:	4620      	mov	r0, r4
 8006640:	f000 fb60 	bl	8006d04 <_Bfree>
 8006644:	46c2      	mov	sl, r8
 8006646:	9b08      	ldr	r3, [sp, #32]
 8006648:	1b9a      	subs	r2, r3, r6
 800664a:	d004      	beq.n	8006656 <_dtoa_r+0x7b6>
 800664c:	4651      	mov	r1, sl
 800664e:	4620      	mov	r0, r4
 8006650:	f000 fcce 	bl	8006ff0 <__pow5mult>
 8006654:	4682      	mov	sl, r0
 8006656:	2101      	movs	r1, #1
 8006658:	4620      	mov	r0, r4
 800665a:	f000 fc09 	bl	8006e70 <__i2b>
 800665e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006660:	2b00      	cmp	r3, #0
 8006662:	4606      	mov	r6, r0
 8006664:	f340 8081 	ble.w	800676a <_dtoa_r+0x8ca>
 8006668:	461a      	mov	r2, r3
 800666a:	4601      	mov	r1, r0
 800666c:	4620      	mov	r0, r4
 800666e:	f000 fcbf 	bl	8006ff0 <__pow5mult>
 8006672:	9b07      	ldr	r3, [sp, #28]
 8006674:	2b01      	cmp	r3, #1
 8006676:	4606      	mov	r6, r0
 8006678:	dd7a      	ble.n	8006770 <_dtoa_r+0x8d0>
 800667a:	f04f 0800 	mov.w	r8, #0
 800667e:	6933      	ldr	r3, [r6, #16]
 8006680:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006684:	6918      	ldr	r0, [r3, #16]
 8006686:	f000 fba5 	bl	8006dd4 <__hi0bits>
 800668a:	f1c0 0020 	rsb	r0, r0, #32
 800668e:	9b06      	ldr	r3, [sp, #24]
 8006690:	4418      	add	r0, r3
 8006692:	f010 001f 	ands.w	r0, r0, #31
 8006696:	f000 8094 	beq.w	80067c2 <_dtoa_r+0x922>
 800669a:	f1c0 0320 	rsb	r3, r0, #32
 800669e:	2b04      	cmp	r3, #4
 80066a0:	f340 8085 	ble.w	80067ae <_dtoa_r+0x90e>
 80066a4:	9b05      	ldr	r3, [sp, #20]
 80066a6:	f1c0 001c 	rsb	r0, r0, #28
 80066aa:	4403      	add	r3, r0
 80066ac:	9305      	str	r3, [sp, #20]
 80066ae:	9b06      	ldr	r3, [sp, #24]
 80066b0:	4403      	add	r3, r0
 80066b2:	4405      	add	r5, r0
 80066b4:	9306      	str	r3, [sp, #24]
 80066b6:	9b05      	ldr	r3, [sp, #20]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	dd05      	ble.n	80066c8 <_dtoa_r+0x828>
 80066bc:	4651      	mov	r1, sl
 80066be:	461a      	mov	r2, r3
 80066c0:	4620      	mov	r0, r4
 80066c2:	f000 fcef 	bl	80070a4 <__lshift>
 80066c6:	4682      	mov	sl, r0
 80066c8:	9b06      	ldr	r3, [sp, #24]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	dd05      	ble.n	80066da <_dtoa_r+0x83a>
 80066ce:	4631      	mov	r1, r6
 80066d0:	461a      	mov	r2, r3
 80066d2:	4620      	mov	r0, r4
 80066d4:	f000 fce6 	bl	80070a4 <__lshift>
 80066d8:	4606      	mov	r6, r0
 80066da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d072      	beq.n	80067c6 <_dtoa_r+0x926>
 80066e0:	4631      	mov	r1, r6
 80066e2:	4650      	mov	r0, sl
 80066e4:	f000 fd4a 	bl	800717c <__mcmp>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	da6c      	bge.n	80067c6 <_dtoa_r+0x926>
 80066ec:	2300      	movs	r3, #0
 80066ee:	4651      	mov	r1, sl
 80066f0:	220a      	movs	r2, #10
 80066f2:	4620      	mov	r0, r4
 80066f4:	f000 fb28 	bl	8006d48 <__multadd>
 80066f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066fa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80066fe:	4682      	mov	sl, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	f000 81b0 	beq.w	8006a66 <_dtoa_r+0xbc6>
 8006706:	2300      	movs	r3, #0
 8006708:	4639      	mov	r1, r7
 800670a:	220a      	movs	r2, #10
 800670c:	4620      	mov	r0, r4
 800670e:	f000 fb1b 	bl	8006d48 <__multadd>
 8006712:	9b01      	ldr	r3, [sp, #4]
 8006714:	2b00      	cmp	r3, #0
 8006716:	4607      	mov	r7, r0
 8006718:	f300 8096 	bgt.w	8006848 <_dtoa_r+0x9a8>
 800671c:	9b07      	ldr	r3, [sp, #28]
 800671e:	2b02      	cmp	r3, #2
 8006720:	dc59      	bgt.n	80067d6 <_dtoa_r+0x936>
 8006722:	e091      	b.n	8006848 <_dtoa_r+0x9a8>
 8006724:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006726:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800672a:	e758      	b.n	80065de <_dtoa_r+0x73e>
 800672c:	9b04      	ldr	r3, [sp, #16]
 800672e:	1e5e      	subs	r6, r3, #1
 8006730:	9b08      	ldr	r3, [sp, #32]
 8006732:	42b3      	cmp	r3, r6
 8006734:	bfbf      	itttt	lt
 8006736:	9b08      	ldrlt	r3, [sp, #32]
 8006738:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800673a:	9608      	strlt	r6, [sp, #32]
 800673c:	1af3      	sublt	r3, r6, r3
 800673e:	bfb4      	ite	lt
 8006740:	18d2      	addlt	r2, r2, r3
 8006742:	1b9e      	subge	r6, r3, r6
 8006744:	9b04      	ldr	r3, [sp, #16]
 8006746:	bfbc      	itt	lt
 8006748:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800674a:	2600      	movlt	r6, #0
 800674c:	2b00      	cmp	r3, #0
 800674e:	bfb7      	itett	lt
 8006750:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006754:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006758:	1a9d      	sublt	r5, r3, r2
 800675a:	2300      	movlt	r3, #0
 800675c:	e741      	b.n	80065e2 <_dtoa_r+0x742>
 800675e:	9e08      	ldr	r6, [sp, #32]
 8006760:	9d05      	ldr	r5, [sp, #20]
 8006762:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006764:	e748      	b.n	80065f8 <_dtoa_r+0x758>
 8006766:	9a08      	ldr	r2, [sp, #32]
 8006768:	e770      	b.n	800664c <_dtoa_r+0x7ac>
 800676a:	9b07      	ldr	r3, [sp, #28]
 800676c:	2b01      	cmp	r3, #1
 800676e:	dc19      	bgt.n	80067a4 <_dtoa_r+0x904>
 8006770:	9b02      	ldr	r3, [sp, #8]
 8006772:	b9bb      	cbnz	r3, 80067a4 <_dtoa_r+0x904>
 8006774:	9b03      	ldr	r3, [sp, #12]
 8006776:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800677a:	b99b      	cbnz	r3, 80067a4 <_dtoa_r+0x904>
 800677c:	9b03      	ldr	r3, [sp, #12]
 800677e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006782:	0d1b      	lsrs	r3, r3, #20
 8006784:	051b      	lsls	r3, r3, #20
 8006786:	b183      	cbz	r3, 80067aa <_dtoa_r+0x90a>
 8006788:	9b05      	ldr	r3, [sp, #20]
 800678a:	3301      	adds	r3, #1
 800678c:	9305      	str	r3, [sp, #20]
 800678e:	9b06      	ldr	r3, [sp, #24]
 8006790:	3301      	adds	r3, #1
 8006792:	9306      	str	r3, [sp, #24]
 8006794:	f04f 0801 	mov.w	r8, #1
 8006798:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800679a:	2b00      	cmp	r3, #0
 800679c:	f47f af6f 	bne.w	800667e <_dtoa_r+0x7de>
 80067a0:	2001      	movs	r0, #1
 80067a2:	e774      	b.n	800668e <_dtoa_r+0x7ee>
 80067a4:	f04f 0800 	mov.w	r8, #0
 80067a8:	e7f6      	b.n	8006798 <_dtoa_r+0x8f8>
 80067aa:	4698      	mov	r8, r3
 80067ac:	e7f4      	b.n	8006798 <_dtoa_r+0x8f8>
 80067ae:	d082      	beq.n	80066b6 <_dtoa_r+0x816>
 80067b0:	9a05      	ldr	r2, [sp, #20]
 80067b2:	331c      	adds	r3, #28
 80067b4:	441a      	add	r2, r3
 80067b6:	9205      	str	r2, [sp, #20]
 80067b8:	9a06      	ldr	r2, [sp, #24]
 80067ba:	441a      	add	r2, r3
 80067bc:	441d      	add	r5, r3
 80067be:	9206      	str	r2, [sp, #24]
 80067c0:	e779      	b.n	80066b6 <_dtoa_r+0x816>
 80067c2:	4603      	mov	r3, r0
 80067c4:	e7f4      	b.n	80067b0 <_dtoa_r+0x910>
 80067c6:	9b04      	ldr	r3, [sp, #16]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	dc37      	bgt.n	800683c <_dtoa_r+0x99c>
 80067cc:	9b07      	ldr	r3, [sp, #28]
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	dd34      	ble.n	800683c <_dtoa_r+0x99c>
 80067d2:	9b04      	ldr	r3, [sp, #16]
 80067d4:	9301      	str	r3, [sp, #4]
 80067d6:	9b01      	ldr	r3, [sp, #4]
 80067d8:	b963      	cbnz	r3, 80067f4 <_dtoa_r+0x954>
 80067da:	4631      	mov	r1, r6
 80067dc:	2205      	movs	r2, #5
 80067de:	4620      	mov	r0, r4
 80067e0:	f000 fab2 	bl	8006d48 <__multadd>
 80067e4:	4601      	mov	r1, r0
 80067e6:	4606      	mov	r6, r0
 80067e8:	4650      	mov	r0, sl
 80067ea:	f000 fcc7 	bl	800717c <__mcmp>
 80067ee:	2800      	cmp	r0, #0
 80067f0:	f73f adbb 	bgt.w	800636a <_dtoa_r+0x4ca>
 80067f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f6:	9d00      	ldr	r5, [sp, #0]
 80067f8:	ea6f 0b03 	mvn.w	fp, r3
 80067fc:	f04f 0800 	mov.w	r8, #0
 8006800:	4631      	mov	r1, r6
 8006802:	4620      	mov	r0, r4
 8006804:	f000 fa7e 	bl	8006d04 <_Bfree>
 8006808:	2f00      	cmp	r7, #0
 800680a:	f43f aeab 	beq.w	8006564 <_dtoa_r+0x6c4>
 800680e:	f1b8 0f00 	cmp.w	r8, #0
 8006812:	d005      	beq.n	8006820 <_dtoa_r+0x980>
 8006814:	45b8      	cmp	r8, r7
 8006816:	d003      	beq.n	8006820 <_dtoa_r+0x980>
 8006818:	4641      	mov	r1, r8
 800681a:	4620      	mov	r0, r4
 800681c:	f000 fa72 	bl	8006d04 <_Bfree>
 8006820:	4639      	mov	r1, r7
 8006822:	4620      	mov	r0, r4
 8006824:	f000 fa6e 	bl	8006d04 <_Bfree>
 8006828:	e69c      	b.n	8006564 <_dtoa_r+0x6c4>
 800682a:	2600      	movs	r6, #0
 800682c:	4637      	mov	r7, r6
 800682e:	e7e1      	b.n	80067f4 <_dtoa_r+0x954>
 8006830:	46bb      	mov	fp, r7
 8006832:	4637      	mov	r7, r6
 8006834:	e599      	b.n	800636a <_dtoa_r+0x4ca>
 8006836:	bf00      	nop
 8006838:	40240000 	.word	0x40240000
 800683c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 80c8 	beq.w	80069d4 <_dtoa_r+0xb34>
 8006844:	9b04      	ldr	r3, [sp, #16]
 8006846:	9301      	str	r3, [sp, #4]
 8006848:	2d00      	cmp	r5, #0
 800684a:	dd05      	ble.n	8006858 <_dtoa_r+0x9b8>
 800684c:	4639      	mov	r1, r7
 800684e:	462a      	mov	r2, r5
 8006850:	4620      	mov	r0, r4
 8006852:	f000 fc27 	bl	80070a4 <__lshift>
 8006856:	4607      	mov	r7, r0
 8006858:	f1b8 0f00 	cmp.w	r8, #0
 800685c:	d05b      	beq.n	8006916 <_dtoa_r+0xa76>
 800685e:	6879      	ldr	r1, [r7, #4]
 8006860:	4620      	mov	r0, r4
 8006862:	f000 fa0f 	bl	8006c84 <_Balloc>
 8006866:	4605      	mov	r5, r0
 8006868:	b928      	cbnz	r0, 8006876 <_dtoa_r+0x9d6>
 800686a:	4b83      	ldr	r3, [pc, #524]	; (8006a78 <_dtoa_r+0xbd8>)
 800686c:	4602      	mov	r2, r0
 800686e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006872:	f7ff bb2e 	b.w	8005ed2 <_dtoa_r+0x32>
 8006876:	693a      	ldr	r2, [r7, #16]
 8006878:	3202      	adds	r2, #2
 800687a:	0092      	lsls	r2, r2, #2
 800687c:	f107 010c 	add.w	r1, r7, #12
 8006880:	300c      	adds	r0, #12
 8006882:	f000 fe39 	bl	80074f8 <memcpy>
 8006886:	2201      	movs	r2, #1
 8006888:	4629      	mov	r1, r5
 800688a:	4620      	mov	r0, r4
 800688c:	f000 fc0a 	bl	80070a4 <__lshift>
 8006890:	9b00      	ldr	r3, [sp, #0]
 8006892:	3301      	adds	r3, #1
 8006894:	9304      	str	r3, [sp, #16]
 8006896:	e9dd 2300 	ldrd	r2, r3, [sp]
 800689a:	4413      	add	r3, r2
 800689c:	9308      	str	r3, [sp, #32]
 800689e:	9b02      	ldr	r3, [sp, #8]
 80068a0:	f003 0301 	and.w	r3, r3, #1
 80068a4:	46b8      	mov	r8, r7
 80068a6:	9306      	str	r3, [sp, #24]
 80068a8:	4607      	mov	r7, r0
 80068aa:	9b04      	ldr	r3, [sp, #16]
 80068ac:	4631      	mov	r1, r6
 80068ae:	3b01      	subs	r3, #1
 80068b0:	4650      	mov	r0, sl
 80068b2:	9301      	str	r3, [sp, #4]
 80068b4:	f7ff fa69 	bl	8005d8a <quorem>
 80068b8:	4641      	mov	r1, r8
 80068ba:	9002      	str	r0, [sp, #8]
 80068bc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80068c0:	4650      	mov	r0, sl
 80068c2:	f000 fc5b 	bl	800717c <__mcmp>
 80068c6:	463a      	mov	r2, r7
 80068c8:	9005      	str	r0, [sp, #20]
 80068ca:	4631      	mov	r1, r6
 80068cc:	4620      	mov	r0, r4
 80068ce:	f000 fc71 	bl	80071b4 <__mdiff>
 80068d2:	68c2      	ldr	r2, [r0, #12]
 80068d4:	4605      	mov	r5, r0
 80068d6:	bb02      	cbnz	r2, 800691a <_dtoa_r+0xa7a>
 80068d8:	4601      	mov	r1, r0
 80068da:	4650      	mov	r0, sl
 80068dc:	f000 fc4e 	bl	800717c <__mcmp>
 80068e0:	4602      	mov	r2, r0
 80068e2:	4629      	mov	r1, r5
 80068e4:	4620      	mov	r0, r4
 80068e6:	9209      	str	r2, [sp, #36]	; 0x24
 80068e8:	f000 fa0c 	bl	8006d04 <_Bfree>
 80068ec:	9b07      	ldr	r3, [sp, #28]
 80068ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068f0:	9d04      	ldr	r5, [sp, #16]
 80068f2:	ea43 0102 	orr.w	r1, r3, r2
 80068f6:	9b06      	ldr	r3, [sp, #24]
 80068f8:	4319      	orrs	r1, r3
 80068fa:	d110      	bne.n	800691e <_dtoa_r+0xa7e>
 80068fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006900:	d029      	beq.n	8006956 <_dtoa_r+0xab6>
 8006902:	9b05      	ldr	r3, [sp, #20]
 8006904:	2b00      	cmp	r3, #0
 8006906:	dd02      	ble.n	800690e <_dtoa_r+0xa6e>
 8006908:	9b02      	ldr	r3, [sp, #8]
 800690a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800690e:	9b01      	ldr	r3, [sp, #4]
 8006910:	f883 9000 	strb.w	r9, [r3]
 8006914:	e774      	b.n	8006800 <_dtoa_r+0x960>
 8006916:	4638      	mov	r0, r7
 8006918:	e7ba      	b.n	8006890 <_dtoa_r+0x9f0>
 800691a:	2201      	movs	r2, #1
 800691c:	e7e1      	b.n	80068e2 <_dtoa_r+0xa42>
 800691e:	9b05      	ldr	r3, [sp, #20]
 8006920:	2b00      	cmp	r3, #0
 8006922:	db04      	blt.n	800692e <_dtoa_r+0xa8e>
 8006924:	9907      	ldr	r1, [sp, #28]
 8006926:	430b      	orrs	r3, r1
 8006928:	9906      	ldr	r1, [sp, #24]
 800692a:	430b      	orrs	r3, r1
 800692c:	d120      	bne.n	8006970 <_dtoa_r+0xad0>
 800692e:	2a00      	cmp	r2, #0
 8006930:	dded      	ble.n	800690e <_dtoa_r+0xa6e>
 8006932:	4651      	mov	r1, sl
 8006934:	2201      	movs	r2, #1
 8006936:	4620      	mov	r0, r4
 8006938:	f000 fbb4 	bl	80070a4 <__lshift>
 800693c:	4631      	mov	r1, r6
 800693e:	4682      	mov	sl, r0
 8006940:	f000 fc1c 	bl	800717c <__mcmp>
 8006944:	2800      	cmp	r0, #0
 8006946:	dc03      	bgt.n	8006950 <_dtoa_r+0xab0>
 8006948:	d1e1      	bne.n	800690e <_dtoa_r+0xa6e>
 800694a:	f019 0f01 	tst.w	r9, #1
 800694e:	d0de      	beq.n	800690e <_dtoa_r+0xa6e>
 8006950:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006954:	d1d8      	bne.n	8006908 <_dtoa_r+0xa68>
 8006956:	9a01      	ldr	r2, [sp, #4]
 8006958:	2339      	movs	r3, #57	; 0x39
 800695a:	7013      	strb	r3, [r2, #0]
 800695c:	462b      	mov	r3, r5
 800695e:	461d      	mov	r5, r3
 8006960:	3b01      	subs	r3, #1
 8006962:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006966:	2a39      	cmp	r2, #57	; 0x39
 8006968:	d06c      	beq.n	8006a44 <_dtoa_r+0xba4>
 800696a:	3201      	adds	r2, #1
 800696c:	701a      	strb	r2, [r3, #0]
 800696e:	e747      	b.n	8006800 <_dtoa_r+0x960>
 8006970:	2a00      	cmp	r2, #0
 8006972:	dd07      	ble.n	8006984 <_dtoa_r+0xae4>
 8006974:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006978:	d0ed      	beq.n	8006956 <_dtoa_r+0xab6>
 800697a:	9a01      	ldr	r2, [sp, #4]
 800697c:	f109 0301 	add.w	r3, r9, #1
 8006980:	7013      	strb	r3, [r2, #0]
 8006982:	e73d      	b.n	8006800 <_dtoa_r+0x960>
 8006984:	9b04      	ldr	r3, [sp, #16]
 8006986:	9a08      	ldr	r2, [sp, #32]
 8006988:	f803 9c01 	strb.w	r9, [r3, #-1]
 800698c:	4293      	cmp	r3, r2
 800698e:	d043      	beq.n	8006a18 <_dtoa_r+0xb78>
 8006990:	4651      	mov	r1, sl
 8006992:	2300      	movs	r3, #0
 8006994:	220a      	movs	r2, #10
 8006996:	4620      	mov	r0, r4
 8006998:	f000 f9d6 	bl	8006d48 <__multadd>
 800699c:	45b8      	cmp	r8, r7
 800699e:	4682      	mov	sl, r0
 80069a0:	f04f 0300 	mov.w	r3, #0
 80069a4:	f04f 020a 	mov.w	r2, #10
 80069a8:	4641      	mov	r1, r8
 80069aa:	4620      	mov	r0, r4
 80069ac:	d107      	bne.n	80069be <_dtoa_r+0xb1e>
 80069ae:	f000 f9cb 	bl	8006d48 <__multadd>
 80069b2:	4680      	mov	r8, r0
 80069b4:	4607      	mov	r7, r0
 80069b6:	9b04      	ldr	r3, [sp, #16]
 80069b8:	3301      	adds	r3, #1
 80069ba:	9304      	str	r3, [sp, #16]
 80069bc:	e775      	b.n	80068aa <_dtoa_r+0xa0a>
 80069be:	f000 f9c3 	bl	8006d48 <__multadd>
 80069c2:	4639      	mov	r1, r7
 80069c4:	4680      	mov	r8, r0
 80069c6:	2300      	movs	r3, #0
 80069c8:	220a      	movs	r2, #10
 80069ca:	4620      	mov	r0, r4
 80069cc:	f000 f9bc 	bl	8006d48 <__multadd>
 80069d0:	4607      	mov	r7, r0
 80069d2:	e7f0      	b.n	80069b6 <_dtoa_r+0xb16>
 80069d4:	9b04      	ldr	r3, [sp, #16]
 80069d6:	9301      	str	r3, [sp, #4]
 80069d8:	9d00      	ldr	r5, [sp, #0]
 80069da:	4631      	mov	r1, r6
 80069dc:	4650      	mov	r0, sl
 80069de:	f7ff f9d4 	bl	8005d8a <quorem>
 80069e2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80069e6:	9b00      	ldr	r3, [sp, #0]
 80069e8:	f805 9b01 	strb.w	r9, [r5], #1
 80069ec:	1aea      	subs	r2, r5, r3
 80069ee:	9b01      	ldr	r3, [sp, #4]
 80069f0:	4293      	cmp	r3, r2
 80069f2:	dd07      	ble.n	8006a04 <_dtoa_r+0xb64>
 80069f4:	4651      	mov	r1, sl
 80069f6:	2300      	movs	r3, #0
 80069f8:	220a      	movs	r2, #10
 80069fa:	4620      	mov	r0, r4
 80069fc:	f000 f9a4 	bl	8006d48 <__multadd>
 8006a00:	4682      	mov	sl, r0
 8006a02:	e7ea      	b.n	80069da <_dtoa_r+0xb3a>
 8006a04:	9b01      	ldr	r3, [sp, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	bfc8      	it	gt
 8006a0a:	461d      	movgt	r5, r3
 8006a0c:	9b00      	ldr	r3, [sp, #0]
 8006a0e:	bfd8      	it	le
 8006a10:	2501      	movle	r5, #1
 8006a12:	441d      	add	r5, r3
 8006a14:	f04f 0800 	mov.w	r8, #0
 8006a18:	4651      	mov	r1, sl
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	f000 fb41 	bl	80070a4 <__lshift>
 8006a22:	4631      	mov	r1, r6
 8006a24:	4682      	mov	sl, r0
 8006a26:	f000 fba9 	bl	800717c <__mcmp>
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	dc96      	bgt.n	800695c <_dtoa_r+0xabc>
 8006a2e:	d102      	bne.n	8006a36 <_dtoa_r+0xb96>
 8006a30:	f019 0f01 	tst.w	r9, #1
 8006a34:	d192      	bne.n	800695c <_dtoa_r+0xabc>
 8006a36:	462b      	mov	r3, r5
 8006a38:	461d      	mov	r5, r3
 8006a3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a3e:	2a30      	cmp	r2, #48	; 0x30
 8006a40:	d0fa      	beq.n	8006a38 <_dtoa_r+0xb98>
 8006a42:	e6dd      	b.n	8006800 <_dtoa_r+0x960>
 8006a44:	9a00      	ldr	r2, [sp, #0]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d189      	bne.n	800695e <_dtoa_r+0xabe>
 8006a4a:	f10b 0b01 	add.w	fp, fp, #1
 8006a4e:	2331      	movs	r3, #49	; 0x31
 8006a50:	e796      	b.n	8006980 <_dtoa_r+0xae0>
 8006a52:	4b0a      	ldr	r3, [pc, #40]	; (8006a7c <_dtoa_r+0xbdc>)
 8006a54:	f7ff ba99 	b.w	8005f8a <_dtoa_r+0xea>
 8006a58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f47f aa6d 	bne.w	8005f3a <_dtoa_r+0x9a>
 8006a60:	4b07      	ldr	r3, [pc, #28]	; (8006a80 <_dtoa_r+0xbe0>)
 8006a62:	f7ff ba92 	b.w	8005f8a <_dtoa_r+0xea>
 8006a66:	9b01      	ldr	r3, [sp, #4]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	dcb5      	bgt.n	80069d8 <_dtoa_r+0xb38>
 8006a6c:	9b07      	ldr	r3, [sp, #28]
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	f73f aeb1 	bgt.w	80067d6 <_dtoa_r+0x936>
 8006a74:	e7b0      	b.n	80069d8 <_dtoa_r+0xb38>
 8006a76:	bf00      	nop
 8006a78:	08007c18 	.word	0x08007c18
 8006a7c:	08007b78 	.word	0x08007b78
 8006a80:	08007b9c 	.word	0x08007b9c

08006a84 <_free_r>:
 8006a84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a86:	2900      	cmp	r1, #0
 8006a88:	d044      	beq.n	8006b14 <_free_r+0x90>
 8006a8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a8e:	9001      	str	r0, [sp, #4]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	f1a1 0404 	sub.w	r4, r1, #4
 8006a96:	bfb8      	it	lt
 8006a98:	18e4      	addlt	r4, r4, r3
 8006a9a:	f000 f8e7 	bl	8006c6c <__malloc_lock>
 8006a9e:	4a1e      	ldr	r2, [pc, #120]	; (8006b18 <_free_r+0x94>)
 8006aa0:	9801      	ldr	r0, [sp, #4]
 8006aa2:	6813      	ldr	r3, [r2, #0]
 8006aa4:	b933      	cbnz	r3, 8006ab4 <_free_r+0x30>
 8006aa6:	6063      	str	r3, [r4, #4]
 8006aa8:	6014      	str	r4, [r2, #0]
 8006aaa:	b003      	add	sp, #12
 8006aac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ab0:	f000 b8e2 	b.w	8006c78 <__malloc_unlock>
 8006ab4:	42a3      	cmp	r3, r4
 8006ab6:	d908      	bls.n	8006aca <_free_r+0x46>
 8006ab8:	6825      	ldr	r5, [r4, #0]
 8006aba:	1961      	adds	r1, r4, r5
 8006abc:	428b      	cmp	r3, r1
 8006abe:	bf01      	itttt	eq
 8006ac0:	6819      	ldreq	r1, [r3, #0]
 8006ac2:	685b      	ldreq	r3, [r3, #4]
 8006ac4:	1949      	addeq	r1, r1, r5
 8006ac6:	6021      	streq	r1, [r4, #0]
 8006ac8:	e7ed      	b.n	8006aa6 <_free_r+0x22>
 8006aca:	461a      	mov	r2, r3
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	b10b      	cbz	r3, 8006ad4 <_free_r+0x50>
 8006ad0:	42a3      	cmp	r3, r4
 8006ad2:	d9fa      	bls.n	8006aca <_free_r+0x46>
 8006ad4:	6811      	ldr	r1, [r2, #0]
 8006ad6:	1855      	adds	r5, r2, r1
 8006ad8:	42a5      	cmp	r5, r4
 8006ada:	d10b      	bne.n	8006af4 <_free_r+0x70>
 8006adc:	6824      	ldr	r4, [r4, #0]
 8006ade:	4421      	add	r1, r4
 8006ae0:	1854      	adds	r4, r2, r1
 8006ae2:	42a3      	cmp	r3, r4
 8006ae4:	6011      	str	r1, [r2, #0]
 8006ae6:	d1e0      	bne.n	8006aaa <_free_r+0x26>
 8006ae8:	681c      	ldr	r4, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	6053      	str	r3, [r2, #4]
 8006aee:	440c      	add	r4, r1
 8006af0:	6014      	str	r4, [r2, #0]
 8006af2:	e7da      	b.n	8006aaa <_free_r+0x26>
 8006af4:	d902      	bls.n	8006afc <_free_r+0x78>
 8006af6:	230c      	movs	r3, #12
 8006af8:	6003      	str	r3, [r0, #0]
 8006afa:	e7d6      	b.n	8006aaa <_free_r+0x26>
 8006afc:	6825      	ldr	r5, [r4, #0]
 8006afe:	1961      	adds	r1, r4, r5
 8006b00:	428b      	cmp	r3, r1
 8006b02:	bf04      	itt	eq
 8006b04:	6819      	ldreq	r1, [r3, #0]
 8006b06:	685b      	ldreq	r3, [r3, #4]
 8006b08:	6063      	str	r3, [r4, #4]
 8006b0a:	bf04      	itt	eq
 8006b0c:	1949      	addeq	r1, r1, r5
 8006b0e:	6021      	streq	r1, [r4, #0]
 8006b10:	6054      	str	r4, [r2, #4]
 8006b12:	e7ca      	b.n	8006aaa <_free_r+0x26>
 8006b14:	b003      	add	sp, #12
 8006b16:	bd30      	pop	{r4, r5, pc}
 8006b18:	200005a4 	.word	0x200005a4

08006b1c <malloc>:
 8006b1c:	4b02      	ldr	r3, [pc, #8]	; (8006b28 <malloc+0xc>)
 8006b1e:	4601      	mov	r1, r0
 8006b20:	6818      	ldr	r0, [r3, #0]
 8006b22:	f000 b823 	b.w	8006b6c <_malloc_r>
 8006b26:	bf00      	nop
 8006b28:	20000070 	.word	0x20000070

08006b2c <sbrk_aligned>:
 8006b2c:	b570      	push	{r4, r5, r6, lr}
 8006b2e:	4e0e      	ldr	r6, [pc, #56]	; (8006b68 <sbrk_aligned+0x3c>)
 8006b30:	460c      	mov	r4, r1
 8006b32:	6831      	ldr	r1, [r6, #0]
 8006b34:	4605      	mov	r5, r0
 8006b36:	b911      	cbnz	r1, 8006b3e <sbrk_aligned+0x12>
 8006b38:	f000 fcce 	bl	80074d8 <_sbrk_r>
 8006b3c:	6030      	str	r0, [r6, #0]
 8006b3e:	4621      	mov	r1, r4
 8006b40:	4628      	mov	r0, r5
 8006b42:	f000 fcc9 	bl	80074d8 <_sbrk_r>
 8006b46:	1c43      	adds	r3, r0, #1
 8006b48:	d00a      	beq.n	8006b60 <sbrk_aligned+0x34>
 8006b4a:	1cc4      	adds	r4, r0, #3
 8006b4c:	f024 0403 	bic.w	r4, r4, #3
 8006b50:	42a0      	cmp	r0, r4
 8006b52:	d007      	beq.n	8006b64 <sbrk_aligned+0x38>
 8006b54:	1a21      	subs	r1, r4, r0
 8006b56:	4628      	mov	r0, r5
 8006b58:	f000 fcbe 	bl	80074d8 <_sbrk_r>
 8006b5c:	3001      	adds	r0, #1
 8006b5e:	d101      	bne.n	8006b64 <sbrk_aligned+0x38>
 8006b60:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006b64:	4620      	mov	r0, r4
 8006b66:	bd70      	pop	{r4, r5, r6, pc}
 8006b68:	200005a8 	.word	0x200005a8

08006b6c <_malloc_r>:
 8006b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b70:	1ccd      	adds	r5, r1, #3
 8006b72:	f025 0503 	bic.w	r5, r5, #3
 8006b76:	3508      	adds	r5, #8
 8006b78:	2d0c      	cmp	r5, #12
 8006b7a:	bf38      	it	cc
 8006b7c:	250c      	movcc	r5, #12
 8006b7e:	2d00      	cmp	r5, #0
 8006b80:	4607      	mov	r7, r0
 8006b82:	db01      	blt.n	8006b88 <_malloc_r+0x1c>
 8006b84:	42a9      	cmp	r1, r5
 8006b86:	d905      	bls.n	8006b94 <_malloc_r+0x28>
 8006b88:	230c      	movs	r3, #12
 8006b8a:	603b      	str	r3, [r7, #0]
 8006b8c:	2600      	movs	r6, #0
 8006b8e:	4630      	mov	r0, r6
 8006b90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b94:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006c68 <_malloc_r+0xfc>
 8006b98:	f000 f868 	bl	8006c6c <__malloc_lock>
 8006b9c:	f8d8 3000 	ldr.w	r3, [r8]
 8006ba0:	461c      	mov	r4, r3
 8006ba2:	bb5c      	cbnz	r4, 8006bfc <_malloc_r+0x90>
 8006ba4:	4629      	mov	r1, r5
 8006ba6:	4638      	mov	r0, r7
 8006ba8:	f7ff ffc0 	bl	8006b2c <sbrk_aligned>
 8006bac:	1c43      	adds	r3, r0, #1
 8006bae:	4604      	mov	r4, r0
 8006bb0:	d155      	bne.n	8006c5e <_malloc_r+0xf2>
 8006bb2:	f8d8 4000 	ldr.w	r4, [r8]
 8006bb6:	4626      	mov	r6, r4
 8006bb8:	2e00      	cmp	r6, #0
 8006bba:	d145      	bne.n	8006c48 <_malloc_r+0xdc>
 8006bbc:	2c00      	cmp	r4, #0
 8006bbe:	d048      	beq.n	8006c52 <_malloc_r+0xe6>
 8006bc0:	6823      	ldr	r3, [r4, #0]
 8006bc2:	4631      	mov	r1, r6
 8006bc4:	4638      	mov	r0, r7
 8006bc6:	eb04 0903 	add.w	r9, r4, r3
 8006bca:	f000 fc85 	bl	80074d8 <_sbrk_r>
 8006bce:	4581      	cmp	r9, r0
 8006bd0:	d13f      	bne.n	8006c52 <_malloc_r+0xe6>
 8006bd2:	6821      	ldr	r1, [r4, #0]
 8006bd4:	1a6d      	subs	r5, r5, r1
 8006bd6:	4629      	mov	r1, r5
 8006bd8:	4638      	mov	r0, r7
 8006bda:	f7ff ffa7 	bl	8006b2c <sbrk_aligned>
 8006bde:	3001      	adds	r0, #1
 8006be0:	d037      	beq.n	8006c52 <_malloc_r+0xe6>
 8006be2:	6823      	ldr	r3, [r4, #0]
 8006be4:	442b      	add	r3, r5
 8006be6:	6023      	str	r3, [r4, #0]
 8006be8:	f8d8 3000 	ldr.w	r3, [r8]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d038      	beq.n	8006c62 <_malloc_r+0xf6>
 8006bf0:	685a      	ldr	r2, [r3, #4]
 8006bf2:	42a2      	cmp	r2, r4
 8006bf4:	d12b      	bne.n	8006c4e <_malloc_r+0xe2>
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	605a      	str	r2, [r3, #4]
 8006bfa:	e00f      	b.n	8006c1c <_malloc_r+0xb0>
 8006bfc:	6822      	ldr	r2, [r4, #0]
 8006bfe:	1b52      	subs	r2, r2, r5
 8006c00:	d41f      	bmi.n	8006c42 <_malloc_r+0xd6>
 8006c02:	2a0b      	cmp	r2, #11
 8006c04:	d917      	bls.n	8006c36 <_malloc_r+0xca>
 8006c06:	1961      	adds	r1, r4, r5
 8006c08:	42a3      	cmp	r3, r4
 8006c0a:	6025      	str	r5, [r4, #0]
 8006c0c:	bf18      	it	ne
 8006c0e:	6059      	strne	r1, [r3, #4]
 8006c10:	6863      	ldr	r3, [r4, #4]
 8006c12:	bf08      	it	eq
 8006c14:	f8c8 1000 	streq.w	r1, [r8]
 8006c18:	5162      	str	r2, [r4, r5]
 8006c1a:	604b      	str	r3, [r1, #4]
 8006c1c:	4638      	mov	r0, r7
 8006c1e:	f104 060b 	add.w	r6, r4, #11
 8006c22:	f000 f829 	bl	8006c78 <__malloc_unlock>
 8006c26:	f026 0607 	bic.w	r6, r6, #7
 8006c2a:	1d23      	adds	r3, r4, #4
 8006c2c:	1af2      	subs	r2, r6, r3
 8006c2e:	d0ae      	beq.n	8006b8e <_malloc_r+0x22>
 8006c30:	1b9b      	subs	r3, r3, r6
 8006c32:	50a3      	str	r3, [r4, r2]
 8006c34:	e7ab      	b.n	8006b8e <_malloc_r+0x22>
 8006c36:	42a3      	cmp	r3, r4
 8006c38:	6862      	ldr	r2, [r4, #4]
 8006c3a:	d1dd      	bne.n	8006bf8 <_malloc_r+0x8c>
 8006c3c:	f8c8 2000 	str.w	r2, [r8]
 8006c40:	e7ec      	b.n	8006c1c <_malloc_r+0xb0>
 8006c42:	4623      	mov	r3, r4
 8006c44:	6864      	ldr	r4, [r4, #4]
 8006c46:	e7ac      	b.n	8006ba2 <_malloc_r+0x36>
 8006c48:	4634      	mov	r4, r6
 8006c4a:	6876      	ldr	r6, [r6, #4]
 8006c4c:	e7b4      	b.n	8006bb8 <_malloc_r+0x4c>
 8006c4e:	4613      	mov	r3, r2
 8006c50:	e7cc      	b.n	8006bec <_malloc_r+0x80>
 8006c52:	230c      	movs	r3, #12
 8006c54:	603b      	str	r3, [r7, #0]
 8006c56:	4638      	mov	r0, r7
 8006c58:	f000 f80e 	bl	8006c78 <__malloc_unlock>
 8006c5c:	e797      	b.n	8006b8e <_malloc_r+0x22>
 8006c5e:	6025      	str	r5, [r4, #0]
 8006c60:	e7dc      	b.n	8006c1c <_malloc_r+0xb0>
 8006c62:	605b      	str	r3, [r3, #4]
 8006c64:	deff      	udf	#255	; 0xff
 8006c66:	bf00      	nop
 8006c68:	200005a4 	.word	0x200005a4

08006c6c <__malloc_lock>:
 8006c6c:	4801      	ldr	r0, [pc, #4]	; (8006c74 <__malloc_lock+0x8>)
 8006c6e:	f7ff b88a 	b.w	8005d86 <__retarget_lock_acquire_recursive>
 8006c72:	bf00      	nop
 8006c74:	200005a0 	.word	0x200005a0

08006c78 <__malloc_unlock>:
 8006c78:	4801      	ldr	r0, [pc, #4]	; (8006c80 <__malloc_unlock+0x8>)
 8006c7a:	f7ff b885 	b.w	8005d88 <__retarget_lock_release_recursive>
 8006c7e:	bf00      	nop
 8006c80:	200005a0 	.word	0x200005a0

08006c84 <_Balloc>:
 8006c84:	b570      	push	{r4, r5, r6, lr}
 8006c86:	69c6      	ldr	r6, [r0, #28]
 8006c88:	4604      	mov	r4, r0
 8006c8a:	460d      	mov	r5, r1
 8006c8c:	b976      	cbnz	r6, 8006cac <_Balloc+0x28>
 8006c8e:	2010      	movs	r0, #16
 8006c90:	f7ff ff44 	bl	8006b1c <malloc>
 8006c94:	4602      	mov	r2, r0
 8006c96:	61e0      	str	r0, [r4, #28]
 8006c98:	b920      	cbnz	r0, 8006ca4 <_Balloc+0x20>
 8006c9a:	4b18      	ldr	r3, [pc, #96]	; (8006cfc <_Balloc+0x78>)
 8006c9c:	4818      	ldr	r0, [pc, #96]	; (8006d00 <_Balloc+0x7c>)
 8006c9e:	216b      	movs	r1, #107	; 0x6b
 8006ca0:	f000 fc38 	bl	8007514 <__assert_func>
 8006ca4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ca8:	6006      	str	r6, [r0, #0]
 8006caa:	60c6      	str	r6, [r0, #12]
 8006cac:	69e6      	ldr	r6, [r4, #28]
 8006cae:	68f3      	ldr	r3, [r6, #12]
 8006cb0:	b183      	cbz	r3, 8006cd4 <_Balloc+0x50>
 8006cb2:	69e3      	ldr	r3, [r4, #28]
 8006cb4:	68db      	ldr	r3, [r3, #12]
 8006cb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cba:	b9b8      	cbnz	r0, 8006cec <_Balloc+0x68>
 8006cbc:	2101      	movs	r1, #1
 8006cbe:	fa01 f605 	lsl.w	r6, r1, r5
 8006cc2:	1d72      	adds	r2, r6, #5
 8006cc4:	0092      	lsls	r2, r2, #2
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	f000 fc42 	bl	8007550 <_calloc_r>
 8006ccc:	b160      	cbz	r0, 8006ce8 <_Balloc+0x64>
 8006cce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cd2:	e00e      	b.n	8006cf2 <_Balloc+0x6e>
 8006cd4:	2221      	movs	r2, #33	; 0x21
 8006cd6:	2104      	movs	r1, #4
 8006cd8:	4620      	mov	r0, r4
 8006cda:	f000 fc39 	bl	8007550 <_calloc_r>
 8006cde:	69e3      	ldr	r3, [r4, #28]
 8006ce0:	60f0      	str	r0, [r6, #12]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d1e4      	bne.n	8006cb2 <_Balloc+0x2e>
 8006ce8:	2000      	movs	r0, #0
 8006cea:	bd70      	pop	{r4, r5, r6, pc}
 8006cec:	6802      	ldr	r2, [r0, #0]
 8006cee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006cf8:	e7f7      	b.n	8006cea <_Balloc+0x66>
 8006cfa:	bf00      	nop
 8006cfc:	08007ba9 	.word	0x08007ba9
 8006d00:	08007c29 	.word	0x08007c29

08006d04 <_Bfree>:
 8006d04:	b570      	push	{r4, r5, r6, lr}
 8006d06:	69c6      	ldr	r6, [r0, #28]
 8006d08:	4605      	mov	r5, r0
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	b976      	cbnz	r6, 8006d2c <_Bfree+0x28>
 8006d0e:	2010      	movs	r0, #16
 8006d10:	f7ff ff04 	bl	8006b1c <malloc>
 8006d14:	4602      	mov	r2, r0
 8006d16:	61e8      	str	r0, [r5, #28]
 8006d18:	b920      	cbnz	r0, 8006d24 <_Bfree+0x20>
 8006d1a:	4b09      	ldr	r3, [pc, #36]	; (8006d40 <_Bfree+0x3c>)
 8006d1c:	4809      	ldr	r0, [pc, #36]	; (8006d44 <_Bfree+0x40>)
 8006d1e:	218f      	movs	r1, #143	; 0x8f
 8006d20:	f000 fbf8 	bl	8007514 <__assert_func>
 8006d24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d28:	6006      	str	r6, [r0, #0]
 8006d2a:	60c6      	str	r6, [r0, #12]
 8006d2c:	b13c      	cbz	r4, 8006d3e <_Bfree+0x3a>
 8006d2e:	69eb      	ldr	r3, [r5, #28]
 8006d30:	6862      	ldr	r2, [r4, #4]
 8006d32:	68db      	ldr	r3, [r3, #12]
 8006d34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d38:	6021      	str	r1, [r4, #0]
 8006d3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d3e:	bd70      	pop	{r4, r5, r6, pc}
 8006d40:	08007ba9 	.word	0x08007ba9
 8006d44:	08007c29 	.word	0x08007c29

08006d48 <__multadd>:
 8006d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d4c:	690d      	ldr	r5, [r1, #16]
 8006d4e:	4607      	mov	r7, r0
 8006d50:	460c      	mov	r4, r1
 8006d52:	461e      	mov	r6, r3
 8006d54:	f101 0c14 	add.w	ip, r1, #20
 8006d58:	2000      	movs	r0, #0
 8006d5a:	f8dc 3000 	ldr.w	r3, [ip]
 8006d5e:	b299      	uxth	r1, r3
 8006d60:	fb02 6101 	mla	r1, r2, r1, r6
 8006d64:	0c1e      	lsrs	r6, r3, #16
 8006d66:	0c0b      	lsrs	r3, r1, #16
 8006d68:	fb02 3306 	mla	r3, r2, r6, r3
 8006d6c:	b289      	uxth	r1, r1
 8006d6e:	3001      	adds	r0, #1
 8006d70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d74:	4285      	cmp	r5, r0
 8006d76:	f84c 1b04 	str.w	r1, [ip], #4
 8006d7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d7e:	dcec      	bgt.n	8006d5a <__multadd+0x12>
 8006d80:	b30e      	cbz	r6, 8006dc6 <__multadd+0x7e>
 8006d82:	68a3      	ldr	r3, [r4, #8]
 8006d84:	42ab      	cmp	r3, r5
 8006d86:	dc19      	bgt.n	8006dbc <__multadd+0x74>
 8006d88:	6861      	ldr	r1, [r4, #4]
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	3101      	adds	r1, #1
 8006d8e:	f7ff ff79 	bl	8006c84 <_Balloc>
 8006d92:	4680      	mov	r8, r0
 8006d94:	b928      	cbnz	r0, 8006da2 <__multadd+0x5a>
 8006d96:	4602      	mov	r2, r0
 8006d98:	4b0c      	ldr	r3, [pc, #48]	; (8006dcc <__multadd+0x84>)
 8006d9a:	480d      	ldr	r0, [pc, #52]	; (8006dd0 <__multadd+0x88>)
 8006d9c:	21ba      	movs	r1, #186	; 0xba
 8006d9e:	f000 fbb9 	bl	8007514 <__assert_func>
 8006da2:	6922      	ldr	r2, [r4, #16]
 8006da4:	3202      	adds	r2, #2
 8006da6:	f104 010c 	add.w	r1, r4, #12
 8006daa:	0092      	lsls	r2, r2, #2
 8006dac:	300c      	adds	r0, #12
 8006dae:	f000 fba3 	bl	80074f8 <memcpy>
 8006db2:	4621      	mov	r1, r4
 8006db4:	4638      	mov	r0, r7
 8006db6:	f7ff ffa5 	bl	8006d04 <_Bfree>
 8006dba:	4644      	mov	r4, r8
 8006dbc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006dc0:	3501      	adds	r5, #1
 8006dc2:	615e      	str	r6, [r3, #20]
 8006dc4:	6125      	str	r5, [r4, #16]
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dcc:	08007c18 	.word	0x08007c18
 8006dd0:	08007c29 	.word	0x08007c29

08006dd4 <__hi0bits>:
 8006dd4:	0c03      	lsrs	r3, r0, #16
 8006dd6:	041b      	lsls	r3, r3, #16
 8006dd8:	b9d3      	cbnz	r3, 8006e10 <__hi0bits+0x3c>
 8006dda:	0400      	lsls	r0, r0, #16
 8006ddc:	2310      	movs	r3, #16
 8006dde:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006de2:	bf04      	itt	eq
 8006de4:	0200      	lsleq	r0, r0, #8
 8006de6:	3308      	addeq	r3, #8
 8006de8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006dec:	bf04      	itt	eq
 8006dee:	0100      	lsleq	r0, r0, #4
 8006df0:	3304      	addeq	r3, #4
 8006df2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006df6:	bf04      	itt	eq
 8006df8:	0080      	lsleq	r0, r0, #2
 8006dfa:	3302      	addeq	r3, #2
 8006dfc:	2800      	cmp	r0, #0
 8006dfe:	db05      	blt.n	8006e0c <__hi0bits+0x38>
 8006e00:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006e04:	f103 0301 	add.w	r3, r3, #1
 8006e08:	bf08      	it	eq
 8006e0a:	2320      	moveq	r3, #32
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	4770      	bx	lr
 8006e10:	2300      	movs	r3, #0
 8006e12:	e7e4      	b.n	8006dde <__hi0bits+0xa>

08006e14 <__lo0bits>:
 8006e14:	6803      	ldr	r3, [r0, #0]
 8006e16:	f013 0207 	ands.w	r2, r3, #7
 8006e1a:	d00c      	beq.n	8006e36 <__lo0bits+0x22>
 8006e1c:	07d9      	lsls	r1, r3, #31
 8006e1e:	d422      	bmi.n	8006e66 <__lo0bits+0x52>
 8006e20:	079a      	lsls	r2, r3, #30
 8006e22:	bf49      	itett	mi
 8006e24:	085b      	lsrmi	r3, r3, #1
 8006e26:	089b      	lsrpl	r3, r3, #2
 8006e28:	6003      	strmi	r3, [r0, #0]
 8006e2a:	2201      	movmi	r2, #1
 8006e2c:	bf5c      	itt	pl
 8006e2e:	6003      	strpl	r3, [r0, #0]
 8006e30:	2202      	movpl	r2, #2
 8006e32:	4610      	mov	r0, r2
 8006e34:	4770      	bx	lr
 8006e36:	b299      	uxth	r1, r3
 8006e38:	b909      	cbnz	r1, 8006e3e <__lo0bits+0x2a>
 8006e3a:	0c1b      	lsrs	r3, r3, #16
 8006e3c:	2210      	movs	r2, #16
 8006e3e:	b2d9      	uxtb	r1, r3
 8006e40:	b909      	cbnz	r1, 8006e46 <__lo0bits+0x32>
 8006e42:	3208      	adds	r2, #8
 8006e44:	0a1b      	lsrs	r3, r3, #8
 8006e46:	0719      	lsls	r1, r3, #28
 8006e48:	bf04      	itt	eq
 8006e4a:	091b      	lsreq	r3, r3, #4
 8006e4c:	3204      	addeq	r2, #4
 8006e4e:	0799      	lsls	r1, r3, #30
 8006e50:	bf04      	itt	eq
 8006e52:	089b      	lsreq	r3, r3, #2
 8006e54:	3202      	addeq	r2, #2
 8006e56:	07d9      	lsls	r1, r3, #31
 8006e58:	d403      	bmi.n	8006e62 <__lo0bits+0x4e>
 8006e5a:	085b      	lsrs	r3, r3, #1
 8006e5c:	f102 0201 	add.w	r2, r2, #1
 8006e60:	d003      	beq.n	8006e6a <__lo0bits+0x56>
 8006e62:	6003      	str	r3, [r0, #0]
 8006e64:	e7e5      	b.n	8006e32 <__lo0bits+0x1e>
 8006e66:	2200      	movs	r2, #0
 8006e68:	e7e3      	b.n	8006e32 <__lo0bits+0x1e>
 8006e6a:	2220      	movs	r2, #32
 8006e6c:	e7e1      	b.n	8006e32 <__lo0bits+0x1e>
	...

08006e70 <__i2b>:
 8006e70:	b510      	push	{r4, lr}
 8006e72:	460c      	mov	r4, r1
 8006e74:	2101      	movs	r1, #1
 8006e76:	f7ff ff05 	bl	8006c84 <_Balloc>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	b928      	cbnz	r0, 8006e8a <__i2b+0x1a>
 8006e7e:	4b05      	ldr	r3, [pc, #20]	; (8006e94 <__i2b+0x24>)
 8006e80:	4805      	ldr	r0, [pc, #20]	; (8006e98 <__i2b+0x28>)
 8006e82:	f240 1145 	movw	r1, #325	; 0x145
 8006e86:	f000 fb45 	bl	8007514 <__assert_func>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	6144      	str	r4, [r0, #20]
 8006e8e:	6103      	str	r3, [r0, #16]
 8006e90:	bd10      	pop	{r4, pc}
 8006e92:	bf00      	nop
 8006e94:	08007c18 	.word	0x08007c18
 8006e98:	08007c29 	.word	0x08007c29

08006e9c <__multiply>:
 8006e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea0:	4691      	mov	r9, r2
 8006ea2:	690a      	ldr	r2, [r1, #16]
 8006ea4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	bfb8      	it	lt
 8006eac:	460b      	movlt	r3, r1
 8006eae:	460c      	mov	r4, r1
 8006eb0:	bfbc      	itt	lt
 8006eb2:	464c      	movlt	r4, r9
 8006eb4:	4699      	movlt	r9, r3
 8006eb6:	6927      	ldr	r7, [r4, #16]
 8006eb8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ebc:	68a3      	ldr	r3, [r4, #8]
 8006ebe:	6861      	ldr	r1, [r4, #4]
 8006ec0:	eb07 060a 	add.w	r6, r7, sl
 8006ec4:	42b3      	cmp	r3, r6
 8006ec6:	b085      	sub	sp, #20
 8006ec8:	bfb8      	it	lt
 8006eca:	3101      	addlt	r1, #1
 8006ecc:	f7ff feda 	bl	8006c84 <_Balloc>
 8006ed0:	b930      	cbnz	r0, 8006ee0 <__multiply+0x44>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	4b44      	ldr	r3, [pc, #272]	; (8006fe8 <__multiply+0x14c>)
 8006ed6:	4845      	ldr	r0, [pc, #276]	; (8006fec <__multiply+0x150>)
 8006ed8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006edc:	f000 fb1a 	bl	8007514 <__assert_func>
 8006ee0:	f100 0514 	add.w	r5, r0, #20
 8006ee4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006ee8:	462b      	mov	r3, r5
 8006eea:	2200      	movs	r2, #0
 8006eec:	4543      	cmp	r3, r8
 8006eee:	d321      	bcc.n	8006f34 <__multiply+0x98>
 8006ef0:	f104 0314 	add.w	r3, r4, #20
 8006ef4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006ef8:	f109 0314 	add.w	r3, r9, #20
 8006efc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f00:	9202      	str	r2, [sp, #8]
 8006f02:	1b3a      	subs	r2, r7, r4
 8006f04:	3a15      	subs	r2, #21
 8006f06:	f022 0203 	bic.w	r2, r2, #3
 8006f0a:	3204      	adds	r2, #4
 8006f0c:	f104 0115 	add.w	r1, r4, #21
 8006f10:	428f      	cmp	r7, r1
 8006f12:	bf38      	it	cc
 8006f14:	2204      	movcc	r2, #4
 8006f16:	9201      	str	r2, [sp, #4]
 8006f18:	9a02      	ldr	r2, [sp, #8]
 8006f1a:	9303      	str	r3, [sp, #12]
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d80c      	bhi.n	8006f3a <__multiply+0x9e>
 8006f20:	2e00      	cmp	r6, #0
 8006f22:	dd03      	ble.n	8006f2c <__multiply+0x90>
 8006f24:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d05b      	beq.n	8006fe4 <__multiply+0x148>
 8006f2c:	6106      	str	r6, [r0, #16]
 8006f2e:	b005      	add	sp, #20
 8006f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f34:	f843 2b04 	str.w	r2, [r3], #4
 8006f38:	e7d8      	b.n	8006eec <__multiply+0x50>
 8006f3a:	f8b3 a000 	ldrh.w	sl, [r3]
 8006f3e:	f1ba 0f00 	cmp.w	sl, #0
 8006f42:	d024      	beq.n	8006f8e <__multiply+0xf2>
 8006f44:	f104 0e14 	add.w	lr, r4, #20
 8006f48:	46a9      	mov	r9, r5
 8006f4a:	f04f 0c00 	mov.w	ip, #0
 8006f4e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006f52:	f8d9 1000 	ldr.w	r1, [r9]
 8006f56:	fa1f fb82 	uxth.w	fp, r2
 8006f5a:	b289      	uxth	r1, r1
 8006f5c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006f60:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006f64:	f8d9 2000 	ldr.w	r2, [r9]
 8006f68:	4461      	add	r1, ip
 8006f6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f6e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006f72:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f76:	b289      	uxth	r1, r1
 8006f78:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006f7c:	4577      	cmp	r7, lr
 8006f7e:	f849 1b04 	str.w	r1, [r9], #4
 8006f82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f86:	d8e2      	bhi.n	8006f4e <__multiply+0xb2>
 8006f88:	9a01      	ldr	r2, [sp, #4]
 8006f8a:	f845 c002 	str.w	ip, [r5, r2]
 8006f8e:	9a03      	ldr	r2, [sp, #12]
 8006f90:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006f94:	3304      	adds	r3, #4
 8006f96:	f1b9 0f00 	cmp.w	r9, #0
 8006f9a:	d021      	beq.n	8006fe0 <__multiply+0x144>
 8006f9c:	6829      	ldr	r1, [r5, #0]
 8006f9e:	f104 0c14 	add.w	ip, r4, #20
 8006fa2:	46ae      	mov	lr, r5
 8006fa4:	f04f 0a00 	mov.w	sl, #0
 8006fa8:	f8bc b000 	ldrh.w	fp, [ip]
 8006fac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006fb0:	fb09 220b 	mla	r2, r9, fp, r2
 8006fb4:	4452      	add	r2, sl
 8006fb6:	b289      	uxth	r1, r1
 8006fb8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fbc:	f84e 1b04 	str.w	r1, [lr], #4
 8006fc0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006fc4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fc8:	f8be 1000 	ldrh.w	r1, [lr]
 8006fcc:	fb09 110a 	mla	r1, r9, sl, r1
 8006fd0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006fd4:	4567      	cmp	r7, ip
 8006fd6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fda:	d8e5      	bhi.n	8006fa8 <__multiply+0x10c>
 8006fdc:	9a01      	ldr	r2, [sp, #4]
 8006fde:	50a9      	str	r1, [r5, r2]
 8006fe0:	3504      	adds	r5, #4
 8006fe2:	e799      	b.n	8006f18 <__multiply+0x7c>
 8006fe4:	3e01      	subs	r6, #1
 8006fe6:	e79b      	b.n	8006f20 <__multiply+0x84>
 8006fe8:	08007c18 	.word	0x08007c18
 8006fec:	08007c29 	.word	0x08007c29

08006ff0 <__pow5mult>:
 8006ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ff4:	4615      	mov	r5, r2
 8006ff6:	f012 0203 	ands.w	r2, r2, #3
 8006ffa:	4606      	mov	r6, r0
 8006ffc:	460f      	mov	r7, r1
 8006ffe:	d007      	beq.n	8007010 <__pow5mult+0x20>
 8007000:	4c25      	ldr	r4, [pc, #148]	; (8007098 <__pow5mult+0xa8>)
 8007002:	3a01      	subs	r2, #1
 8007004:	2300      	movs	r3, #0
 8007006:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800700a:	f7ff fe9d 	bl	8006d48 <__multadd>
 800700e:	4607      	mov	r7, r0
 8007010:	10ad      	asrs	r5, r5, #2
 8007012:	d03d      	beq.n	8007090 <__pow5mult+0xa0>
 8007014:	69f4      	ldr	r4, [r6, #28]
 8007016:	b97c      	cbnz	r4, 8007038 <__pow5mult+0x48>
 8007018:	2010      	movs	r0, #16
 800701a:	f7ff fd7f 	bl	8006b1c <malloc>
 800701e:	4602      	mov	r2, r0
 8007020:	61f0      	str	r0, [r6, #28]
 8007022:	b928      	cbnz	r0, 8007030 <__pow5mult+0x40>
 8007024:	4b1d      	ldr	r3, [pc, #116]	; (800709c <__pow5mult+0xac>)
 8007026:	481e      	ldr	r0, [pc, #120]	; (80070a0 <__pow5mult+0xb0>)
 8007028:	f240 11b3 	movw	r1, #435	; 0x1b3
 800702c:	f000 fa72 	bl	8007514 <__assert_func>
 8007030:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007034:	6004      	str	r4, [r0, #0]
 8007036:	60c4      	str	r4, [r0, #12]
 8007038:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800703c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007040:	b94c      	cbnz	r4, 8007056 <__pow5mult+0x66>
 8007042:	f240 2171 	movw	r1, #625	; 0x271
 8007046:	4630      	mov	r0, r6
 8007048:	f7ff ff12 	bl	8006e70 <__i2b>
 800704c:	2300      	movs	r3, #0
 800704e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007052:	4604      	mov	r4, r0
 8007054:	6003      	str	r3, [r0, #0]
 8007056:	f04f 0900 	mov.w	r9, #0
 800705a:	07eb      	lsls	r3, r5, #31
 800705c:	d50a      	bpl.n	8007074 <__pow5mult+0x84>
 800705e:	4639      	mov	r1, r7
 8007060:	4622      	mov	r2, r4
 8007062:	4630      	mov	r0, r6
 8007064:	f7ff ff1a 	bl	8006e9c <__multiply>
 8007068:	4639      	mov	r1, r7
 800706a:	4680      	mov	r8, r0
 800706c:	4630      	mov	r0, r6
 800706e:	f7ff fe49 	bl	8006d04 <_Bfree>
 8007072:	4647      	mov	r7, r8
 8007074:	106d      	asrs	r5, r5, #1
 8007076:	d00b      	beq.n	8007090 <__pow5mult+0xa0>
 8007078:	6820      	ldr	r0, [r4, #0]
 800707a:	b938      	cbnz	r0, 800708c <__pow5mult+0x9c>
 800707c:	4622      	mov	r2, r4
 800707e:	4621      	mov	r1, r4
 8007080:	4630      	mov	r0, r6
 8007082:	f7ff ff0b 	bl	8006e9c <__multiply>
 8007086:	6020      	str	r0, [r4, #0]
 8007088:	f8c0 9000 	str.w	r9, [r0]
 800708c:	4604      	mov	r4, r0
 800708e:	e7e4      	b.n	800705a <__pow5mult+0x6a>
 8007090:	4638      	mov	r0, r7
 8007092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007096:	bf00      	nop
 8007098:	08007d78 	.word	0x08007d78
 800709c:	08007ba9 	.word	0x08007ba9
 80070a0:	08007c29 	.word	0x08007c29

080070a4 <__lshift>:
 80070a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a8:	460c      	mov	r4, r1
 80070aa:	6849      	ldr	r1, [r1, #4]
 80070ac:	6923      	ldr	r3, [r4, #16]
 80070ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070b2:	68a3      	ldr	r3, [r4, #8]
 80070b4:	4607      	mov	r7, r0
 80070b6:	4691      	mov	r9, r2
 80070b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070bc:	f108 0601 	add.w	r6, r8, #1
 80070c0:	42b3      	cmp	r3, r6
 80070c2:	db0b      	blt.n	80070dc <__lshift+0x38>
 80070c4:	4638      	mov	r0, r7
 80070c6:	f7ff fddd 	bl	8006c84 <_Balloc>
 80070ca:	4605      	mov	r5, r0
 80070cc:	b948      	cbnz	r0, 80070e2 <__lshift+0x3e>
 80070ce:	4602      	mov	r2, r0
 80070d0:	4b28      	ldr	r3, [pc, #160]	; (8007174 <__lshift+0xd0>)
 80070d2:	4829      	ldr	r0, [pc, #164]	; (8007178 <__lshift+0xd4>)
 80070d4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80070d8:	f000 fa1c 	bl	8007514 <__assert_func>
 80070dc:	3101      	adds	r1, #1
 80070de:	005b      	lsls	r3, r3, #1
 80070e0:	e7ee      	b.n	80070c0 <__lshift+0x1c>
 80070e2:	2300      	movs	r3, #0
 80070e4:	f100 0114 	add.w	r1, r0, #20
 80070e8:	f100 0210 	add.w	r2, r0, #16
 80070ec:	4618      	mov	r0, r3
 80070ee:	4553      	cmp	r3, sl
 80070f0:	db33      	blt.n	800715a <__lshift+0xb6>
 80070f2:	6920      	ldr	r0, [r4, #16]
 80070f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070f8:	f104 0314 	add.w	r3, r4, #20
 80070fc:	f019 091f 	ands.w	r9, r9, #31
 8007100:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007104:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007108:	d02b      	beq.n	8007162 <__lshift+0xbe>
 800710a:	f1c9 0e20 	rsb	lr, r9, #32
 800710e:	468a      	mov	sl, r1
 8007110:	2200      	movs	r2, #0
 8007112:	6818      	ldr	r0, [r3, #0]
 8007114:	fa00 f009 	lsl.w	r0, r0, r9
 8007118:	4310      	orrs	r0, r2
 800711a:	f84a 0b04 	str.w	r0, [sl], #4
 800711e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007122:	459c      	cmp	ip, r3
 8007124:	fa22 f20e 	lsr.w	r2, r2, lr
 8007128:	d8f3      	bhi.n	8007112 <__lshift+0x6e>
 800712a:	ebac 0304 	sub.w	r3, ip, r4
 800712e:	3b15      	subs	r3, #21
 8007130:	f023 0303 	bic.w	r3, r3, #3
 8007134:	3304      	adds	r3, #4
 8007136:	f104 0015 	add.w	r0, r4, #21
 800713a:	4584      	cmp	ip, r0
 800713c:	bf38      	it	cc
 800713e:	2304      	movcc	r3, #4
 8007140:	50ca      	str	r2, [r1, r3]
 8007142:	b10a      	cbz	r2, 8007148 <__lshift+0xa4>
 8007144:	f108 0602 	add.w	r6, r8, #2
 8007148:	3e01      	subs	r6, #1
 800714a:	4638      	mov	r0, r7
 800714c:	612e      	str	r6, [r5, #16]
 800714e:	4621      	mov	r1, r4
 8007150:	f7ff fdd8 	bl	8006d04 <_Bfree>
 8007154:	4628      	mov	r0, r5
 8007156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800715a:	f842 0f04 	str.w	r0, [r2, #4]!
 800715e:	3301      	adds	r3, #1
 8007160:	e7c5      	b.n	80070ee <__lshift+0x4a>
 8007162:	3904      	subs	r1, #4
 8007164:	f853 2b04 	ldr.w	r2, [r3], #4
 8007168:	f841 2f04 	str.w	r2, [r1, #4]!
 800716c:	459c      	cmp	ip, r3
 800716e:	d8f9      	bhi.n	8007164 <__lshift+0xc0>
 8007170:	e7ea      	b.n	8007148 <__lshift+0xa4>
 8007172:	bf00      	nop
 8007174:	08007c18 	.word	0x08007c18
 8007178:	08007c29 	.word	0x08007c29

0800717c <__mcmp>:
 800717c:	b530      	push	{r4, r5, lr}
 800717e:	6902      	ldr	r2, [r0, #16]
 8007180:	690c      	ldr	r4, [r1, #16]
 8007182:	1b12      	subs	r2, r2, r4
 8007184:	d10e      	bne.n	80071a4 <__mcmp+0x28>
 8007186:	f100 0314 	add.w	r3, r0, #20
 800718a:	3114      	adds	r1, #20
 800718c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007190:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007194:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007198:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800719c:	42a5      	cmp	r5, r4
 800719e:	d003      	beq.n	80071a8 <__mcmp+0x2c>
 80071a0:	d305      	bcc.n	80071ae <__mcmp+0x32>
 80071a2:	2201      	movs	r2, #1
 80071a4:	4610      	mov	r0, r2
 80071a6:	bd30      	pop	{r4, r5, pc}
 80071a8:	4283      	cmp	r3, r0
 80071aa:	d3f3      	bcc.n	8007194 <__mcmp+0x18>
 80071ac:	e7fa      	b.n	80071a4 <__mcmp+0x28>
 80071ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80071b2:	e7f7      	b.n	80071a4 <__mcmp+0x28>

080071b4 <__mdiff>:
 80071b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071b8:	460c      	mov	r4, r1
 80071ba:	4606      	mov	r6, r0
 80071bc:	4611      	mov	r1, r2
 80071be:	4620      	mov	r0, r4
 80071c0:	4690      	mov	r8, r2
 80071c2:	f7ff ffdb 	bl	800717c <__mcmp>
 80071c6:	1e05      	subs	r5, r0, #0
 80071c8:	d110      	bne.n	80071ec <__mdiff+0x38>
 80071ca:	4629      	mov	r1, r5
 80071cc:	4630      	mov	r0, r6
 80071ce:	f7ff fd59 	bl	8006c84 <_Balloc>
 80071d2:	b930      	cbnz	r0, 80071e2 <__mdiff+0x2e>
 80071d4:	4b3a      	ldr	r3, [pc, #232]	; (80072c0 <__mdiff+0x10c>)
 80071d6:	4602      	mov	r2, r0
 80071d8:	f240 2137 	movw	r1, #567	; 0x237
 80071dc:	4839      	ldr	r0, [pc, #228]	; (80072c4 <__mdiff+0x110>)
 80071de:	f000 f999 	bl	8007514 <__assert_func>
 80071e2:	2301      	movs	r3, #1
 80071e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80071e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ec:	bfa4      	itt	ge
 80071ee:	4643      	movge	r3, r8
 80071f0:	46a0      	movge	r8, r4
 80071f2:	4630      	mov	r0, r6
 80071f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80071f8:	bfa6      	itte	ge
 80071fa:	461c      	movge	r4, r3
 80071fc:	2500      	movge	r5, #0
 80071fe:	2501      	movlt	r5, #1
 8007200:	f7ff fd40 	bl	8006c84 <_Balloc>
 8007204:	b920      	cbnz	r0, 8007210 <__mdiff+0x5c>
 8007206:	4b2e      	ldr	r3, [pc, #184]	; (80072c0 <__mdiff+0x10c>)
 8007208:	4602      	mov	r2, r0
 800720a:	f240 2145 	movw	r1, #581	; 0x245
 800720e:	e7e5      	b.n	80071dc <__mdiff+0x28>
 8007210:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007214:	6926      	ldr	r6, [r4, #16]
 8007216:	60c5      	str	r5, [r0, #12]
 8007218:	f104 0914 	add.w	r9, r4, #20
 800721c:	f108 0514 	add.w	r5, r8, #20
 8007220:	f100 0e14 	add.w	lr, r0, #20
 8007224:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007228:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800722c:	f108 0210 	add.w	r2, r8, #16
 8007230:	46f2      	mov	sl, lr
 8007232:	2100      	movs	r1, #0
 8007234:	f859 3b04 	ldr.w	r3, [r9], #4
 8007238:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800723c:	fa11 f88b 	uxtah	r8, r1, fp
 8007240:	b299      	uxth	r1, r3
 8007242:	0c1b      	lsrs	r3, r3, #16
 8007244:	eba8 0801 	sub.w	r8, r8, r1
 8007248:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800724c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007250:	fa1f f888 	uxth.w	r8, r8
 8007254:	1419      	asrs	r1, r3, #16
 8007256:	454e      	cmp	r6, r9
 8007258:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800725c:	f84a 3b04 	str.w	r3, [sl], #4
 8007260:	d8e8      	bhi.n	8007234 <__mdiff+0x80>
 8007262:	1b33      	subs	r3, r6, r4
 8007264:	3b15      	subs	r3, #21
 8007266:	f023 0303 	bic.w	r3, r3, #3
 800726a:	3304      	adds	r3, #4
 800726c:	3415      	adds	r4, #21
 800726e:	42a6      	cmp	r6, r4
 8007270:	bf38      	it	cc
 8007272:	2304      	movcc	r3, #4
 8007274:	441d      	add	r5, r3
 8007276:	4473      	add	r3, lr
 8007278:	469e      	mov	lr, r3
 800727a:	462e      	mov	r6, r5
 800727c:	4566      	cmp	r6, ip
 800727e:	d30e      	bcc.n	800729e <__mdiff+0xea>
 8007280:	f10c 0203 	add.w	r2, ip, #3
 8007284:	1b52      	subs	r2, r2, r5
 8007286:	f022 0203 	bic.w	r2, r2, #3
 800728a:	3d03      	subs	r5, #3
 800728c:	45ac      	cmp	ip, r5
 800728e:	bf38      	it	cc
 8007290:	2200      	movcc	r2, #0
 8007292:	4413      	add	r3, r2
 8007294:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007298:	b17a      	cbz	r2, 80072ba <__mdiff+0x106>
 800729a:	6107      	str	r7, [r0, #16]
 800729c:	e7a4      	b.n	80071e8 <__mdiff+0x34>
 800729e:	f856 8b04 	ldr.w	r8, [r6], #4
 80072a2:	fa11 f288 	uxtah	r2, r1, r8
 80072a6:	1414      	asrs	r4, r2, #16
 80072a8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80072ac:	b292      	uxth	r2, r2
 80072ae:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80072b2:	f84e 2b04 	str.w	r2, [lr], #4
 80072b6:	1421      	asrs	r1, r4, #16
 80072b8:	e7e0      	b.n	800727c <__mdiff+0xc8>
 80072ba:	3f01      	subs	r7, #1
 80072bc:	e7ea      	b.n	8007294 <__mdiff+0xe0>
 80072be:	bf00      	nop
 80072c0:	08007c18 	.word	0x08007c18
 80072c4:	08007c29 	.word	0x08007c29

080072c8 <__d2b>:
 80072c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80072cc:	460f      	mov	r7, r1
 80072ce:	2101      	movs	r1, #1
 80072d0:	ec59 8b10 	vmov	r8, r9, d0
 80072d4:	4616      	mov	r6, r2
 80072d6:	f7ff fcd5 	bl	8006c84 <_Balloc>
 80072da:	4604      	mov	r4, r0
 80072dc:	b930      	cbnz	r0, 80072ec <__d2b+0x24>
 80072de:	4602      	mov	r2, r0
 80072e0:	4b24      	ldr	r3, [pc, #144]	; (8007374 <__d2b+0xac>)
 80072e2:	4825      	ldr	r0, [pc, #148]	; (8007378 <__d2b+0xb0>)
 80072e4:	f240 310f 	movw	r1, #783	; 0x30f
 80072e8:	f000 f914 	bl	8007514 <__assert_func>
 80072ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80072f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072f4:	bb2d      	cbnz	r5, 8007342 <__d2b+0x7a>
 80072f6:	9301      	str	r3, [sp, #4]
 80072f8:	f1b8 0300 	subs.w	r3, r8, #0
 80072fc:	d026      	beq.n	800734c <__d2b+0x84>
 80072fe:	4668      	mov	r0, sp
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	f7ff fd87 	bl	8006e14 <__lo0bits>
 8007306:	e9dd 1200 	ldrd	r1, r2, [sp]
 800730a:	b1e8      	cbz	r0, 8007348 <__d2b+0x80>
 800730c:	f1c0 0320 	rsb	r3, r0, #32
 8007310:	fa02 f303 	lsl.w	r3, r2, r3
 8007314:	430b      	orrs	r3, r1
 8007316:	40c2      	lsrs	r2, r0
 8007318:	6163      	str	r3, [r4, #20]
 800731a:	9201      	str	r2, [sp, #4]
 800731c:	9b01      	ldr	r3, [sp, #4]
 800731e:	61a3      	str	r3, [r4, #24]
 8007320:	2b00      	cmp	r3, #0
 8007322:	bf14      	ite	ne
 8007324:	2202      	movne	r2, #2
 8007326:	2201      	moveq	r2, #1
 8007328:	6122      	str	r2, [r4, #16]
 800732a:	b1bd      	cbz	r5, 800735c <__d2b+0x94>
 800732c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007330:	4405      	add	r5, r0
 8007332:	603d      	str	r5, [r7, #0]
 8007334:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007338:	6030      	str	r0, [r6, #0]
 800733a:	4620      	mov	r0, r4
 800733c:	b003      	add	sp, #12
 800733e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007342:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007346:	e7d6      	b.n	80072f6 <__d2b+0x2e>
 8007348:	6161      	str	r1, [r4, #20]
 800734a:	e7e7      	b.n	800731c <__d2b+0x54>
 800734c:	a801      	add	r0, sp, #4
 800734e:	f7ff fd61 	bl	8006e14 <__lo0bits>
 8007352:	9b01      	ldr	r3, [sp, #4]
 8007354:	6163      	str	r3, [r4, #20]
 8007356:	3020      	adds	r0, #32
 8007358:	2201      	movs	r2, #1
 800735a:	e7e5      	b.n	8007328 <__d2b+0x60>
 800735c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007360:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007364:	6038      	str	r0, [r7, #0]
 8007366:	6918      	ldr	r0, [r3, #16]
 8007368:	f7ff fd34 	bl	8006dd4 <__hi0bits>
 800736c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007370:	e7e2      	b.n	8007338 <__d2b+0x70>
 8007372:	bf00      	nop
 8007374:	08007c18 	.word	0x08007c18
 8007378:	08007c29 	.word	0x08007c29

0800737c <__sflush_r>:
 800737c:	898a      	ldrh	r2, [r1, #12]
 800737e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007382:	4605      	mov	r5, r0
 8007384:	0710      	lsls	r0, r2, #28
 8007386:	460c      	mov	r4, r1
 8007388:	d458      	bmi.n	800743c <__sflush_r+0xc0>
 800738a:	684b      	ldr	r3, [r1, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	dc05      	bgt.n	800739c <__sflush_r+0x20>
 8007390:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007392:	2b00      	cmp	r3, #0
 8007394:	dc02      	bgt.n	800739c <__sflush_r+0x20>
 8007396:	2000      	movs	r0, #0
 8007398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800739c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800739e:	2e00      	cmp	r6, #0
 80073a0:	d0f9      	beq.n	8007396 <__sflush_r+0x1a>
 80073a2:	2300      	movs	r3, #0
 80073a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80073a8:	682f      	ldr	r7, [r5, #0]
 80073aa:	6a21      	ldr	r1, [r4, #32]
 80073ac:	602b      	str	r3, [r5, #0]
 80073ae:	d032      	beq.n	8007416 <__sflush_r+0x9a>
 80073b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80073b2:	89a3      	ldrh	r3, [r4, #12]
 80073b4:	075a      	lsls	r2, r3, #29
 80073b6:	d505      	bpl.n	80073c4 <__sflush_r+0x48>
 80073b8:	6863      	ldr	r3, [r4, #4]
 80073ba:	1ac0      	subs	r0, r0, r3
 80073bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80073be:	b10b      	cbz	r3, 80073c4 <__sflush_r+0x48>
 80073c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80073c2:	1ac0      	subs	r0, r0, r3
 80073c4:	2300      	movs	r3, #0
 80073c6:	4602      	mov	r2, r0
 80073c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073ca:	6a21      	ldr	r1, [r4, #32]
 80073cc:	4628      	mov	r0, r5
 80073ce:	47b0      	blx	r6
 80073d0:	1c43      	adds	r3, r0, #1
 80073d2:	89a3      	ldrh	r3, [r4, #12]
 80073d4:	d106      	bne.n	80073e4 <__sflush_r+0x68>
 80073d6:	6829      	ldr	r1, [r5, #0]
 80073d8:	291d      	cmp	r1, #29
 80073da:	d82b      	bhi.n	8007434 <__sflush_r+0xb8>
 80073dc:	4a29      	ldr	r2, [pc, #164]	; (8007484 <__sflush_r+0x108>)
 80073de:	410a      	asrs	r2, r1
 80073e0:	07d6      	lsls	r6, r2, #31
 80073e2:	d427      	bmi.n	8007434 <__sflush_r+0xb8>
 80073e4:	2200      	movs	r2, #0
 80073e6:	6062      	str	r2, [r4, #4]
 80073e8:	04d9      	lsls	r1, r3, #19
 80073ea:	6922      	ldr	r2, [r4, #16]
 80073ec:	6022      	str	r2, [r4, #0]
 80073ee:	d504      	bpl.n	80073fa <__sflush_r+0x7e>
 80073f0:	1c42      	adds	r2, r0, #1
 80073f2:	d101      	bne.n	80073f8 <__sflush_r+0x7c>
 80073f4:	682b      	ldr	r3, [r5, #0]
 80073f6:	b903      	cbnz	r3, 80073fa <__sflush_r+0x7e>
 80073f8:	6560      	str	r0, [r4, #84]	; 0x54
 80073fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073fc:	602f      	str	r7, [r5, #0]
 80073fe:	2900      	cmp	r1, #0
 8007400:	d0c9      	beq.n	8007396 <__sflush_r+0x1a>
 8007402:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007406:	4299      	cmp	r1, r3
 8007408:	d002      	beq.n	8007410 <__sflush_r+0x94>
 800740a:	4628      	mov	r0, r5
 800740c:	f7ff fb3a 	bl	8006a84 <_free_r>
 8007410:	2000      	movs	r0, #0
 8007412:	6360      	str	r0, [r4, #52]	; 0x34
 8007414:	e7c0      	b.n	8007398 <__sflush_r+0x1c>
 8007416:	2301      	movs	r3, #1
 8007418:	4628      	mov	r0, r5
 800741a:	47b0      	blx	r6
 800741c:	1c41      	adds	r1, r0, #1
 800741e:	d1c8      	bne.n	80073b2 <__sflush_r+0x36>
 8007420:	682b      	ldr	r3, [r5, #0]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d0c5      	beq.n	80073b2 <__sflush_r+0x36>
 8007426:	2b1d      	cmp	r3, #29
 8007428:	d001      	beq.n	800742e <__sflush_r+0xb2>
 800742a:	2b16      	cmp	r3, #22
 800742c:	d101      	bne.n	8007432 <__sflush_r+0xb6>
 800742e:	602f      	str	r7, [r5, #0]
 8007430:	e7b1      	b.n	8007396 <__sflush_r+0x1a>
 8007432:	89a3      	ldrh	r3, [r4, #12]
 8007434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007438:	81a3      	strh	r3, [r4, #12]
 800743a:	e7ad      	b.n	8007398 <__sflush_r+0x1c>
 800743c:	690f      	ldr	r7, [r1, #16]
 800743e:	2f00      	cmp	r7, #0
 8007440:	d0a9      	beq.n	8007396 <__sflush_r+0x1a>
 8007442:	0793      	lsls	r3, r2, #30
 8007444:	680e      	ldr	r6, [r1, #0]
 8007446:	bf08      	it	eq
 8007448:	694b      	ldreq	r3, [r1, #20]
 800744a:	600f      	str	r7, [r1, #0]
 800744c:	bf18      	it	ne
 800744e:	2300      	movne	r3, #0
 8007450:	eba6 0807 	sub.w	r8, r6, r7
 8007454:	608b      	str	r3, [r1, #8]
 8007456:	f1b8 0f00 	cmp.w	r8, #0
 800745a:	dd9c      	ble.n	8007396 <__sflush_r+0x1a>
 800745c:	6a21      	ldr	r1, [r4, #32]
 800745e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007460:	4643      	mov	r3, r8
 8007462:	463a      	mov	r2, r7
 8007464:	4628      	mov	r0, r5
 8007466:	47b0      	blx	r6
 8007468:	2800      	cmp	r0, #0
 800746a:	dc06      	bgt.n	800747a <__sflush_r+0xfe>
 800746c:	89a3      	ldrh	r3, [r4, #12]
 800746e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007472:	81a3      	strh	r3, [r4, #12]
 8007474:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007478:	e78e      	b.n	8007398 <__sflush_r+0x1c>
 800747a:	4407      	add	r7, r0
 800747c:	eba8 0800 	sub.w	r8, r8, r0
 8007480:	e7e9      	b.n	8007456 <__sflush_r+0xda>
 8007482:	bf00      	nop
 8007484:	dfbffffe 	.word	0xdfbffffe

08007488 <_fflush_r>:
 8007488:	b538      	push	{r3, r4, r5, lr}
 800748a:	690b      	ldr	r3, [r1, #16]
 800748c:	4605      	mov	r5, r0
 800748e:	460c      	mov	r4, r1
 8007490:	b913      	cbnz	r3, 8007498 <_fflush_r+0x10>
 8007492:	2500      	movs	r5, #0
 8007494:	4628      	mov	r0, r5
 8007496:	bd38      	pop	{r3, r4, r5, pc}
 8007498:	b118      	cbz	r0, 80074a2 <_fflush_r+0x1a>
 800749a:	6a03      	ldr	r3, [r0, #32]
 800749c:	b90b      	cbnz	r3, 80074a2 <_fflush_r+0x1a>
 800749e:	f7fe fb7b 	bl	8005b98 <__sinit>
 80074a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d0f3      	beq.n	8007492 <_fflush_r+0xa>
 80074aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80074ac:	07d0      	lsls	r0, r2, #31
 80074ae:	d404      	bmi.n	80074ba <_fflush_r+0x32>
 80074b0:	0599      	lsls	r1, r3, #22
 80074b2:	d402      	bmi.n	80074ba <_fflush_r+0x32>
 80074b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074b6:	f7fe fc66 	bl	8005d86 <__retarget_lock_acquire_recursive>
 80074ba:	4628      	mov	r0, r5
 80074bc:	4621      	mov	r1, r4
 80074be:	f7ff ff5d 	bl	800737c <__sflush_r>
 80074c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80074c4:	07da      	lsls	r2, r3, #31
 80074c6:	4605      	mov	r5, r0
 80074c8:	d4e4      	bmi.n	8007494 <_fflush_r+0xc>
 80074ca:	89a3      	ldrh	r3, [r4, #12]
 80074cc:	059b      	lsls	r3, r3, #22
 80074ce:	d4e1      	bmi.n	8007494 <_fflush_r+0xc>
 80074d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074d2:	f7fe fc59 	bl	8005d88 <__retarget_lock_release_recursive>
 80074d6:	e7dd      	b.n	8007494 <_fflush_r+0xc>

080074d8 <_sbrk_r>:
 80074d8:	b538      	push	{r3, r4, r5, lr}
 80074da:	4d06      	ldr	r5, [pc, #24]	; (80074f4 <_sbrk_r+0x1c>)
 80074dc:	2300      	movs	r3, #0
 80074de:	4604      	mov	r4, r0
 80074e0:	4608      	mov	r0, r1
 80074e2:	602b      	str	r3, [r5, #0]
 80074e4:	f7fa fabe 	bl	8001a64 <_sbrk>
 80074e8:	1c43      	adds	r3, r0, #1
 80074ea:	d102      	bne.n	80074f2 <_sbrk_r+0x1a>
 80074ec:	682b      	ldr	r3, [r5, #0]
 80074ee:	b103      	cbz	r3, 80074f2 <_sbrk_r+0x1a>
 80074f0:	6023      	str	r3, [r4, #0]
 80074f2:	bd38      	pop	{r3, r4, r5, pc}
 80074f4:	2000059c 	.word	0x2000059c

080074f8 <memcpy>:
 80074f8:	440a      	add	r2, r1
 80074fa:	4291      	cmp	r1, r2
 80074fc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007500:	d100      	bne.n	8007504 <memcpy+0xc>
 8007502:	4770      	bx	lr
 8007504:	b510      	push	{r4, lr}
 8007506:	f811 4b01 	ldrb.w	r4, [r1], #1
 800750a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800750e:	4291      	cmp	r1, r2
 8007510:	d1f9      	bne.n	8007506 <memcpy+0xe>
 8007512:	bd10      	pop	{r4, pc}

08007514 <__assert_func>:
 8007514:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007516:	4614      	mov	r4, r2
 8007518:	461a      	mov	r2, r3
 800751a:	4b09      	ldr	r3, [pc, #36]	; (8007540 <__assert_func+0x2c>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4605      	mov	r5, r0
 8007520:	68d8      	ldr	r0, [r3, #12]
 8007522:	b14c      	cbz	r4, 8007538 <__assert_func+0x24>
 8007524:	4b07      	ldr	r3, [pc, #28]	; (8007544 <__assert_func+0x30>)
 8007526:	9100      	str	r1, [sp, #0]
 8007528:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800752c:	4906      	ldr	r1, [pc, #24]	; (8007548 <__assert_func+0x34>)
 800752e:	462b      	mov	r3, r5
 8007530:	f000 f844 	bl	80075bc <fiprintf>
 8007534:	f000 f854 	bl	80075e0 <abort>
 8007538:	4b04      	ldr	r3, [pc, #16]	; (800754c <__assert_func+0x38>)
 800753a:	461c      	mov	r4, r3
 800753c:	e7f3      	b.n	8007526 <__assert_func+0x12>
 800753e:	bf00      	nop
 8007540:	20000070 	.word	0x20000070
 8007544:	08007d8e 	.word	0x08007d8e
 8007548:	08007d9b 	.word	0x08007d9b
 800754c:	08007dc9 	.word	0x08007dc9

08007550 <_calloc_r>:
 8007550:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007552:	fba1 2402 	umull	r2, r4, r1, r2
 8007556:	b94c      	cbnz	r4, 800756c <_calloc_r+0x1c>
 8007558:	4611      	mov	r1, r2
 800755a:	9201      	str	r2, [sp, #4]
 800755c:	f7ff fb06 	bl	8006b6c <_malloc_r>
 8007560:	9a01      	ldr	r2, [sp, #4]
 8007562:	4605      	mov	r5, r0
 8007564:	b930      	cbnz	r0, 8007574 <_calloc_r+0x24>
 8007566:	4628      	mov	r0, r5
 8007568:	b003      	add	sp, #12
 800756a:	bd30      	pop	{r4, r5, pc}
 800756c:	220c      	movs	r2, #12
 800756e:	6002      	str	r2, [r0, #0]
 8007570:	2500      	movs	r5, #0
 8007572:	e7f8      	b.n	8007566 <_calloc_r+0x16>
 8007574:	4621      	mov	r1, r4
 8007576:	f7fe fb88 	bl	8005c8a <memset>
 800757a:	e7f4      	b.n	8007566 <_calloc_r+0x16>

0800757c <__ascii_mbtowc>:
 800757c:	b082      	sub	sp, #8
 800757e:	b901      	cbnz	r1, 8007582 <__ascii_mbtowc+0x6>
 8007580:	a901      	add	r1, sp, #4
 8007582:	b142      	cbz	r2, 8007596 <__ascii_mbtowc+0x1a>
 8007584:	b14b      	cbz	r3, 800759a <__ascii_mbtowc+0x1e>
 8007586:	7813      	ldrb	r3, [r2, #0]
 8007588:	600b      	str	r3, [r1, #0]
 800758a:	7812      	ldrb	r2, [r2, #0]
 800758c:	1e10      	subs	r0, r2, #0
 800758e:	bf18      	it	ne
 8007590:	2001      	movne	r0, #1
 8007592:	b002      	add	sp, #8
 8007594:	4770      	bx	lr
 8007596:	4610      	mov	r0, r2
 8007598:	e7fb      	b.n	8007592 <__ascii_mbtowc+0x16>
 800759a:	f06f 0001 	mvn.w	r0, #1
 800759e:	e7f8      	b.n	8007592 <__ascii_mbtowc+0x16>

080075a0 <__ascii_wctomb>:
 80075a0:	b149      	cbz	r1, 80075b6 <__ascii_wctomb+0x16>
 80075a2:	2aff      	cmp	r2, #255	; 0xff
 80075a4:	bf85      	ittet	hi
 80075a6:	238a      	movhi	r3, #138	; 0x8a
 80075a8:	6003      	strhi	r3, [r0, #0]
 80075aa:	700a      	strbls	r2, [r1, #0]
 80075ac:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80075b0:	bf98      	it	ls
 80075b2:	2001      	movls	r0, #1
 80075b4:	4770      	bx	lr
 80075b6:	4608      	mov	r0, r1
 80075b8:	4770      	bx	lr
	...

080075bc <fiprintf>:
 80075bc:	b40e      	push	{r1, r2, r3}
 80075be:	b503      	push	{r0, r1, lr}
 80075c0:	4601      	mov	r1, r0
 80075c2:	ab03      	add	r3, sp, #12
 80075c4:	4805      	ldr	r0, [pc, #20]	; (80075dc <fiprintf+0x20>)
 80075c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80075ca:	6800      	ldr	r0, [r0, #0]
 80075cc:	9301      	str	r3, [sp, #4]
 80075ce:	f000 f837 	bl	8007640 <_vfiprintf_r>
 80075d2:	b002      	add	sp, #8
 80075d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80075d8:	b003      	add	sp, #12
 80075da:	4770      	bx	lr
 80075dc:	20000070 	.word	0x20000070

080075e0 <abort>:
 80075e0:	b508      	push	{r3, lr}
 80075e2:	2006      	movs	r0, #6
 80075e4:	f000 fa04 	bl	80079f0 <raise>
 80075e8:	2001      	movs	r0, #1
 80075ea:	f7fa f9c3 	bl	8001974 <_exit>

080075ee <__sfputc_r>:
 80075ee:	6893      	ldr	r3, [r2, #8]
 80075f0:	3b01      	subs	r3, #1
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	b410      	push	{r4}
 80075f6:	6093      	str	r3, [r2, #8]
 80075f8:	da08      	bge.n	800760c <__sfputc_r+0x1e>
 80075fa:	6994      	ldr	r4, [r2, #24]
 80075fc:	42a3      	cmp	r3, r4
 80075fe:	db01      	blt.n	8007604 <__sfputc_r+0x16>
 8007600:	290a      	cmp	r1, #10
 8007602:	d103      	bne.n	800760c <__sfputc_r+0x1e>
 8007604:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007608:	f000 b934 	b.w	8007874 <__swbuf_r>
 800760c:	6813      	ldr	r3, [r2, #0]
 800760e:	1c58      	adds	r0, r3, #1
 8007610:	6010      	str	r0, [r2, #0]
 8007612:	7019      	strb	r1, [r3, #0]
 8007614:	4608      	mov	r0, r1
 8007616:	f85d 4b04 	ldr.w	r4, [sp], #4
 800761a:	4770      	bx	lr

0800761c <__sfputs_r>:
 800761c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800761e:	4606      	mov	r6, r0
 8007620:	460f      	mov	r7, r1
 8007622:	4614      	mov	r4, r2
 8007624:	18d5      	adds	r5, r2, r3
 8007626:	42ac      	cmp	r4, r5
 8007628:	d101      	bne.n	800762e <__sfputs_r+0x12>
 800762a:	2000      	movs	r0, #0
 800762c:	e007      	b.n	800763e <__sfputs_r+0x22>
 800762e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007632:	463a      	mov	r2, r7
 8007634:	4630      	mov	r0, r6
 8007636:	f7ff ffda 	bl	80075ee <__sfputc_r>
 800763a:	1c43      	adds	r3, r0, #1
 800763c:	d1f3      	bne.n	8007626 <__sfputs_r+0xa>
 800763e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007640 <_vfiprintf_r>:
 8007640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007644:	460d      	mov	r5, r1
 8007646:	b09d      	sub	sp, #116	; 0x74
 8007648:	4614      	mov	r4, r2
 800764a:	4698      	mov	r8, r3
 800764c:	4606      	mov	r6, r0
 800764e:	b118      	cbz	r0, 8007658 <_vfiprintf_r+0x18>
 8007650:	6a03      	ldr	r3, [r0, #32]
 8007652:	b90b      	cbnz	r3, 8007658 <_vfiprintf_r+0x18>
 8007654:	f7fe faa0 	bl	8005b98 <__sinit>
 8007658:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800765a:	07d9      	lsls	r1, r3, #31
 800765c:	d405      	bmi.n	800766a <_vfiprintf_r+0x2a>
 800765e:	89ab      	ldrh	r3, [r5, #12]
 8007660:	059a      	lsls	r2, r3, #22
 8007662:	d402      	bmi.n	800766a <_vfiprintf_r+0x2a>
 8007664:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007666:	f7fe fb8e 	bl	8005d86 <__retarget_lock_acquire_recursive>
 800766a:	89ab      	ldrh	r3, [r5, #12]
 800766c:	071b      	lsls	r3, r3, #28
 800766e:	d501      	bpl.n	8007674 <_vfiprintf_r+0x34>
 8007670:	692b      	ldr	r3, [r5, #16]
 8007672:	b99b      	cbnz	r3, 800769c <_vfiprintf_r+0x5c>
 8007674:	4629      	mov	r1, r5
 8007676:	4630      	mov	r0, r6
 8007678:	f000 f93a 	bl	80078f0 <__swsetup_r>
 800767c:	b170      	cbz	r0, 800769c <_vfiprintf_r+0x5c>
 800767e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007680:	07dc      	lsls	r4, r3, #31
 8007682:	d504      	bpl.n	800768e <_vfiprintf_r+0x4e>
 8007684:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007688:	b01d      	add	sp, #116	; 0x74
 800768a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800768e:	89ab      	ldrh	r3, [r5, #12]
 8007690:	0598      	lsls	r0, r3, #22
 8007692:	d4f7      	bmi.n	8007684 <_vfiprintf_r+0x44>
 8007694:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007696:	f7fe fb77 	bl	8005d88 <__retarget_lock_release_recursive>
 800769a:	e7f3      	b.n	8007684 <_vfiprintf_r+0x44>
 800769c:	2300      	movs	r3, #0
 800769e:	9309      	str	r3, [sp, #36]	; 0x24
 80076a0:	2320      	movs	r3, #32
 80076a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80076aa:	2330      	movs	r3, #48	; 0x30
 80076ac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007860 <_vfiprintf_r+0x220>
 80076b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076b4:	f04f 0901 	mov.w	r9, #1
 80076b8:	4623      	mov	r3, r4
 80076ba:	469a      	mov	sl, r3
 80076bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076c0:	b10a      	cbz	r2, 80076c6 <_vfiprintf_r+0x86>
 80076c2:	2a25      	cmp	r2, #37	; 0x25
 80076c4:	d1f9      	bne.n	80076ba <_vfiprintf_r+0x7a>
 80076c6:	ebba 0b04 	subs.w	fp, sl, r4
 80076ca:	d00b      	beq.n	80076e4 <_vfiprintf_r+0xa4>
 80076cc:	465b      	mov	r3, fp
 80076ce:	4622      	mov	r2, r4
 80076d0:	4629      	mov	r1, r5
 80076d2:	4630      	mov	r0, r6
 80076d4:	f7ff ffa2 	bl	800761c <__sfputs_r>
 80076d8:	3001      	adds	r0, #1
 80076da:	f000 80a9 	beq.w	8007830 <_vfiprintf_r+0x1f0>
 80076de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076e0:	445a      	add	r2, fp
 80076e2:	9209      	str	r2, [sp, #36]	; 0x24
 80076e4:	f89a 3000 	ldrb.w	r3, [sl]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f000 80a1 	beq.w	8007830 <_vfiprintf_r+0x1f0>
 80076ee:	2300      	movs	r3, #0
 80076f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076f8:	f10a 0a01 	add.w	sl, sl, #1
 80076fc:	9304      	str	r3, [sp, #16]
 80076fe:	9307      	str	r3, [sp, #28]
 8007700:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007704:	931a      	str	r3, [sp, #104]	; 0x68
 8007706:	4654      	mov	r4, sl
 8007708:	2205      	movs	r2, #5
 800770a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800770e:	4854      	ldr	r0, [pc, #336]	; (8007860 <_vfiprintf_r+0x220>)
 8007710:	f7f8 fd66 	bl	80001e0 <memchr>
 8007714:	9a04      	ldr	r2, [sp, #16]
 8007716:	b9d8      	cbnz	r0, 8007750 <_vfiprintf_r+0x110>
 8007718:	06d1      	lsls	r1, r2, #27
 800771a:	bf44      	itt	mi
 800771c:	2320      	movmi	r3, #32
 800771e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007722:	0713      	lsls	r3, r2, #28
 8007724:	bf44      	itt	mi
 8007726:	232b      	movmi	r3, #43	; 0x2b
 8007728:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800772c:	f89a 3000 	ldrb.w	r3, [sl]
 8007730:	2b2a      	cmp	r3, #42	; 0x2a
 8007732:	d015      	beq.n	8007760 <_vfiprintf_r+0x120>
 8007734:	9a07      	ldr	r2, [sp, #28]
 8007736:	4654      	mov	r4, sl
 8007738:	2000      	movs	r0, #0
 800773a:	f04f 0c0a 	mov.w	ip, #10
 800773e:	4621      	mov	r1, r4
 8007740:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007744:	3b30      	subs	r3, #48	; 0x30
 8007746:	2b09      	cmp	r3, #9
 8007748:	d94d      	bls.n	80077e6 <_vfiprintf_r+0x1a6>
 800774a:	b1b0      	cbz	r0, 800777a <_vfiprintf_r+0x13a>
 800774c:	9207      	str	r2, [sp, #28]
 800774e:	e014      	b.n	800777a <_vfiprintf_r+0x13a>
 8007750:	eba0 0308 	sub.w	r3, r0, r8
 8007754:	fa09 f303 	lsl.w	r3, r9, r3
 8007758:	4313      	orrs	r3, r2
 800775a:	9304      	str	r3, [sp, #16]
 800775c:	46a2      	mov	sl, r4
 800775e:	e7d2      	b.n	8007706 <_vfiprintf_r+0xc6>
 8007760:	9b03      	ldr	r3, [sp, #12]
 8007762:	1d19      	adds	r1, r3, #4
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	9103      	str	r1, [sp, #12]
 8007768:	2b00      	cmp	r3, #0
 800776a:	bfbb      	ittet	lt
 800776c:	425b      	neglt	r3, r3
 800776e:	f042 0202 	orrlt.w	r2, r2, #2
 8007772:	9307      	strge	r3, [sp, #28]
 8007774:	9307      	strlt	r3, [sp, #28]
 8007776:	bfb8      	it	lt
 8007778:	9204      	strlt	r2, [sp, #16]
 800777a:	7823      	ldrb	r3, [r4, #0]
 800777c:	2b2e      	cmp	r3, #46	; 0x2e
 800777e:	d10c      	bne.n	800779a <_vfiprintf_r+0x15a>
 8007780:	7863      	ldrb	r3, [r4, #1]
 8007782:	2b2a      	cmp	r3, #42	; 0x2a
 8007784:	d134      	bne.n	80077f0 <_vfiprintf_r+0x1b0>
 8007786:	9b03      	ldr	r3, [sp, #12]
 8007788:	1d1a      	adds	r2, r3, #4
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	9203      	str	r2, [sp, #12]
 800778e:	2b00      	cmp	r3, #0
 8007790:	bfb8      	it	lt
 8007792:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007796:	3402      	adds	r4, #2
 8007798:	9305      	str	r3, [sp, #20]
 800779a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007870 <_vfiprintf_r+0x230>
 800779e:	7821      	ldrb	r1, [r4, #0]
 80077a0:	2203      	movs	r2, #3
 80077a2:	4650      	mov	r0, sl
 80077a4:	f7f8 fd1c 	bl	80001e0 <memchr>
 80077a8:	b138      	cbz	r0, 80077ba <_vfiprintf_r+0x17a>
 80077aa:	9b04      	ldr	r3, [sp, #16]
 80077ac:	eba0 000a 	sub.w	r0, r0, sl
 80077b0:	2240      	movs	r2, #64	; 0x40
 80077b2:	4082      	lsls	r2, r0
 80077b4:	4313      	orrs	r3, r2
 80077b6:	3401      	adds	r4, #1
 80077b8:	9304      	str	r3, [sp, #16]
 80077ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077be:	4829      	ldr	r0, [pc, #164]	; (8007864 <_vfiprintf_r+0x224>)
 80077c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077c4:	2206      	movs	r2, #6
 80077c6:	f7f8 fd0b 	bl	80001e0 <memchr>
 80077ca:	2800      	cmp	r0, #0
 80077cc:	d03f      	beq.n	800784e <_vfiprintf_r+0x20e>
 80077ce:	4b26      	ldr	r3, [pc, #152]	; (8007868 <_vfiprintf_r+0x228>)
 80077d0:	bb1b      	cbnz	r3, 800781a <_vfiprintf_r+0x1da>
 80077d2:	9b03      	ldr	r3, [sp, #12]
 80077d4:	3307      	adds	r3, #7
 80077d6:	f023 0307 	bic.w	r3, r3, #7
 80077da:	3308      	adds	r3, #8
 80077dc:	9303      	str	r3, [sp, #12]
 80077de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077e0:	443b      	add	r3, r7
 80077e2:	9309      	str	r3, [sp, #36]	; 0x24
 80077e4:	e768      	b.n	80076b8 <_vfiprintf_r+0x78>
 80077e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80077ea:	460c      	mov	r4, r1
 80077ec:	2001      	movs	r0, #1
 80077ee:	e7a6      	b.n	800773e <_vfiprintf_r+0xfe>
 80077f0:	2300      	movs	r3, #0
 80077f2:	3401      	adds	r4, #1
 80077f4:	9305      	str	r3, [sp, #20]
 80077f6:	4619      	mov	r1, r3
 80077f8:	f04f 0c0a 	mov.w	ip, #10
 80077fc:	4620      	mov	r0, r4
 80077fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007802:	3a30      	subs	r2, #48	; 0x30
 8007804:	2a09      	cmp	r2, #9
 8007806:	d903      	bls.n	8007810 <_vfiprintf_r+0x1d0>
 8007808:	2b00      	cmp	r3, #0
 800780a:	d0c6      	beq.n	800779a <_vfiprintf_r+0x15a>
 800780c:	9105      	str	r1, [sp, #20]
 800780e:	e7c4      	b.n	800779a <_vfiprintf_r+0x15a>
 8007810:	fb0c 2101 	mla	r1, ip, r1, r2
 8007814:	4604      	mov	r4, r0
 8007816:	2301      	movs	r3, #1
 8007818:	e7f0      	b.n	80077fc <_vfiprintf_r+0x1bc>
 800781a:	ab03      	add	r3, sp, #12
 800781c:	9300      	str	r3, [sp, #0]
 800781e:	462a      	mov	r2, r5
 8007820:	4b12      	ldr	r3, [pc, #72]	; (800786c <_vfiprintf_r+0x22c>)
 8007822:	a904      	add	r1, sp, #16
 8007824:	4630      	mov	r0, r6
 8007826:	f7fd fd65 	bl	80052f4 <_printf_float>
 800782a:	4607      	mov	r7, r0
 800782c:	1c78      	adds	r0, r7, #1
 800782e:	d1d6      	bne.n	80077de <_vfiprintf_r+0x19e>
 8007830:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007832:	07d9      	lsls	r1, r3, #31
 8007834:	d405      	bmi.n	8007842 <_vfiprintf_r+0x202>
 8007836:	89ab      	ldrh	r3, [r5, #12]
 8007838:	059a      	lsls	r2, r3, #22
 800783a:	d402      	bmi.n	8007842 <_vfiprintf_r+0x202>
 800783c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800783e:	f7fe faa3 	bl	8005d88 <__retarget_lock_release_recursive>
 8007842:	89ab      	ldrh	r3, [r5, #12]
 8007844:	065b      	lsls	r3, r3, #25
 8007846:	f53f af1d 	bmi.w	8007684 <_vfiprintf_r+0x44>
 800784a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800784c:	e71c      	b.n	8007688 <_vfiprintf_r+0x48>
 800784e:	ab03      	add	r3, sp, #12
 8007850:	9300      	str	r3, [sp, #0]
 8007852:	462a      	mov	r2, r5
 8007854:	4b05      	ldr	r3, [pc, #20]	; (800786c <_vfiprintf_r+0x22c>)
 8007856:	a904      	add	r1, sp, #16
 8007858:	4630      	mov	r0, r6
 800785a:	f7fd ffef 	bl	800583c <_printf_i>
 800785e:	e7e4      	b.n	800782a <_vfiprintf_r+0x1ea>
 8007860:	08007ecb 	.word	0x08007ecb
 8007864:	08007ed5 	.word	0x08007ed5
 8007868:	080052f5 	.word	0x080052f5
 800786c:	0800761d 	.word	0x0800761d
 8007870:	08007ed1 	.word	0x08007ed1

08007874 <__swbuf_r>:
 8007874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007876:	460e      	mov	r6, r1
 8007878:	4614      	mov	r4, r2
 800787a:	4605      	mov	r5, r0
 800787c:	b118      	cbz	r0, 8007886 <__swbuf_r+0x12>
 800787e:	6a03      	ldr	r3, [r0, #32]
 8007880:	b90b      	cbnz	r3, 8007886 <__swbuf_r+0x12>
 8007882:	f7fe f989 	bl	8005b98 <__sinit>
 8007886:	69a3      	ldr	r3, [r4, #24]
 8007888:	60a3      	str	r3, [r4, #8]
 800788a:	89a3      	ldrh	r3, [r4, #12]
 800788c:	071a      	lsls	r2, r3, #28
 800788e:	d525      	bpl.n	80078dc <__swbuf_r+0x68>
 8007890:	6923      	ldr	r3, [r4, #16]
 8007892:	b31b      	cbz	r3, 80078dc <__swbuf_r+0x68>
 8007894:	6823      	ldr	r3, [r4, #0]
 8007896:	6922      	ldr	r2, [r4, #16]
 8007898:	1a98      	subs	r0, r3, r2
 800789a:	6963      	ldr	r3, [r4, #20]
 800789c:	b2f6      	uxtb	r6, r6
 800789e:	4283      	cmp	r3, r0
 80078a0:	4637      	mov	r7, r6
 80078a2:	dc04      	bgt.n	80078ae <__swbuf_r+0x3a>
 80078a4:	4621      	mov	r1, r4
 80078a6:	4628      	mov	r0, r5
 80078a8:	f7ff fdee 	bl	8007488 <_fflush_r>
 80078ac:	b9e0      	cbnz	r0, 80078e8 <__swbuf_r+0x74>
 80078ae:	68a3      	ldr	r3, [r4, #8]
 80078b0:	3b01      	subs	r3, #1
 80078b2:	60a3      	str	r3, [r4, #8]
 80078b4:	6823      	ldr	r3, [r4, #0]
 80078b6:	1c5a      	adds	r2, r3, #1
 80078b8:	6022      	str	r2, [r4, #0]
 80078ba:	701e      	strb	r6, [r3, #0]
 80078bc:	6962      	ldr	r2, [r4, #20]
 80078be:	1c43      	adds	r3, r0, #1
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d004      	beq.n	80078ce <__swbuf_r+0x5a>
 80078c4:	89a3      	ldrh	r3, [r4, #12]
 80078c6:	07db      	lsls	r3, r3, #31
 80078c8:	d506      	bpl.n	80078d8 <__swbuf_r+0x64>
 80078ca:	2e0a      	cmp	r6, #10
 80078cc:	d104      	bne.n	80078d8 <__swbuf_r+0x64>
 80078ce:	4621      	mov	r1, r4
 80078d0:	4628      	mov	r0, r5
 80078d2:	f7ff fdd9 	bl	8007488 <_fflush_r>
 80078d6:	b938      	cbnz	r0, 80078e8 <__swbuf_r+0x74>
 80078d8:	4638      	mov	r0, r7
 80078da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078dc:	4621      	mov	r1, r4
 80078de:	4628      	mov	r0, r5
 80078e0:	f000 f806 	bl	80078f0 <__swsetup_r>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	d0d5      	beq.n	8007894 <__swbuf_r+0x20>
 80078e8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80078ec:	e7f4      	b.n	80078d8 <__swbuf_r+0x64>
	...

080078f0 <__swsetup_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4b2a      	ldr	r3, [pc, #168]	; (800799c <__swsetup_r+0xac>)
 80078f4:	4605      	mov	r5, r0
 80078f6:	6818      	ldr	r0, [r3, #0]
 80078f8:	460c      	mov	r4, r1
 80078fa:	b118      	cbz	r0, 8007904 <__swsetup_r+0x14>
 80078fc:	6a03      	ldr	r3, [r0, #32]
 80078fe:	b90b      	cbnz	r3, 8007904 <__swsetup_r+0x14>
 8007900:	f7fe f94a 	bl	8005b98 <__sinit>
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800790a:	0718      	lsls	r0, r3, #28
 800790c:	d422      	bmi.n	8007954 <__swsetup_r+0x64>
 800790e:	06d9      	lsls	r1, r3, #27
 8007910:	d407      	bmi.n	8007922 <__swsetup_r+0x32>
 8007912:	2309      	movs	r3, #9
 8007914:	602b      	str	r3, [r5, #0]
 8007916:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800791a:	81a3      	strh	r3, [r4, #12]
 800791c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007920:	e034      	b.n	800798c <__swsetup_r+0x9c>
 8007922:	0758      	lsls	r0, r3, #29
 8007924:	d512      	bpl.n	800794c <__swsetup_r+0x5c>
 8007926:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007928:	b141      	cbz	r1, 800793c <__swsetup_r+0x4c>
 800792a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800792e:	4299      	cmp	r1, r3
 8007930:	d002      	beq.n	8007938 <__swsetup_r+0x48>
 8007932:	4628      	mov	r0, r5
 8007934:	f7ff f8a6 	bl	8006a84 <_free_r>
 8007938:	2300      	movs	r3, #0
 800793a:	6363      	str	r3, [r4, #52]	; 0x34
 800793c:	89a3      	ldrh	r3, [r4, #12]
 800793e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007942:	81a3      	strh	r3, [r4, #12]
 8007944:	2300      	movs	r3, #0
 8007946:	6063      	str	r3, [r4, #4]
 8007948:	6923      	ldr	r3, [r4, #16]
 800794a:	6023      	str	r3, [r4, #0]
 800794c:	89a3      	ldrh	r3, [r4, #12]
 800794e:	f043 0308 	orr.w	r3, r3, #8
 8007952:	81a3      	strh	r3, [r4, #12]
 8007954:	6923      	ldr	r3, [r4, #16]
 8007956:	b94b      	cbnz	r3, 800796c <__swsetup_r+0x7c>
 8007958:	89a3      	ldrh	r3, [r4, #12]
 800795a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800795e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007962:	d003      	beq.n	800796c <__swsetup_r+0x7c>
 8007964:	4621      	mov	r1, r4
 8007966:	4628      	mov	r0, r5
 8007968:	f000 f884 	bl	8007a74 <__smakebuf_r>
 800796c:	89a0      	ldrh	r0, [r4, #12]
 800796e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007972:	f010 0301 	ands.w	r3, r0, #1
 8007976:	d00a      	beq.n	800798e <__swsetup_r+0x9e>
 8007978:	2300      	movs	r3, #0
 800797a:	60a3      	str	r3, [r4, #8]
 800797c:	6963      	ldr	r3, [r4, #20]
 800797e:	425b      	negs	r3, r3
 8007980:	61a3      	str	r3, [r4, #24]
 8007982:	6923      	ldr	r3, [r4, #16]
 8007984:	b943      	cbnz	r3, 8007998 <__swsetup_r+0xa8>
 8007986:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800798a:	d1c4      	bne.n	8007916 <__swsetup_r+0x26>
 800798c:	bd38      	pop	{r3, r4, r5, pc}
 800798e:	0781      	lsls	r1, r0, #30
 8007990:	bf58      	it	pl
 8007992:	6963      	ldrpl	r3, [r4, #20]
 8007994:	60a3      	str	r3, [r4, #8]
 8007996:	e7f4      	b.n	8007982 <__swsetup_r+0x92>
 8007998:	2000      	movs	r0, #0
 800799a:	e7f7      	b.n	800798c <__swsetup_r+0x9c>
 800799c:	20000070 	.word	0x20000070

080079a0 <_raise_r>:
 80079a0:	291f      	cmp	r1, #31
 80079a2:	b538      	push	{r3, r4, r5, lr}
 80079a4:	4604      	mov	r4, r0
 80079a6:	460d      	mov	r5, r1
 80079a8:	d904      	bls.n	80079b4 <_raise_r+0x14>
 80079aa:	2316      	movs	r3, #22
 80079ac:	6003      	str	r3, [r0, #0]
 80079ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079b2:	bd38      	pop	{r3, r4, r5, pc}
 80079b4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80079b6:	b112      	cbz	r2, 80079be <_raise_r+0x1e>
 80079b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079bc:	b94b      	cbnz	r3, 80079d2 <_raise_r+0x32>
 80079be:	4620      	mov	r0, r4
 80079c0:	f000 f830 	bl	8007a24 <_getpid_r>
 80079c4:	462a      	mov	r2, r5
 80079c6:	4601      	mov	r1, r0
 80079c8:	4620      	mov	r0, r4
 80079ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079ce:	f000 b817 	b.w	8007a00 <_kill_r>
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d00a      	beq.n	80079ec <_raise_r+0x4c>
 80079d6:	1c59      	adds	r1, r3, #1
 80079d8:	d103      	bne.n	80079e2 <_raise_r+0x42>
 80079da:	2316      	movs	r3, #22
 80079dc:	6003      	str	r3, [r0, #0]
 80079de:	2001      	movs	r0, #1
 80079e0:	e7e7      	b.n	80079b2 <_raise_r+0x12>
 80079e2:	2400      	movs	r4, #0
 80079e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80079e8:	4628      	mov	r0, r5
 80079ea:	4798      	blx	r3
 80079ec:	2000      	movs	r0, #0
 80079ee:	e7e0      	b.n	80079b2 <_raise_r+0x12>

080079f0 <raise>:
 80079f0:	4b02      	ldr	r3, [pc, #8]	; (80079fc <raise+0xc>)
 80079f2:	4601      	mov	r1, r0
 80079f4:	6818      	ldr	r0, [r3, #0]
 80079f6:	f7ff bfd3 	b.w	80079a0 <_raise_r>
 80079fa:	bf00      	nop
 80079fc:	20000070 	.word	0x20000070

08007a00 <_kill_r>:
 8007a00:	b538      	push	{r3, r4, r5, lr}
 8007a02:	4d07      	ldr	r5, [pc, #28]	; (8007a20 <_kill_r+0x20>)
 8007a04:	2300      	movs	r3, #0
 8007a06:	4604      	mov	r4, r0
 8007a08:	4608      	mov	r0, r1
 8007a0a:	4611      	mov	r1, r2
 8007a0c:	602b      	str	r3, [r5, #0]
 8007a0e:	f7f9 ffa1 	bl	8001954 <_kill>
 8007a12:	1c43      	adds	r3, r0, #1
 8007a14:	d102      	bne.n	8007a1c <_kill_r+0x1c>
 8007a16:	682b      	ldr	r3, [r5, #0]
 8007a18:	b103      	cbz	r3, 8007a1c <_kill_r+0x1c>
 8007a1a:	6023      	str	r3, [r4, #0]
 8007a1c:	bd38      	pop	{r3, r4, r5, pc}
 8007a1e:	bf00      	nop
 8007a20:	2000059c 	.word	0x2000059c

08007a24 <_getpid_r>:
 8007a24:	f7f9 bf8e 	b.w	8001944 <_getpid>

08007a28 <__swhatbuf_r>:
 8007a28:	b570      	push	{r4, r5, r6, lr}
 8007a2a:	460c      	mov	r4, r1
 8007a2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a30:	2900      	cmp	r1, #0
 8007a32:	b096      	sub	sp, #88	; 0x58
 8007a34:	4615      	mov	r5, r2
 8007a36:	461e      	mov	r6, r3
 8007a38:	da0d      	bge.n	8007a56 <__swhatbuf_r+0x2e>
 8007a3a:	89a3      	ldrh	r3, [r4, #12]
 8007a3c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007a40:	f04f 0100 	mov.w	r1, #0
 8007a44:	bf0c      	ite	eq
 8007a46:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007a4a:	2340      	movne	r3, #64	; 0x40
 8007a4c:	2000      	movs	r0, #0
 8007a4e:	6031      	str	r1, [r6, #0]
 8007a50:	602b      	str	r3, [r5, #0]
 8007a52:	b016      	add	sp, #88	; 0x58
 8007a54:	bd70      	pop	{r4, r5, r6, pc}
 8007a56:	466a      	mov	r2, sp
 8007a58:	f000 f848 	bl	8007aec <_fstat_r>
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	dbec      	blt.n	8007a3a <__swhatbuf_r+0x12>
 8007a60:	9901      	ldr	r1, [sp, #4]
 8007a62:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007a66:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007a6a:	4259      	negs	r1, r3
 8007a6c:	4159      	adcs	r1, r3
 8007a6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a72:	e7eb      	b.n	8007a4c <__swhatbuf_r+0x24>

08007a74 <__smakebuf_r>:
 8007a74:	898b      	ldrh	r3, [r1, #12]
 8007a76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a78:	079d      	lsls	r5, r3, #30
 8007a7a:	4606      	mov	r6, r0
 8007a7c:	460c      	mov	r4, r1
 8007a7e:	d507      	bpl.n	8007a90 <__smakebuf_r+0x1c>
 8007a80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a84:	6023      	str	r3, [r4, #0]
 8007a86:	6123      	str	r3, [r4, #16]
 8007a88:	2301      	movs	r3, #1
 8007a8a:	6163      	str	r3, [r4, #20]
 8007a8c:	b002      	add	sp, #8
 8007a8e:	bd70      	pop	{r4, r5, r6, pc}
 8007a90:	ab01      	add	r3, sp, #4
 8007a92:	466a      	mov	r2, sp
 8007a94:	f7ff ffc8 	bl	8007a28 <__swhatbuf_r>
 8007a98:	9900      	ldr	r1, [sp, #0]
 8007a9a:	4605      	mov	r5, r0
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	f7ff f865 	bl	8006b6c <_malloc_r>
 8007aa2:	b948      	cbnz	r0, 8007ab8 <__smakebuf_r+0x44>
 8007aa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aa8:	059a      	lsls	r2, r3, #22
 8007aaa:	d4ef      	bmi.n	8007a8c <__smakebuf_r+0x18>
 8007aac:	f023 0303 	bic.w	r3, r3, #3
 8007ab0:	f043 0302 	orr.w	r3, r3, #2
 8007ab4:	81a3      	strh	r3, [r4, #12]
 8007ab6:	e7e3      	b.n	8007a80 <__smakebuf_r+0xc>
 8007ab8:	89a3      	ldrh	r3, [r4, #12]
 8007aba:	6020      	str	r0, [r4, #0]
 8007abc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ac0:	81a3      	strh	r3, [r4, #12]
 8007ac2:	9b00      	ldr	r3, [sp, #0]
 8007ac4:	6163      	str	r3, [r4, #20]
 8007ac6:	9b01      	ldr	r3, [sp, #4]
 8007ac8:	6120      	str	r0, [r4, #16]
 8007aca:	b15b      	cbz	r3, 8007ae4 <__smakebuf_r+0x70>
 8007acc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ad0:	4630      	mov	r0, r6
 8007ad2:	f000 f81d 	bl	8007b10 <_isatty_r>
 8007ad6:	b128      	cbz	r0, 8007ae4 <__smakebuf_r+0x70>
 8007ad8:	89a3      	ldrh	r3, [r4, #12]
 8007ada:	f023 0303 	bic.w	r3, r3, #3
 8007ade:	f043 0301 	orr.w	r3, r3, #1
 8007ae2:	81a3      	strh	r3, [r4, #12]
 8007ae4:	89a3      	ldrh	r3, [r4, #12]
 8007ae6:	431d      	orrs	r5, r3
 8007ae8:	81a5      	strh	r5, [r4, #12]
 8007aea:	e7cf      	b.n	8007a8c <__smakebuf_r+0x18>

08007aec <_fstat_r>:
 8007aec:	b538      	push	{r3, r4, r5, lr}
 8007aee:	4d07      	ldr	r5, [pc, #28]	; (8007b0c <_fstat_r+0x20>)
 8007af0:	2300      	movs	r3, #0
 8007af2:	4604      	mov	r4, r0
 8007af4:	4608      	mov	r0, r1
 8007af6:	4611      	mov	r1, r2
 8007af8:	602b      	str	r3, [r5, #0]
 8007afa:	f7f9 ff8a 	bl	8001a12 <_fstat>
 8007afe:	1c43      	adds	r3, r0, #1
 8007b00:	d102      	bne.n	8007b08 <_fstat_r+0x1c>
 8007b02:	682b      	ldr	r3, [r5, #0]
 8007b04:	b103      	cbz	r3, 8007b08 <_fstat_r+0x1c>
 8007b06:	6023      	str	r3, [r4, #0]
 8007b08:	bd38      	pop	{r3, r4, r5, pc}
 8007b0a:	bf00      	nop
 8007b0c:	2000059c 	.word	0x2000059c

08007b10 <_isatty_r>:
 8007b10:	b538      	push	{r3, r4, r5, lr}
 8007b12:	4d06      	ldr	r5, [pc, #24]	; (8007b2c <_isatty_r+0x1c>)
 8007b14:	2300      	movs	r3, #0
 8007b16:	4604      	mov	r4, r0
 8007b18:	4608      	mov	r0, r1
 8007b1a:	602b      	str	r3, [r5, #0]
 8007b1c:	f7f9 ff89 	bl	8001a32 <_isatty>
 8007b20:	1c43      	adds	r3, r0, #1
 8007b22:	d102      	bne.n	8007b2a <_isatty_r+0x1a>
 8007b24:	682b      	ldr	r3, [r5, #0]
 8007b26:	b103      	cbz	r3, 8007b2a <_isatty_r+0x1a>
 8007b28:	6023      	str	r3, [r4, #0]
 8007b2a:	bd38      	pop	{r3, r4, r5, pc}
 8007b2c:	2000059c 	.word	0x2000059c

08007b30 <_init>:
 8007b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b32:	bf00      	nop
 8007b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b36:	bc08      	pop	{r3}
 8007b38:	469e      	mov	lr, r3
 8007b3a:	4770      	bx	lr

08007b3c <_fini>:
 8007b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3e:	bf00      	nop
 8007b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b42:	bc08      	pop	{r3}
 8007b44:	469e      	mov	lr, r3
 8007b46:	4770      	bx	lr
