[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"assigns_mixed_in_always_block","Alias":"","Message":"Always block has blocking and non-blocking assignments. Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 23, Line 25.","Module":"shift_reg","Category":"Simulation","UniqueModuleName":"shift_reg_2104903448","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Simulation","STARC Reference":"2.2.3.1, 2.3.2.2","ID":"c20debc8","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:23,0:25","argList":"1=shift_reg","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=23!@!4=25","rtlId":"23825dde_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Info","Status":"uninspected","Check":"assigns_mixed","Alias":"","Message":"Signal is assigned with blocking and non-blocking assignments. Signal q, Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 14 and File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 25.","Module":"shift_reg","Category":"Simulation","UniqueModuleName":"shift_reg","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Simulation","STARC Reference":"","ID":"1cd53370","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:14,0:25","argList":"1=shift_reg","argFileList":"6=0!@!7=0","argSignalList":"5=0","argInstanceList":"","argLineList":"3=14!@!4=25","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":2,"Severity":"Info","Status":"uninspected","Check":"async_reset_active_high","Alias":"","Message":"Asynchronous reset is active high. Reset aclr, Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 13.","Module":"shift_reg","Category":"Clock","UniqueModuleName":"shift_reg_2104903448","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"2.3.6.2","ID":"c9de50b","IsNew":"0","instanceList":"","signalList":"1","fileLineList":"0:13","argList":"1=shift_reg","argFileList":"2=0","argSignalList":"8=1","argInstanceList":"","argLineList":"9=13","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":3,"Severity":"Info","Status":"uninspected","Check":"async_reset_active_high","Alias":"","Message":"Asynchronous reset is active high. Reset aset, Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 15.","Module":"shift_reg","Category":"Clock","UniqueModuleName":"shift_reg_2104903448","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"2.3.6.2","ID":"47a6a67e","IsNew":"0","instanceList":"","signalList":"2","fileLineList":"0:15","argList":"1=shift_reg","argFileList":"2=0","argSignalList":"8=2","argInstanceList":"","argLineList":"9=15","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":4,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module shift_reg, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v, Line 7.","Module":"shift_reg","Category":"Rtl Design Style","UniqueModuleName":"shift_reg_2104903448","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"94d091d6","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:7","argList":"1=shift_reg","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"9=7","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
