
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.029796                       # Number of seconds simulated
sim_ticks                                 29796019000                       # Number of ticks simulated
final_tick                                29796019000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73216                       # Simulator instruction rate (inst/s)
host_op_rate                                   138591                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50645709                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677368                       # Number of bytes of host memory used
host_seconds                                   588.32                       # Real time elapsed on the host
sim_insts                                    43074787                       # Number of instructions simulated
sim_ops                                      81536281                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           56512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1579584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1636096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        56512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          56512                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              883                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            24681                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                25564                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1896629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           53013257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               54909886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1896629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1896629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1896629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          53013257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              54909886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       883.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     24681.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                55070                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        25564                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                      25564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 1636096                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1636096                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1742                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1759                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1602                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1492                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1461                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1546                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1547                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1606                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1602                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1564                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1577                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1599                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1591                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1587                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1644                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1645                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    29795935000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  25564                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    25201                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      285                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       62                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4453                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     367.126881                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    334.449438                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    132.341411                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           223      5.01%      5.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          263      5.91%     10.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1289     28.95%     39.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1963     44.08%     83.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          669     15.02%     98.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           12      0.27%     99.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      0.11%     99.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      0.20%     99.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           20      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4453                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        56512                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1579584                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1896629.210768055869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 53013256.569610856473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          883                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        24681                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     34964750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    802148000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39597.68                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32500.63                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     357787750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                837112750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   127820000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13995.77                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32745.77                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         54.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      54.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.43                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.43                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     21106                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.56                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1165542.76                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.56                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  15857940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   8421105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 91070700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1210840800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             378167070                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              27584640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       5808004170                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        656539680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3479736780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             11676222885                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             391.871910                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           28894137750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      17778500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      512200000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   14448273250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1709506500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      371862000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  12736398750                       # Time in different power states
system.mem_ctrl_1.actEnergy                  15972180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   8478030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 91456260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1232353200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             385716720                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              28567200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       5896762290                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        679393440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3415255260                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             11753954580                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             394.480705                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           28875321500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      18950500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      521300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   14175003000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1769135000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      380200750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  12931429750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                11410099                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11410099                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            603246                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9066326                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2107246                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             170990                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         9066326                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            6604462                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2461864                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       394039                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    16970470                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7576074                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           826                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           450                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9329093                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           151                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     29796019000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         59592039                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             616410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       53485544                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11410099                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8711708                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      58325931                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1208326                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           817                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   9329000                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   588                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           59547482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.726676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.584591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4261461      7.16%      7.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7752850     13.02%     20.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 47533171     79.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             59547482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191470                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.897528                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2435532                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3683874                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  51965916                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                857997                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 604163                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               97928761                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2004050                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 604163                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4535800                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  861568                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2408                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  50686024                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2857519                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               95822096                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                926297                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   147                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 247106                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3454                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2232931                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             4353                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            97640869                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             234280571                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        148352632                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            490004                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              84638613                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 13002256                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 61                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1394438                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18469605                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8332745                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2226123                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            35023                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   93817293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 236                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  88769051                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            643355                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        12281247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     16831931                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            201                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      59547482                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.490727                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.767899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10115773     16.99%     16.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10094367     16.95%     33.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            39337342     66.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        59547482                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     2      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    310      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4599      0.07%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   3936      0.06%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4398      0.07%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  935      0.01%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4943316     77.20%     77.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1445618     22.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             17809      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63661856     71.72%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1439      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2402      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 4501      0.01%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12988      0.01%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15199      0.02%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               17488      0.02%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1626      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17232182     19.41%     91.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7676465      8.65%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           14041      0.02%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         111029      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               88769051                       # Type of FU issued
system.cpu.iq.rate                           1.489613                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6403114                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.072132                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          243627594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         105488930                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     86404407                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              504459                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             610731                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       119055                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               94955973                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  198383                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          5069232                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2556362                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6322                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          888                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1216122                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            92                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 604163                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  522673                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 21038                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            93817529                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            331117                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18469605                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8332745                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                109                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    455                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19538                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            888                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         245983                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       395583                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               641566                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              87087496                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              16970362                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1681555                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     24546404                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  9374985                       # Number of branches executed
system.cpu.iew.exec_stores                    7576042                       # Number of stores executed
system.cpu.iew.exec_rate                     1.461395                       # Inst execution rate
system.cpu.iew.wb_sent                       86841216                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      86523462                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  65234927                       # num instructions producing a value
system.cpu.iew.wb_consumers                  96505146                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.451930                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.675974                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        11257850                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            603311                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     58513667                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.393457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.855180                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14414362     24.63%     24.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6662329     11.39%     36.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     37436976     63.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     58513667                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             43074787                       # Number of instructions committed
system.cpu.commit.committedOps               81536281                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23029866                       # Number of memory references committed
system.cpu.commit.loads                      15913243                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    9079688                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      66349                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  81474926                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1471405                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14182      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         58441489     71.68%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1394      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1504      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            4168      0.01%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11647      0.01%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13884      0.02%     71.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          17265      0.02%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           861      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        15901824     19.50%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7115784      8.73%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        11419      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          839      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81536281                       # Class of committed instruction
system.cpu.commit.bw_lim_events              37436976                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    113870822                       # The number of ROB reads
system.cpu.rob.rob_writes                   186623017                       # The number of ROB writes
system.cpu.timesIdled                             499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           44557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    43074787                       # Number of Instructions Simulated
system.cpu.committedOps                      81536281                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.383455                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.383455                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.722828                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.722828                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                133318768                       # number of integer regfile reads
system.cpu.int_regfile_writes                69817180                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    176081                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64123                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  33392204                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19738768                       # number of cc regfile writes
system.cpu.misc_regfile_reads                44961771                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.094192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19001854                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48560                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            391.306713                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.094192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996278                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996278                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         152184008                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        152184008                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     11868291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11868291                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7084975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7084975                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     18953266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18953266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18953266                       # number of overall hits
system.cpu.dcache.overall_hits::total        18953266                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31996                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31996                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        31669                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31669                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        63665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63665                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        63665                       # number of overall misses
system.cpu.dcache.overall_misses::total         63665                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    398990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    398990000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2129443000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2129443000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2528433000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2528433000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2528433000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2528433000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11900287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11900287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     19016931                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19016931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     19016931                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19016931                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002689                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004450                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003348                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003348                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003348                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003348                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12469.996250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12469.996250                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67240.613850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67240.613850                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39714.646980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39714.646980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39714.646980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39714.646980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          870                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.826087                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47754                       # number of writebacks
system.cpu.dcache.writebacks::total             47754                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14993                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14993                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15077                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15077                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17003                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17003                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31585                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        48588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48588                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48588                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    215650500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    215650500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2096808000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2096808000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2312458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2312458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2312458500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2312458500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002555                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002555                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002555                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002555                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12683.085338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12683.085338                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66386.195979                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66386.195979                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47593.202025                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47593.202025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47593.202025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47593.202025                       # average overall mshr miss latency
system.cpu.dcache.replacements                  48048                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           697.001163                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9328759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               891                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10469.987654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   697.001163                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.680665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.680665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          803                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          668                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.784180                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37316891                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37316891                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9327868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9327868                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9327868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9327868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9327868                       # number of overall hits
system.cpu.icache.overall_hits::total         9327868                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1132                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1132                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1132                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1132                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1132                       # number of overall misses
system.cpu.icache.overall_misses::total          1132                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94288000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94288000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     94288000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94288000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94288000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94288000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9329000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9329000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9329000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9329000                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9329000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9329000                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000121                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000121                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83293.286219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83293.286219                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83293.286219                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83293.286219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83293.286219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83293.286219                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          140                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          240                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          240                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          240                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          240                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          240                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          240                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          892                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          892                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          892                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          892                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          892                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          892                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79012000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79012000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79012000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79012000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000096                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88578.475336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88578.475336                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88578.475336                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88578.475336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88578.475336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88578.475336                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.l2bus.snoop_filter.tot_requests          97615                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        48164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              732                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          731                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17894                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         64520                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1280                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                28                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              31557                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             31557                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17895                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1867                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       145196                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  147063                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      6164096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6220928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             17668                       # Total snoops (count)
system.l2bus.snoopTraffic                     1073216                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              67145                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.011840                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.108304                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    66351     98.82%     98.82% # Request fanout histogram
system.l2bus.snoop_fanout::1                      793      1.18%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                67145                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            144315500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2227500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           121400000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7142.688646                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  97202                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                25857                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.759214                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.007579                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   217.101527                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6925.579541                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000001                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.026502                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.845408                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.871910                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          749                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6466                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          607                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               803481                       # Number of tag accesses
system.l2cache.tags.data_accesses              803481                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        47754                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        47754                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         7025                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7025                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        16575                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        16577                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               2                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           23600                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               23602                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              2                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          23600                       # number of overall hits
system.l2cache.overall_hits::total              23602                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data        24532                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          24532                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          887                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          428                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1315                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           887                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         24960                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             25847                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          887                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        24960                       # number of overall misses
system.l2cache.overall_misses::total            25847                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1977239500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1977239500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     77639000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     24093500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    101732500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     77639000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2001333000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2078972000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     77639000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2001333000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2078972000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        47754                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        47754                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        31557                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        31557                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          889                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        17003                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17892                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          889                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        48560                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           49449                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          889                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        48560                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          49449                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.777387                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.777387                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.997750                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.025172                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.073497                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.997750                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.514003                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.522700                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.997750                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.514003                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.522700                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 80598.381706                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 80598.381706                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 87529.875986                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 56293.224299                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 77363.117871                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 87529.875986                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 80181.610577                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80433.783418                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 87529.875986                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 80181.610577                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80433.783418                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          16766                       # number of writebacks
system.l2cache.writebacks::total                16766                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data        24532                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        24532                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          887                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          428                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1315                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          887                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        24960                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        25847                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          887                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        24960                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        25847                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1928175500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1928175500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     75867000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     23237500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     99104500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     75867000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1951413000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2027280000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     75867000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1951413000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2027280000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.777387                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.777387                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.997750                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.025172                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.073497                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.997750                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.514003                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.522700                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.997750                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.514003                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.522700                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 78598.381706                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78598.381706                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 85532.130778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 54293.224299                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75364.638783                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 85532.130778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 78181.610577                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78433.860796                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 85532.130778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 78181.610577                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78433.860796                       # average overall mshr miss latency
system.l2cache.replacements                     17665                       # number of replacements
system.l3bus.snoop_filter.tot_requests          42781                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        16937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1314                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         16766                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               169                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              24532                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             24532                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1314                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        68627                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2727168                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              25846                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    25846    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                25846                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             54922500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            64615000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            13312.301785                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  42612                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                25564                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.666875                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   748.680858                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 12563.620927                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011424                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.191706                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.203130                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        25564                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          747                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         7346                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        17288                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.390076                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               707356                       # Number of tag accesses
system.l3cache.tags.data_accesses              707356                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks        16766                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        16766                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data          269                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total          272                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst               3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data             279                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                 282                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst              3                       # number of overall hits
system.l3cache.overall_hits::.cpu.data            279                       # number of overall hits
system.l3cache.overall_hits::total                282                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data        24522                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          24522                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          883                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1042                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           883                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         24681                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             25564                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          883                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        24681                       # number of overall misses
system.l3cache.overall_misses::total            25564                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data   1707150000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   1707150000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     67827000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     13430000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     81257000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     67827000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   1720580000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   1788407000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     67827000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   1720580000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   1788407000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks        16766                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        16766                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data        24532                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        24532                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          886                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          428                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1314                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          886                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        24960                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           25846                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          886                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        24960                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          25846                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.999592                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.999592                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.996614                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.371495                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.792998                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.996614                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.988822                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.989089                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.996614                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.988822                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.989089                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 69617.078542                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 69617.078542                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76814.269536                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 84465.408805                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77981.765835                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 76814.269536                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 69712.734492                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69958.026913                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 76814.269536                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 69712.734492                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69958.026913                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data        24522                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        24522                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          883                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          159                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1042                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          883                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        24681                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        25564                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          883                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        24681                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        25564                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data   1658106000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   1658106000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     66061000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     13112000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     79173000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     66061000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   1671218000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   1737279000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     66061000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   1671218000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   1737279000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999592                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.999592                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.996614                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.371495                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.792998                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.996614                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.988822                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.989089                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.996614                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.988822                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.989089                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67617.078542                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67617.078542                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74814.269536                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82465.408805                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75981.765835                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 74814.269536                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67712.734492                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67958.026913                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 74814.269536                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67712.734492                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67958.026913                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests         25564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  29796019000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1042                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24522                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1042                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        51128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        51128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      1636096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      1636096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1636096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25564                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12782000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           69336250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
