/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 152 88 320 104)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "binary[3..0]" (rect 5 0 62 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 144 200 312 216)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "counter[1..0]" (rect 5 0 65 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 952 152 1128 168)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "alphabet[4..0]" (rect 90 0 157 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(connector
	(pt 952 160)
	(pt 928 160)
	(bus)
)
(connector
	(pt 928 160)
	(pt 928 184)
	(bus)
)
(connector
	(text "alphabet[0]" (rect 800 168 855 185)(font "Intel Clear" ))
	(pt 928 184)
	(pt 792 184)
)
(connector
	(pt 928 184)
	(pt 928 264)
	(bus)
)
(connector
	(text "alphabet[1]" (rect 800 248 855 265)(font "Intel Clear" ))
	(pt 928 264)
	(pt 792 264)
)
(connector
	(pt 928 432)
	(pt 928 696)
	(bus)
)
(connector
	(text "alphabet[4]" (rect 802 416 857 433)(font "Intel Clear" ))
	(pt 928 432)
	(pt 792 432)
)
(connector
	(text "alphabet[2]" (rect 800 288 855 305)(font "Intel Clear" ))
	(pt 928 304)
	(pt 792 304)
)
(connector
	(pt 928 264)
	(pt 928 304)
	(bus)
)
(connector
	(text "alphabet[3]" (rect 800 336 855 353)(font "Intel Clear" ))
	(pt 928 352)
	(pt 792 352)
)
(connector
	(pt 928 304)
	(pt 928 352)
	(bus)
)
(connector
	(pt 928 352)
	(pt 928 432)
	(bus)
)
(junction (pt 928 184))
(junction (pt 928 264))
(junction (pt 928 432))
(junction (pt 928 304))
(junction (pt 928 352))
