INFO:sim:172 - Generating IP...
Resolving generics for 'mem'...
Applying external generics to 'mem'...
Delivering associated files for 'mem'...
WARNING:sim - Component blk_mem_gen_v7_1 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'mem'...
Generating implementation netlist for 'mem'...
INFO:sim - Pre-processing HDL files for 'mem'...
Running synthesis for 'mem'
Running ngcbuild...
Writing VEO instantiation template for 'mem'...
Writing Verilog behavioral simulation model for 'mem'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'mem'...
Generating metadata file...
Generating ISE project...
XCO file found: mem.xco
XMDF file found: mem_xmdf.tcl
Adding C:/Users/Wac/Desktop/1_2014/Memoria/Codigos
FPGA/EPP/ipcore_dir/tmp/_cg/mem.asy -view all -origin_type imported
Adding C:/Users/Wac/Desktop/1_2014/Memoria/Codigos
FPGA/EPP/ipcore_dir/tmp/_cg/mem.ngc -view all -origin_type created
Checking file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos
FPGA/EPP/ipcore_dir/tmp/_cg/mem.ngc" for project device match ...
File "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos
FPGA/EPP/ipcore_dir/tmp/_cg/mem.ngc" device information matches project device.
Adding C:/Users/Wac/Desktop/1_2014/Memoria/Codigos
FPGA/EPP/ipcore_dir/tmp/_cg/mem.sym -view all -origin_type imported
Adding C:/Users/Wac/Desktop/1_2014/Memoria/Codigos
FPGA/EPP/ipcore_dir/tmp/_cg/mem.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos
   FPGA/EPP/ipcore_dir/tmp/_cg/mem.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Wac/Desktop/1_2014/Memoria/Codigos
FPGA/EPP/ipcore_dir/tmp/_cg/mem.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mem'.
