// Seed: 1712069217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout tri id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_10 = -1;
  wire [1 : -1] id_14;
endmodule
module module_1 #(
    parameter id_7 = 32'd22
) (
    output tri1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output tri1 id_6,
    output wand _id_7
);
  assign id_3 = -1;
  logic id_9;
  logic [id_7 : -1] id_10 = id_1;
  logic \id_11 ;
  ;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_12,
      \id_11 ,
      id_9,
      id_9,
      id_10,
      \id_11 ,
      \id_11 ,
      id_12,
      \id_11 ,
      id_12,
      id_9,
      id_9
  );
endmodule
