{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 05:28:01 2006 " "Info: Processing started: Sun Jan 01 05:28:01 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Vhdl1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vhdl1-ART " "Info: Found design unit 1: Vhdl1-ART" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Vhdl1 " "Info: Found entity 1: Vhdl1" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vhdl1 Vhdl1:inst " "Info: Elaborating entity \"Vhdl1\" for hierarchy \"Vhdl1:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Documents and Settings/Administrator/桌面/电梯2019年/Block1.bdf" { { 128 1160 1360 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIR Vhdl1.vhd(63) " "Warning (10492): VHDL Process Statement warning at Vhdl1.vhd(63): signal \"DIR\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UR Vhdl1.vhd(59) " "Warning (10631): VHDL Process Statement warning at Vhdl1.vhd(59): inferring latch(es) for signal or variable \"UR\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DR Vhdl1.vhd(59) " "Warning (10631): VHDL Process Statement warning at Vhdl1.vhd(59): inferring latch(es) for signal or variable \"DR\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LADD Vhdl1.vhd(154) " "Warning (10631): VHDL Process Statement warning at Vhdl1.vhd(154): inferring latch(es) for signal or variable \"LADD\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLKIN Vhdl1.vhd(287) " "Warning (10492): VHDL Process Statement warning at Vhdl1.vhd(287): signal \"CLKIN\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "LADD\[0\] Vhdl1.vhd(154) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(154): inferred latch for \"LADD\[0\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[1\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[1\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[2\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[2\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[3\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[3\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[4\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[4\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[5\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[5\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[6\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[6\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[7\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[7\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[8\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[8\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[9\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[9\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[10\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[10\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[11\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[11\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[12\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[12\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[13\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[13\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[14\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[14\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[15\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[15\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "DR\[16\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"DR\[16\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[1\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[1\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[2\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[2\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[3\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[3\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[4\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[4\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[5\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[5\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[6\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[6\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[7\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[7\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[8\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[8\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[9\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[9\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[10\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[10\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[11\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[11\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[12\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[12\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[13\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[13\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[14\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[14\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[15\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[15\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "UR\[16\] Vhdl1.vhd(59) " "Info (10041): Verilog HDL or VHDL info at Vhdl1.vhd(59): inferred latch for \"UR\[16\]\"" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[7\] " "Warning: Latch Vhdl1:inst\|DR\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[7\] " "Warning: Latch Vhdl1:inst\|UR\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[13\] " "Warning: Latch Vhdl1:inst\|DR\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[13\] " "Warning: Latch Vhdl1:inst\|UR\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[5\] " "Warning: Latch Vhdl1:inst\|DR\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[5\] " "Warning: Latch Vhdl1:inst\|UR\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[15\] " "Warning: Latch Vhdl1:inst\|DR\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[15\] " "Warning: Latch Vhdl1:inst\|UR\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[10\] " "Warning: Latch Vhdl1:inst\|DR\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[10\] " "Warning: Latch Vhdl1:inst\|UR\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[4\] " "Warning: Latch Vhdl1:inst\|DR\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[4\] " "Warning: Latch Vhdl1:inst\|UR\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[2\] " "Warning: Latch Vhdl1:inst\|DR\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[2\] " "Warning: Latch Vhdl1:inst\|UR\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[12\] " "Warning: Latch Vhdl1:inst\|DR\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[12\] " "Warning: Latch Vhdl1:inst\|UR\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[3\] " "Warning: Latch Vhdl1:inst\|DR\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[3\] " "Warning: Latch Vhdl1:inst\|UR\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[9\] " "Warning: Latch Vhdl1:inst\|DR\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[9\] " "Warning: Latch Vhdl1:inst\|UR\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[1\] " "Warning: Latch Vhdl1:inst\|DR\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[1\] " "Warning: Latch Vhdl1:inst\|UR\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[11\] " "Warning: Latch Vhdl1:inst\|DR\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[11\] " "Warning: Latch Vhdl1:inst\|UR\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[8\] " "Warning: Latch Vhdl1:inst\|DR\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[8\] " "Warning: Latch Vhdl1:inst\|UR\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[14\] " "Warning: Latch Vhdl1:inst\|DR\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[14\] " "Warning: Latch Vhdl1:inst\|UR\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[6\] " "Warning: Latch Vhdl1:inst\|DR\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[6\] " "Warning: Latch Vhdl1:inst\|UR\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|DR\[16\] " "Warning: Latch Vhdl1:inst\|DR\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|UR\[16\] " "Warning: Latch Vhdl1:inst\|UR\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|DIR\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|DIR\[0\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 52 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Vhdl1:inst\|LADD\[0\] " "Warning: Latch Vhdl1:inst\|LADD\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Vhdl1:inst\|LIFTOR\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Vhdl1:inst\|LIFTOR\[1\]" {  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 287 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "Vhdl1.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/电梯2019年/Vhdl1.vhd" 154 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "231 " "Info: Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "211 " "Info: Implemented 211 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 05:28:05 2006 " "Info: Processing ended: Sun Jan 01 05:28:05 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
