<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/ip/hpm_adc16_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hpm__adc16__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_adc16_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__adc16__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2022 hpmicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_ADC16_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_ADC16_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structADC16__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a457af83c7959796c9f6db60a4e21365e">   13</a></span>    __RW uint32_t CONFIG[12];                  <span class="comment">/* 0x0 - 0x2C:  */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a4faf533f1d396e6f536efba400e08ab0">   14</a></span>    __RW uint32_t TRG_DMA_ADDR;                <span class="comment">/* 0x30:  */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a8fa2cb2bbf439197c8eff8791f187595">   15</a></span>    __R  uint8_t  RESERVED0[972];              <span class="comment">/* 0x34 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structADC16__Type.html#ad0d346fabb963b498d85e218a73a5595">   16</a></span>    __R  uint32_t BUS_RESULT[16];              <span class="comment">/* 0x400 - 0x43C:  */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a86360a3450ce9adef2304caa9b6b16d9">   17</a></span>    __R  uint8_t  RESERVED1[192];              <span class="comment">/* 0x440 - 0x4FF: Reserved */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a4595ad5c4ee19a0d94ec397b2e1634b4">   18</a></span>    __RW uint32_t BUF_CFG0;                    <span class="comment">/* 0x500:  */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structADC16__Type.html#abe17bb70edb35c2911b125288abaa600">   19</a></span>    __R  uint8_t  RESERVED2[764];              <span class="comment">/* 0x504 - 0x7FF: Reserved */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structADC16__Type.html#acac88c1a468d8cf010d8da899193aa7e">   20</a></span>    __RW uint32_t SEQ_CFG0;                    <span class="comment">/* 0x800:  */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structADC16__Type.html#ab09fc5e413e74422989150909a428678">   21</a></span>    __RW uint32_t SEQ_DMA_ADDR;                <span class="comment">/* 0x804:  */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structADC16__Type.html#aec3a362f3c04d5f7547d2fb847021589">   22</a></span>    __R  uint32_t SEQ_WR_ADDR;                 <span class="comment">/* 0x808:  */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a7ae74aa26dfdc2ce1cf9cad5e0eaa0f5">   23</a></span>    __RW uint32_t SEQ_DMA_CFG;                 <span class="comment">/* 0x80C:  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structADC16__Type.html#abef3fc470b7bbd79dbb9f71a007fe61d">   24</a></span>    __RW uint32_t SEQ_QUE[16];                 <span class="comment">/* 0x810 - 0x84C:  */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a2828189805669d72a392ae0993d79cbc">   25</a></span>    __R  uint8_t  RESERVED3[944];              <span class="comment">/* 0x850 - 0xBFF: Reserved */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a2c4093e1b10d4e1c264ed0b22b7f969c">   27</a></span>        __RW uint32_t PRD_CFG;                 <span class="comment">/* 0xC00:  */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structADC16__Type.html#adf5b00c6f5b2e4c7a6310af59d9450d1">   28</a></span>        __RW uint32_t PRD_THSHD_CFG;           <span class="comment">/* 0xC04:  */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a14729215d3ee617e91bd6296604da928">   29</a></span>        __R  uint32_t PRD_RESULT;              <span class="comment">/* 0xC08:  */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>        __R  uint8_t  RESERVED0[4];            <span class="comment">/* 0xC0C - 0xC0F: Reserved */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a075fb37d5fc1ef4074840c6f177853ba">   31</a></span>    } PRD_CFG[16];</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a121921a927085686a0312537edbd1df1">   32</a></span>    __R  uint8_t  RESERVED4[768];              <span class="comment">/* 0xD00 - 0xFFF: Reserved */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a201ac7e7d7bbf6f610689e13438d819c">   33</a></span>    __RW uint32_t SAMPLE_CFG[16];              <span class="comment">/* 0x1000 - 0x103C:  */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structADC16__Type.html#ad4ee7619b80a2ee24cfe6b79576bde23">   34</a></span>    __R  uint8_t  RESERVED5[196];              <span class="comment">/* 0x1040 - 0x1103: Reserved */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a539022ba594836ec37b5994a98acadec">   35</a></span>    __RW uint32_t CONV_CFG1;                   <span class="comment">/* 0x1104:  */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structADC16__Type.html#aa9efff39704473027b83a73c61939cd8">   36</a></span>    __RW uint32_t ADC_CFG0;                    <span class="comment">/* 0x1108:  */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a16ee42d85a5ecc98953544f4f4c6bb06">   37</a></span>    __R  uint8_t  RESERVED6[4];                <span class="comment">/* 0x110C - 0x110F: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structADC16__Type.html#ab734189d5a292e031cb511800a9ac377">   38</a></span>    __RW uint32_t INT_STS;                     <span class="comment">/* 0x1110:  */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a7624a07eeaf16ae5b6e3b03286820c9b">   39</a></span>    __RW uint32_t INT_EN;                      <span class="comment">/* 0x1114:  */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structADC16__Type.html#ac66354da0a4fbdf31ac6afaf81973ef1">   40</a></span>    __R  uint8_t  RESERVED7[232];              <span class="comment">/* 0x1118 - 0x11FF: Reserved */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a003f098505368f6e7b8a5aadddabef70">   41</a></span>    __RW uint32_t ANA_CTRL0;                   <span class="comment">/* 0x1200:  */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structADC16__Type.html#ac7d0e26e3aa531cbde3e0e50b0ea1d78">   42</a></span>    __R  uint8_t  RESERVED8[12];               <span class="comment">/* 0x1204 - 0x120F: Reserved */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structADC16__Type.html#abe425b23424a2758f59edc9203039967">   43</a></span>    __RW uint32_t ANA_STATUS;                  <span class="comment">/* 0x1210:  */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structADC16__Type.html#ac964247171f0f1fd679196baa6ff19df">   44</a></span>    __R  uint8_t  RESERVED9[492];              <span class="comment">/* 0x1214 - 0x13FF: Reserved */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a5f399f1662619605deeba776e899b327">   45</a></span>    __RW uint16_t ADC16_PARAMS[34];            <span class="comment">/* 0x1400 - 0x1442:  */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a1969819028b2ab2defd9b31b60ba8862">   46</a></span>    __RW uint32_t ADC16_CONFIG0;               <span class="comment">/* 0x1444:  */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structADC16__Type.html#a148a58fc976d27c231abbb0e2f6aee8a">   47</a></span>    __R  uint8_t  RESERVED10[24];              <span class="comment">/* 0x1448 - 0x145F: Reserved */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structADC16__Type.html#addc38bc2a7cb8d1fe82a43345ae11b50">   48</a></span>    __RW uint32_t ADC16_CONFIG1;               <span class="comment">/* 0x1460:  */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>} <a class="code hl_struct" href="structADC16__Type.html">ADC16_Type</a>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* Bitfield definition for register array: CONFIG */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * TRIG_LEN (WO)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * length for current trigger, can up to 4 conversions for one trigger, from 0 to 3</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a073efb5aaa4d269ed6a2445f8b7b7833">   58</a></span><span class="preprocessor">#define ADC16_CONFIG_TRIG_LEN_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab806ebd8e1b3d832b67b7812c807f0f8">   59</a></span><span class="preprocessor">#define ADC16_CONFIG_TRIG_LEN_SHIFT (30U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a05a467051e821b73d2ba3266e1a3b855">   60</a></span><span class="preprocessor">#define ADC16_CONFIG_TRIG_LEN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_TRIG_LEN_SHIFT) &amp; ADC16_CONFIG_TRIG_LEN_MASK)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab973ed8f801796542eb9134ad39b39fa">   61</a></span><span class="preprocessor">#define ADC16_CONFIG_TRIG_LEN_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_TRIG_LEN_MASK) &gt;&gt; ADC16_CONFIG_TRIG_LEN_SHIFT)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * INTEN3 (RW)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> *</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * interupt enable for 4th conversion</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#abef8260f97b98c1317fbff513266e89a">   68</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN3_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad435a4b69e0b103baa190a950c51c59d">   69</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN3_SHIFT (29U)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9e9ce6dd7129e118d4a966ffe6f16b66">   70</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN3_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_INTEN3_SHIFT) &amp; ADC16_CONFIG_INTEN3_MASK)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a21c4ab8c7c28052587a750fd6f9e93b7">   71</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN3_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_INTEN3_MASK) &gt;&gt; ADC16_CONFIG_INTEN3_SHIFT)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/*</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * CHAN3 (RW)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> *</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * channel number for 4th conversion</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2d2cb59644788ff2c5fea5ca5a71565b">   78</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN3_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1512285b06589956a0f11cc114367d1d">   79</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN3_SHIFT (24U)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a55ff76b9d8b4bee0f955836789f54900">   80</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN3_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_CHAN3_SHIFT) &amp; ADC16_CONFIG_CHAN3_MASK)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a7b7c0dd8179c24453fceb8410477c830">   81</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN3_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_CHAN3_MASK) &gt;&gt; ADC16_CONFIG_CHAN3_SHIFT)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/*</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * INTEN2 (RW)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> *</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * interupt enable for 3rd conversion</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8974f3166b4693fed2b512971e750801">   88</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN2_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a762e760bf48e1de238627ce7b372c9db">   89</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN2_SHIFT (21U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a97ffe2715e958788bdb1c951442eacd6">   90</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN2_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_INTEN2_SHIFT) &amp; ADC16_CONFIG_INTEN2_MASK)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab0368a9c05c72a00f932bd7614147647">   91</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN2_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_INTEN2_MASK) &gt;&gt; ADC16_CONFIG_INTEN2_SHIFT)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/*</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * CHAN2 (RW)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> *</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * channel number for 3rd conversion</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1c440c7bac491b11b5296b376e65ae0d">   98</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN2_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a72863190ce0630261c2d73553805b73d">   99</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN2_SHIFT (16U)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad8f9074c9594c98a6fd2e2de4f406d6a">  100</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN2_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_CHAN2_SHIFT) &amp; ADC16_CONFIG_CHAN2_MASK)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a850ff51733cb2a2ca2c4c650149fab1f">  101</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN2_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_CHAN2_MASK) &gt;&gt; ADC16_CONFIG_CHAN2_SHIFT)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/*</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * INTEN1 (RW)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> *</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * interupt enable for 2nd conversion</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6a3063cc8e1ab95bd530a6c14fb7ee5a">  108</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN1_MASK (0x2000U)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a47ba010c050d8fb8ae540b101f464fc6">  109</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN1_SHIFT (13U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a411575a95e928f6ce442377ea6529096">  110</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN1_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_INTEN1_SHIFT) &amp; ADC16_CONFIG_INTEN1_MASK)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#af7bd08e8d2735b51f8d3759f86c57d92">  111</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN1_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_INTEN1_MASK) &gt;&gt; ADC16_CONFIG_INTEN1_SHIFT)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/*</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * CHAN1 (RW)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> *</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * channel number for 2nd conversion</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#abee549f012d7eee5c009d1e41355948f">  118</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN1_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aaa2a58cd7f23f2663def55370e79e56c">  119</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN1_SHIFT (8U)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a44982fdaebe2fb32511e875b8ee4a98f">  120</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN1_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_CHAN1_SHIFT) &amp; ADC16_CONFIG_CHAN1_MASK)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afcfb67c0bb133da54a5fe08660bfe610">  121</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN1_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_CHAN1_MASK) &gt;&gt; ADC16_CONFIG_CHAN1_SHIFT)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/*</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * QUEUE_EN (RW)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> *</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * preemption queue enable control</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5275f0fcb1abb16e83e4be0c83bc5af5">  128</a></span><span class="preprocessor">#define ADC16_CONFIG_QUEUE_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5ca4b5385349a245fe1564b211fc278f">  129</a></span><span class="preprocessor">#define ADC16_CONFIG_QUEUE_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad154577be95140896f7350ae0a3d740f">  130</a></span><span class="preprocessor">#define ADC16_CONFIG_QUEUE_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_QUEUE_EN_SHIFT) &amp; ADC16_CONFIG_QUEUE_EN_MASK)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a550bd1b751f3556bd2c883c470d92fb5">  131</a></span><span class="preprocessor">#define ADC16_CONFIG_QUEUE_EN_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_QUEUE_EN_MASK) &gt;&gt; ADC16_CONFIG_QUEUE_EN_SHIFT)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/*</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * INTEN0 (RW)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> *</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * interupt enable for 1st conversion</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a407b5a46b96f8c715b647caf1a63cf3a">  138</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN0_MASK (0x20U)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a0ddb0490ac365bf9371b50e87fc8b4e4">  139</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN0_SHIFT (5U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afbef855dca4d1d58422d2b89b6a2c73a">  140</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN0_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_INTEN0_SHIFT) &amp; ADC16_CONFIG_INTEN0_MASK)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8d35ae6bcb5446c7a1ad02a71892693d">  141</a></span><span class="preprocessor">#define ADC16_CONFIG_INTEN0_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_INTEN0_MASK) &gt;&gt; ADC16_CONFIG_INTEN0_SHIFT)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/*</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * CHAN0 (RW)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> *</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * channel number for 1st conversion</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae44f4337e040a311c0f38a136231211c">  148</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN0_MASK (0x1FU)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#addacf5d6a1a6cf252034f7589ac1d51c">  149</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN0_SHIFT (0U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a72b2530ffb041e3664718e0ba49edebe">  150</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN0_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONFIG_CHAN0_SHIFT) &amp; ADC16_CONFIG_CHAN0_MASK)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad192ed915d4b14bc34d39b6e14f2e3fe">  151</a></span><span class="preprocessor">#define ADC16_CONFIG_CHAN0_GET(x) (((uint32_t)(x) &amp; ADC16_CONFIG_CHAN0_MASK) &gt;&gt; ADC16_CONFIG_CHAN0_SHIFT)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/* Bitfield definition for register: TRG_DMA_ADDR */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/*</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * TRG_DMA_ADDR (RW)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> *</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * buffer start address for trigger queue, 192byte total, 16 bytes for each trigger (4 bytes for each conversion)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a26a6288bfd268b626d16a3dd13e58a48">  159</a></span><span class="preprocessor">#define ADC16_TRG_DMA_ADDR_TRG_DMA_ADDR_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9936fc16276428736731c83e8c5429bd">  160</a></span><span class="preprocessor">#define ADC16_TRG_DMA_ADDR_TRG_DMA_ADDR_SHIFT (2U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a15cefb05948a983e7d06558f7e0b0610">  161</a></span><span class="preprocessor">#define ADC16_TRG_DMA_ADDR_TRG_DMA_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_TRG_DMA_ADDR_TRG_DMA_ADDR_SHIFT) &amp; ADC16_TRG_DMA_ADDR_TRG_DMA_ADDR_MASK)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab0c98e091ad93588158875b03f2d4688">  162</a></span><span class="preprocessor">#define ADC16_TRG_DMA_ADDR_TRG_DMA_ADDR_GET(x) (((uint32_t)(x) &amp; ADC16_TRG_DMA_ADDR_TRG_DMA_ADDR_MASK) &gt;&gt; ADC16_TRG_DMA_ADDR_TRG_DMA_ADDR_SHIFT)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/* Bitfield definition for register array: BUS_RESULT */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/*</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * VALID (RO)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> *</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * set after conversion finished if wait_dis is set, cleared after software read.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * The first time read with 0 will trigger one new conversion.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * If SW read other channel when one channel conversion is in progress, it will not trigger new conversion at other channel, and will get old result with valid 0, also with read_cflct interrupt status bit set.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * the result may not realtime if software read once and wait  long time to read again</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a35a8fee5638e7d1b465142b6ff3bf610">  173</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_VALID_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aff8e6ff52ac28171cdbb4944c5096b7f">  174</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_VALID_SHIFT (16U)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aab202794f3c8d017975b0053b01a792a">  175</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_VALID_GET(x) (((uint32_t)(x) &amp; ADC16_BUS_RESULT_VALID_MASK) &gt;&gt; ADC16_BUS_RESULT_VALID_SHIFT)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/*</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * CHAN_RESULT (RO)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> *</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * read this register will trigger one adc conversion.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * If wait_dis bit is set, SW will get the latest conversion result(not current one) with valid bit is 0, SW need polling valid bit till it&#39;s set to get current result</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * If wait_dis bit is 0, SW can get the current conversion result with holding the bus, valid bit is always set at this mode. this is not recommended if channel sample time is too long</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae460b0e0f3ff1f04a2efd097b8943fbf">  184</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHAN_RESULT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1e1eccbf97a78adf119e2a30dc10f51b">  185</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHAN_RESULT_SHIFT (0U)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afc3f7b4adecb98e369840923fdc20102">  186</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHAN_RESULT_GET(x) (((uint32_t)(x) &amp; ADC16_BUS_RESULT_CHAN_RESULT_MASK) &gt;&gt; ADC16_BUS_RESULT_CHAN_RESULT_SHIFT)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/* Bitfield definition for register: BUF_CFG0 */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/*</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * WAIT_DIS (RW)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> *</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * set to disable read waiting, get result immediately but maybe not current conversion result.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a3a9c67bd9d6bd02efc50fab756efbf7c">  194</a></span><span class="preprocessor">#define ADC16_BUF_CFG0_WAIT_DIS_MASK (0x1U)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a801c5939cc47325e3f73b125bb5d36a2">  195</a></span><span class="preprocessor">#define ADC16_BUF_CFG0_WAIT_DIS_SHIFT (0U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa327d814b619fe727d2fc2947cd74789">  196</a></span><span class="preprocessor">#define ADC16_BUF_CFG0_WAIT_DIS_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_BUF_CFG0_WAIT_DIS_SHIFT) &amp; ADC16_BUF_CFG0_WAIT_DIS_MASK)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa130d2c50b425fc7dc68f47c65e5ee0c">  197</a></span><span class="preprocessor">#define ADC16_BUF_CFG0_WAIT_DIS_GET(x) (((uint32_t)(x) &amp; ADC16_BUF_CFG0_WAIT_DIS_MASK) &gt;&gt; ADC16_BUF_CFG0_WAIT_DIS_SHIFT)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/* Bitfield definition for register: SEQ_CFG0 */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/*</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * CYCLE (RO)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> *</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * current dma write cycle bit</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2e9ed04787b32b9a72a8281993752db6">  205</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_CYCLE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a011b140ad02019e32be18b810456c945">  206</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_CYCLE_SHIFT (31U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a38ba0620f7e33511532d67b10eb04e7d">  207</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_CYCLE_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_CFG0_CYCLE_MASK) &gt;&gt; ADC16_SEQ_CFG0_CYCLE_SHIFT)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/*</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * SEQ_LEN (RW)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> *</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * sequence queue length, 0 for one, 0xF for 16</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa31b520c5212faeabe1c59691b05e2b1">  214</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SEQ_LEN_MASK (0xF00U)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a241ce726e79681e1485210de29628d56">  215</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SEQ_LEN_SHIFT (8U)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad53c1fe627be729ed841bad61c3bfa9f">  216</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SEQ_LEN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_CFG0_SEQ_LEN_SHIFT) &amp; ADC16_SEQ_CFG0_SEQ_LEN_MASK)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a389033fee9177f51ed8767ea9d6fe0eb">  217</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SEQ_LEN_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_CFG0_SEQ_LEN_MASK) &gt;&gt; ADC16_SEQ_CFG0_SEQ_LEN_SHIFT)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/*</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * RESTART_EN (RW)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> *</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * if set together with cont_en, HW will continue process the whole queue after trigger once.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * If cont_en is 0, this bit is not used</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a809b2eff886e5ec39f58385a3cf4e1fb">  225</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_RESTART_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab19abf0c4ad1d252954d3521f2fa4f17">  226</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_RESTART_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a65cf5cdd006e5d1d9571245b1f4155bc">  227</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_RESTART_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_CFG0_RESTART_EN_SHIFT) &amp; ADC16_SEQ_CFG0_RESTART_EN_MASK)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a792891a7871bf59953475c6d4d414dc2">  228</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_RESTART_EN_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_CFG0_RESTART_EN_MASK) &gt;&gt; ADC16_SEQ_CFG0_RESTART_EN_SHIFT)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">/*</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * CONT_EN (RW)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> *</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * if set, HW will continue process the queue till end(seq_len) after trigger once</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae9484d08250729757c24adb6853e44e5">  235</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_CONT_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a0bde256a037135ef3d33650e5ab0543d">  236</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_CONT_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a932072eb42c3ab5ad9af3d90dd5c2d57">  237</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_CONT_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_CFG0_CONT_EN_SHIFT) &amp; ADC16_SEQ_CFG0_CONT_EN_MASK)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5470306e0f55870816907e8fb08d5a8e">  238</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_CONT_EN_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_CFG0_CONT_EN_MASK) &gt;&gt; ADC16_SEQ_CFG0_CONT_EN_SHIFT)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/*</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * SW_TRIG (WO)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> *</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * SW trigger, pulse signal, cleared by HW one cycle later</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae2c12a9626a81c5c1e9dd019f1cdc9ff">  245</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SW_TRIG_MASK (0x4U)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6b79303eca761bd3cefcd8e205b97df4">  246</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SW_TRIG_SHIFT (2U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a28467da5b023a45cf7183f1e23be64e5">  247</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SW_TRIG_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_CFG0_SW_TRIG_SHIFT) &amp; ADC16_SEQ_CFG0_SW_TRIG_MASK)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a626da866b0cffc856087b58c3a677c2f">  248</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SW_TRIG_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_CFG0_SW_TRIG_MASK) &gt;&gt; ADC16_SEQ_CFG0_SW_TRIG_SHIFT)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/*</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * SW_TRIG_EN (RW)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> *</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * set to enable SW trigger</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a66e3514aad90f7cb97f2b75a58ffb6ef">  255</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SW_TRIG_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#abf503995b7942aaa8f02f92be54edf8f">  256</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SW_TRIG_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a23100acfbc566dfb62e4c977ee7ac822">  257</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SW_TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_CFG0_SW_TRIG_EN_SHIFT) &amp; ADC16_SEQ_CFG0_SW_TRIG_EN_MASK)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab883ee40ca8c5249d28e333a9a0b8e9b">  258</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_SW_TRIG_EN_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_CFG0_SW_TRIG_EN_MASK) &gt;&gt; ADC16_SEQ_CFG0_SW_TRIG_EN_SHIFT)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/*</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * HW_TRIG_EN (RW)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> *</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * set to enable external HW trigger, only trigger on posedge</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a44883f2e629362e30b664692597d1b40">  265</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_HW_TRIG_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a0024f07963b9cce141df8ff1c61320de">  266</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_HW_TRIG_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aae781f406b5de9a4533a5d171683a7e9">  267</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_HW_TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_CFG0_HW_TRIG_EN_SHIFT) &amp; ADC16_SEQ_CFG0_HW_TRIG_EN_MASK)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6962fe832dddf0155e91f231c16f3625">  268</a></span><span class="preprocessor">#define ADC16_SEQ_CFG0_HW_TRIG_EN_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_CFG0_HW_TRIG_EN_MASK) &gt;&gt; ADC16_SEQ_CFG0_HW_TRIG_EN_SHIFT)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/* Bitfield definition for register: SEQ_DMA_ADDR */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">/*</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * TAR_ADDR (RW)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> *</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * dma target address, should be 4-byte aligned</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a83e39d0d84464f0a35637249a3e1ea88">  276</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_ADDR_TAR_ADDR_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab6b5761c04f0efd08c1471c85485028c">  277</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_ADDR_TAR_ADDR_SHIFT (2U)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a53cbb1304d3ec5fec3117e9676fc2505">  278</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_ADDR_TAR_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_DMA_ADDR_TAR_ADDR_SHIFT) &amp; ADC16_SEQ_DMA_ADDR_TAR_ADDR_MASK)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa14d1d5c2374fea88106a92a9b2ba29f">  279</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_ADDR_TAR_ADDR_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_DMA_ADDR_TAR_ADDR_MASK) &gt;&gt; ADC16_SEQ_DMA_ADDR_TAR_ADDR_SHIFT)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/* Bitfield definition for register: SEQ_WR_ADDR */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/*</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * SEQ_WR_POINTER (RO)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> *</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * HW update this field after each dma write, it indicate the next dma write pointer.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * dma write address is (tar_addr+seq_wr_pointer)*4</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a432c57f3f8daf838f56dd2c0058f4722">  288</a></span><span class="preprocessor">#define ADC16_SEQ_WR_ADDR_SEQ_WR_POINTER_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a76fd08b0f251b29d1dfc0de787ae97d1">  289</a></span><span class="preprocessor">#define ADC16_SEQ_WR_ADDR_SEQ_WR_POINTER_SHIFT (0U)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac1bfe14d291d616e1e718ab59801deb9">  290</a></span><span class="preprocessor">#define ADC16_SEQ_WR_ADDR_SEQ_WR_POINTER_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_WR_ADDR_SEQ_WR_POINTER_MASK) &gt;&gt; ADC16_SEQ_WR_ADDR_SEQ_WR_POINTER_SHIFT)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/* Bitfield definition for register: SEQ_DMA_CFG */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/*</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * STOP_POS (RW)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> *</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * if stop_en is set, SW is responsible to udpate this field to the next read point, HW should not write data to this point since it&#39;s not read out by SW yet</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aabedc74b1fd192f29fc402c91bae91fb">  298</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_STOP_POS_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#adb488774257442d781d5aba7222f80ff">  299</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_STOP_POS_SHIFT (16U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a176f01fbd1beffe71347d166fe44c01f">  300</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_STOP_POS_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_DMA_CFG_STOP_POS_SHIFT) &amp; ADC16_SEQ_DMA_CFG_STOP_POS_MASK)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad8bb0150a5c731b700075132ba9d7b52">  301</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_STOP_POS_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_DMA_CFG_STOP_POS_MASK) &gt;&gt; ADC16_SEQ_DMA_CFG_STOP_POS_SHIFT)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * DMA_RST (RW)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> *</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * set this bit will reset HW dma write pointer to seq_dma_addr, and set HW cycle bit to 1. dma is halted if this bit is set.</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * SW should clear all cycle bit in buffer to 0 before clear dma_rst</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a02473d9dd3cda3017dc252489f8ddb2b">  309</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_DMA_RST_MASK (0x2000U)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa54c52ac2ad4a48f14d7bec0f592ce5c">  310</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_DMA_RST_SHIFT (13U)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4d64c677ee06b1cf89e26215ac5ca343">  311</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_DMA_RST_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_DMA_CFG_DMA_RST_SHIFT) &amp; ADC16_SEQ_DMA_CFG_DMA_RST_MASK)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa125906efff8240b3fb57da2e69aec9c">  312</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_DMA_RST_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_DMA_CFG_DMA_RST_MASK) &gt;&gt; ADC16_SEQ_DMA_CFG_DMA_RST_SHIFT)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/*</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * STOP_EN (RW)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> *</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * set to stop dma if reach the stop_pos</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5732f36bf4b2db9b7e4ac85a8d8da85d">  319</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_STOP_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa59f3de295db0fc2eef440787c0b6690">  320</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_STOP_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8f9432197708a95e938451dde4e8a7e3">  321</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_STOP_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_DMA_CFG_STOP_EN_SHIFT) &amp; ADC16_SEQ_DMA_CFG_STOP_EN_MASK)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a0e43df629190f25783b2ae0b7f2f15a8">  322</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_STOP_EN_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_DMA_CFG_STOP_EN_MASK) &gt;&gt; ADC16_SEQ_DMA_CFG_STOP_EN_SHIFT)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">/*</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * BUF_LEN (RW)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> *</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * dma buffer length, after write to (tar_addr[31:2]+buf_len)*4, the next dma address will be tar_addr[31:2]*4</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * 0 for 4byte;</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * 0xFFF for 16kbyte.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a843fd55ab2ed7cfe39b5667af71fe712">  331</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_BUF_LEN_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab1c60bb8451869fc6229d5909662c37a">  332</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_BUF_LEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a901d1b57597768cfe39a03abb77f37e7">  333</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_BUF_LEN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_DMA_CFG_BUF_LEN_SHIFT) &amp; ADC16_SEQ_DMA_CFG_BUF_LEN_MASK)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac2fe928b5611540bb84ed4b885c15cac">  334</a></span><span class="preprocessor">#define ADC16_SEQ_DMA_CFG_BUF_LEN_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_DMA_CFG_BUF_LEN_MASK) &gt;&gt; ADC16_SEQ_DMA_CFG_BUF_LEN_SHIFT)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/* Bitfield definition for register array: SEQ_QUE */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">/*</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * SEQ_INT_EN (RW)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> *</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * interrupt enable for current conversion</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> */</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a83905a181a3d1a14852ab2ca565521e4">  342</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_SEQ_INT_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a7364242484daa287d9f01d180ec11388">  343</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_SEQ_INT_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a139117c9d22526c87a64647eb4802a0e">  344</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_SEQ_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_QUE_SEQ_INT_EN_SHIFT) &amp; ADC16_SEQ_QUE_SEQ_INT_EN_MASK)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5e762973f443f1b44bfec8b26a4d6b80">  345</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_SEQ_INT_EN_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_QUE_SEQ_INT_EN_MASK) &gt;&gt; ADC16_SEQ_QUE_SEQ_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/*</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * CHAN_NUM_4_0 (RW)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> *</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * channel number for current conversion</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a63f68551b4c8def790b50338db0c75f6">  352</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CHAN_NUM_4_0_MASK (0x1FU)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a3a0bfef24706696c654fb5f26feaa135">  353</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CHAN_NUM_4_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a414fb223105ef5cefdc7da49a9637b96">  354</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CHAN_NUM_4_0_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SEQ_QUE_CHAN_NUM_4_0_SHIFT) &amp; ADC16_SEQ_QUE_CHAN_NUM_4_0_MASK)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a88812ee15a865d89c74642cbc123ae42">  355</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CHAN_NUM_4_0_GET(x) (((uint32_t)(x) &amp; ADC16_SEQ_QUE_CHAN_NUM_4_0_MASK) &gt;&gt; ADC16_SEQ_QUE_CHAN_NUM_4_0_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/* Bitfield definition for register of struct array PRD_CFG: PRD_CFG */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/*</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * PRESCALE (RW)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> *</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * 0: 1xclock, 1: 2x, 2: 4x, 3: 8x,,15: 32768x,,31: 2Gx</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a35ea2d91b03bfa968313ca0c118fa0f1">  363</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_CFG_PRESCALE_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afe2ff9ac2a715fc6ffc38c6e4444f994">  364</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_CFG_PRESCALE_SHIFT (8U)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a703ddfd7edb48759e45184f364e80c38">  365</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_CFG_PRESCALE_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_PRD_CFG_PRD_CFG_PRESCALE_SHIFT) &amp; ADC16_PRD_CFG_PRD_CFG_PRESCALE_MASK)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a314bf7c023ac1c3e5d356821219c0ef2">  366</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_CFG_PRESCALE_GET(x) (((uint32_t)(x) &amp; ADC16_PRD_CFG_PRD_CFG_PRESCALE_MASK) &gt;&gt; ADC16_PRD_CFG_PRD_CFG_PRESCALE_SHIFT)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/*</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * PRD (RW)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> *</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * conver period, with prescale.</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> * Set to 0 means disable current channel</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1e3c153070b17ce630526a83303f6441">  374</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_CFG_PRD_MASK (0xFFU)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a298b93f773bd405d094685625991b0b4">  375</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_CFG_PRD_SHIFT (0U)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afeedab3c9d0dfe026abd84633f1af661">  376</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_CFG_PRD_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_PRD_CFG_PRD_CFG_PRD_SHIFT) &amp; ADC16_PRD_CFG_PRD_CFG_PRD_MASK)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a919e15afe4ea24fa826123943fc97aa6">  377</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_CFG_PRD_GET(x) (((uint32_t)(x) &amp; ADC16_PRD_CFG_PRD_CFG_PRD_MASK) &gt;&gt; ADC16_PRD_CFG_PRD_CFG_PRD_SHIFT)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/* Bitfield definition for register of struct array PRD_CFG: PRD_THSHD_CFG */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">/*</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * THSHDH (RW)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> *</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> * threshold high, assert interrupt(if enabled) if result exceed high or low.</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> */</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a476b2550e755e1bfe5c671638d367483">  385</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDH_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a332de1e080cddfe3ae593d034ca10c4d">  386</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDH_SHIFT (16U)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8cb3ec7202a0177477ef8a5b0c1d0fd1">  387</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDH_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDH_SHIFT) &amp; ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDH_MASK)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac5e585e0b5d39e18dfcce3035bdff762">  388</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDH_GET(x) (((uint32_t)(x) &amp; ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDH_MASK) &gt;&gt; ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDH_SHIFT)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">/*</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * THSHDL (RW)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> *</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * threshold low</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5ea7e3d845ef361cc08688aade2db4e3">  395</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a22e9dfff10f5205f58e4ebad9f5d8589">  396</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDL_SHIFT (0U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4b871df7ac1b9ff9d366c62a2e277dba">  397</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDL_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDL_SHIFT) &amp; ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDL_MASK)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a629db9143750768b7d41d5c8123fdc76">  398</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDL_GET(x) (((uint32_t)(x) &amp; ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDL_MASK) &gt;&gt; ADC16_PRD_CFG_PRD_THSHD_CFG_THSHDL_SHIFT)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/* Bitfield definition for register of struct array PRD_CFG: PRD_RESULT */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">/*</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * CHAN_RESULT (RO)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> *</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> * adc convert result, update after each valid conversion.</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * it may be updated period according to config, also may be updated due to other queue convert the same channel</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2ce00fb7d37c087a45d7cff6476338ee">  407</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_RESULT_CHAN_RESULT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a00e29f746f9c3468d31cc76e3770d936">  408</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_RESULT_CHAN_RESULT_SHIFT (0U)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9d1a05b643b2f29021b5f9fa57c79110">  409</a></span><span class="preprocessor">#define ADC16_PRD_CFG_PRD_RESULT_CHAN_RESULT_GET(x) (((uint32_t)(x) &amp; ADC16_PRD_CFG_PRD_RESULT_CHAN_RESULT_MASK) &gt;&gt; ADC16_PRD_CFG_PRD_RESULT_CHAN_RESULT_SHIFT)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">/* Bitfield definition for register array: SAMPLE_CFG */</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/*</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * SAMPLE_CLOCK_NUMBER_SHIFT (RW)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> *</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * shift for sample clock number</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae7ad83a3794dbbb42d023c799f6febd8">  417</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_MASK (0xE00U)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab17bee1bb2f93f796e9bf70ee0e3daac">  418</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_SHIFT (9U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a174e9fa0593c2ed621003381bd08dfc7">  419</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_SHIFT) &amp; ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_MASK)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a285c208a684b8d3addb077a0514cb98c">  420</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_GET(x) (((uint32_t)(x) &amp; ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_MASK) &gt;&gt; ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/*</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * SAMPLE_CLOCK_NUMBER (RW)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> *</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * sample clock number, base on clock_period, default one period</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#adae225fc0a3e38cac21514c6ca58b617">  427</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab2b18cd26010728cd74d55a2694a6640">  428</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT (0U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac2cce7500ab74fc71d4c10a4fba80373">  429</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT) &amp; ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_MASK)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a032c9cbc58be942ad6df9c2c146c4db6">  430</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_GET(x) (((uint32_t)(x) &amp; ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_MASK) &gt;&gt; ADC16_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/* Bitfield definition for register: CONV_CFG1 */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/*</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * CONVERT_CLOCK_NUMBER (RW)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> *</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * convert clock numbers, set to 21 (0x15) for 16bit mode, which means convert need 22 adc clock cycles(based on clock after divider);</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> * user can use small value to get faster convertion, but less accuracy, need to config cov_end_cnt at adc16_config1 also.</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * Ex: use 200MHz bus clock for adc, set sample_clock_number to 4, sample_clock_number_shift to 0, covert_clk_number to 21 for 16bit mode, clock_divder to 3, then each ADC convertion(plus sample) need 25 cycles(50MHz).</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a31a99091205b7733662cd6d8019dad92">  440</a></span><span class="preprocessor">#define ADC16_CONV_CFG1_CONVERT_CLOCK_NUMBER_MASK (0x1F0U)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#acb5b39ce26a09eaf268dea37a78adf01">  441</a></span><span class="preprocessor">#define ADC16_CONV_CFG1_CONVERT_CLOCK_NUMBER_SHIFT (4U)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6a61818f07476ae649a92068be8dd5c4">  442</a></span><span class="preprocessor">#define ADC16_CONV_CFG1_CONVERT_CLOCK_NUMBER_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONV_CFG1_CONVERT_CLOCK_NUMBER_SHIFT) &amp; ADC16_CONV_CFG1_CONVERT_CLOCK_NUMBER_MASK)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a71977f02f6258dce0f1de3ea68c151af">  443</a></span><span class="preprocessor">#define ADC16_CONV_CFG1_CONVERT_CLOCK_NUMBER_GET(x) (((uint32_t)(x) &amp; ADC16_CONV_CFG1_CONVERT_CLOCK_NUMBER_MASK) &gt;&gt; ADC16_CONV_CFG1_CONVERT_CLOCK_NUMBER_SHIFT)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">/*</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * CLOCK_DIVIDER (RW)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> *</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> * clock_period, N half clock cycle per half adc cycle</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * 0 for same adc_clk and bus_clk, 1 for 1:2, 2 for 1:3.</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> * set to 3 can genenerate 50MHz adc_clk at 200MHz bus_clk.</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aeb81a2088e588b12eaaa74d490e2d92e">  452</a></span><span class="preprocessor">#define ADC16_CONV_CFG1_CLOCK_DIVIDER_MASK (0xFU)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5543dc4a2df1ad839c518c2b208ce294">  453</a></span><span class="preprocessor">#define ADC16_CONV_CFG1_CLOCK_DIVIDER_SHIFT (0U)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#af06de7a55bd3a17003b34216a18e6670">  454</a></span><span class="preprocessor">#define ADC16_CONV_CFG1_CLOCK_DIVIDER_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_CONV_CFG1_CLOCK_DIVIDER_SHIFT) &amp; ADC16_CONV_CFG1_CLOCK_DIVIDER_MASK)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4579d64f49db49c86db326139abf5ac8">  455</a></span><span class="preprocessor">#define ADC16_CONV_CFG1_CLOCK_DIVIDER_GET(x) (((uint32_t)(x) &amp; ADC16_CONV_CFG1_CLOCK_DIVIDER_MASK) &gt;&gt; ADC16_CONV_CFG1_CLOCK_DIVIDER_SHIFT)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/* Bitfield definition for register: ADC_CFG0 */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">/*</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * SEL_SYNC_AHB (RW)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> *</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * set to 1 will enable sync AHB bus, to get better bus performance.</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> * Adc_clk must to be set to same as bus clock at this mode</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> */</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a7f49e9fda06767336527e05267c41a45">  464</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_SEL_SYNC_AHB_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aed20d0ce7dbb5a2144c59406d7564e12">  465</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_SEL_SYNC_AHB_SHIFT (31U)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aec5c0f6a68163c852b9bdcc4a522fae7">  466</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_SEL_SYNC_AHB_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC_CFG0_SEL_SYNC_AHB_SHIFT) &amp; ADC16_ADC_CFG0_SEL_SYNC_AHB_MASK)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab9e2f26c22c1f31ccdcb2e9408deffb9">  467</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_SEL_SYNC_AHB_GET(x) (((uint32_t)(x) &amp; ADC16_ADC_CFG0_SEL_SYNC_AHB_MASK) &gt;&gt; ADC16_ADC_CFG0_SEL_SYNC_AHB_SHIFT)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">/*</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * ADC_AHB_EN (RW)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> *</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * set to 1 to enable ADC DMA to write data to soc memory bus, for trig queue and seq queue;</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac48df46d723c52f4311fea6a363b4811">  474</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_ADC_AHB_EN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#af414e0b391cae8be1e9c11bd56606b61">  475</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_ADC_AHB_EN_SHIFT (29U)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2e8d373bd9b4c4a266c995a0f30b68ef">  476</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_ADC_AHB_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC_CFG0_ADC_AHB_EN_SHIFT) &amp; ADC16_ADC_CFG0_ADC_AHB_EN_MASK)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5cdadfad89c501f4c01523aa28280553">  477</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_ADC_AHB_EN_GET(x) (((uint32_t)(x) &amp; ADC16_ADC_CFG0_ADC_AHB_EN_MASK) &gt;&gt; ADC16_ADC_CFG0_ADC_AHB_EN_SHIFT)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">/*</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> * CONVERT_DURATION (RW)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> *</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * for trigger queue, from trg_sample_req to trg_convert_req</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> */</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a92e7ccb59a950898f6f28da658fec72e">  484</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_CONVERT_DURATION_MASK (0xFFFF000UL)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae7ddb686030e7967cbea8eaad2f59bbe">  485</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_CONVERT_DURATION_SHIFT (12U)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac48be058c933b531e32b6b979b1b62ec">  486</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_CONVERT_DURATION_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC_CFG0_CONVERT_DURATION_SHIFT) &amp; ADC16_ADC_CFG0_CONVERT_DURATION_MASK)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8ca8ca54f6a6b6c2fae6eb49ec26cde7">  487</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_CONVERT_DURATION_GET(x) (((uint32_t)(x) &amp; ADC16_ADC_CFG0_CONVERT_DURATION_MASK) &gt;&gt; ADC16_ADC_CFG0_CONVERT_DURATION_SHIFT)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/*</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * PORT3_REALTIME (RW)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> *</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * set to enable trg queue stop other queues</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab98124791bf59a1196599249b7addfdd">  494</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_PORT3_REALTIME_MASK (0x1U)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad6c65842367f6790e771862f5b32755d">  495</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_PORT3_REALTIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4d28e26034cf94878cebb0bd2823cc05">  496</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_PORT3_REALTIME_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC_CFG0_PORT3_REALTIME_SHIFT) &amp; ADC16_ADC_CFG0_PORT3_REALTIME_MASK)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac04c02e2069acd08255653516ee5d21e">  497</a></span><span class="preprocessor">#define ADC16_ADC_CFG0_PORT3_REALTIME_GET(x) (((uint32_t)(x) &amp; ADC16_ADC_CFG0_PORT3_REALTIME_MASK) &gt;&gt; ADC16_ADC_CFG0_PORT3_REALTIME_SHIFT)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/* Bitfield definition for register: INT_STS */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">/*</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * TRIG_CMPT (W1C)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> *</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * interrupt for one trigger conversion complete if enabled</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4e65b60c75e05f742ae4c49aba136825">  505</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_CMPT_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa8dd4feb2c16dee846e7cc41aba624fd">  506</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_CMPT_SHIFT (31U)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a431d8af883269cbf9aa097888e3aa36a">  507</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_TRIG_CMPT_SHIFT) &amp; ADC16_INT_STS_TRIG_CMPT_MASK)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a21e9d5a22532356a91a694606ad8c2cd">  508</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_CMPT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_TRIG_CMPT_MASK) &gt;&gt; ADC16_INT_STS_TRIG_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">/*</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * TRIG_SW_CFLCT (W1C)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> *</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac3fbdc3432fc1e139c55c4348f95143a">  514</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_SW_CFLCT_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afbeca66f930b3defa31ae1a3df5ebc9e">  515</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_SW_CFLCT_SHIFT (30U)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa97f238a1a978c7cc6d040500fcd18b5">  516</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_SW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_TRIG_SW_CFLCT_SHIFT) &amp; ADC16_INT_STS_TRIG_SW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4afca1cea69c42efe2e88a44231cd017">  517</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_SW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_TRIG_SW_CFLCT_MASK) &gt;&gt; ADC16_INT_STS_TRIG_SW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">/*</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * TRIG_HW_CFLCT (RW)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> *</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#abc0b23ec9f16fac9853c90ee1c64d36d">  523</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_HW_CFLCT_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a29015fcec0cdb1ac1b011ac1157c066f">  524</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_HW_CFLCT_SHIFT (29U)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1e175d73aec1a5bba1d12be8990754ff">  525</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_HW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_TRIG_HW_CFLCT_SHIFT) &amp; ADC16_INT_STS_TRIG_HW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa65280355243f4a1995fa9bfc4cfe475">  526</a></span><span class="preprocessor">#define ADC16_INT_STS_TRIG_HW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_TRIG_HW_CFLCT_MASK) &gt;&gt; ADC16_INT_STS_TRIG_HW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">/*</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * READ_CFLCT (W1C)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> *</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * read conflict interrup, set if wait_dis is set, one conversion is in progress, SW read another channel</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4361fdc9f605b39c0e87e50272687425">  533</a></span><span class="preprocessor">#define ADC16_INT_STS_READ_CFLCT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a38f6c6a389c4e926d1b60858f6faba77">  534</a></span><span class="preprocessor">#define ADC16_INT_STS_READ_CFLCT_SHIFT (28U)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a82a149186ea1b2d004e7cf279e2d465d">  535</a></span><span class="preprocessor">#define ADC16_INT_STS_READ_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_READ_CFLCT_SHIFT) &amp; ADC16_INT_STS_READ_CFLCT_MASK)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac6a5e914a5b07eff31bfbc540feb1fad">  536</a></span><span class="preprocessor">#define ADC16_INT_STS_READ_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_READ_CFLCT_MASK) &gt;&gt; ADC16_INT_STS_READ_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/*</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * SEQ_SW_CFLCT (W1C)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> *</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * sequence queue conflict interrup, set if HW or SW trigger received during conversion</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4fda471114444ed73fd527294e15c262">  543</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_SW_CFLCT_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a63f16bf213856dbbbd727e2257cbd714">  544</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_SW_CFLCT_SHIFT (27U)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a11cbdfc0f0525ff6a4b4bf83c6510497">  545</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_SW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_SEQ_SW_CFLCT_SHIFT) &amp; ADC16_INT_STS_SEQ_SW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5385b9bb35d902cb219997ac27b95416">  546</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_SW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_SEQ_SW_CFLCT_MASK) &gt;&gt; ADC16_INT_STS_SEQ_SW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">/*</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * SEQ_HW_CFLCT (RW)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> *</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a59eb05267d798c182657f2768ec4285e">  552</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_HW_CFLCT_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9e7b56f37a0b79f577292d5baac51310">  553</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_HW_CFLCT_SHIFT (26U)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a95df5caa3db07ac60f482444ea540d8d">  554</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_HW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_SEQ_HW_CFLCT_SHIFT) &amp; ADC16_INT_STS_SEQ_HW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aea25a8894c9076db2c6c729108b39e3c">  555</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_HW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_SEQ_HW_CFLCT_MASK) &gt;&gt; ADC16_INT_STS_SEQ_HW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">/*</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * SEQ_DMAABT (W1C)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> *</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * dma abort interrupt, set if seqence dma write pointer reachs sw read pointer if stop_en is set</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> */</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae3e308b3c66b69b1e5592cc7230f878e">  562</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_DMAABT_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a48d7c8ba24467ffdb3a82b5672c07c8f">  563</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_DMAABT_SHIFT (25U)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aead3f8e1af47e4bc084fc8bb4d81afb8">  564</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_DMAABT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_SEQ_DMAABT_SHIFT) &amp; ADC16_INT_STS_SEQ_DMAABT_MASK)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa8bd0ba7947d5008ff0186c9c449b5a0">  565</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_DMAABT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_SEQ_DMAABT_MASK) &gt;&gt; ADC16_INT_STS_SEQ_DMAABT_SHIFT)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">/*</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * SEQ_CMPT (W1C)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> *</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * the whole sequence complete interrupt</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a0818392758500a96ec184002fe0b43d1">  572</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_CMPT_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a27a3562511f71bfdece9ce5271bc1a05">  573</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_CMPT_SHIFT (24U)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a36c9670fee56717df0b3de37c5091a34">  574</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_SEQ_CMPT_SHIFT) &amp; ADC16_INT_STS_SEQ_CMPT_MASK)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2aa02e78c1e1c5b45017aaaa437efb56">  575</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_CMPT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_SEQ_CMPT_MASK) &gt;&gt; ADC16_INT_STS_SEQ_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">/*</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * SEQ_CVC (W1C)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> *</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * one conversion complete in seq_queue if related seq_int_en is set</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aef76135180836d6f4be06b2746477cd9">  582</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_CVC_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aac689c3706427bf48f2ee4f5a0b138ea">  583</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_CVC_SHIFT (23U)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5da6ca462657e645499e28f20c90c7fd">  584</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_CVC_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_SEQ_CVC_SHIFT) &amp; ADC16_INT_STS_SEQ_CVC_MASK)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8dff4f7068a9b7318dbc284fbabadf60">  585</a></span><span class="preprocessor">#define ADC16_INT_STS_SEQ_CVC_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_SEQ_CVC_MASK) &gt;&gt; ADC16_INT_STS_SEQ_CVC_SHIFT)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">/*</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> * DMA_FIFO_FULL (RW)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> *</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * DMA fifo full interrupt, user need to check clock frequency if it&#39;s set.</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a96cc24f004dbb8f125ea5f1e1ceba8fd">  592</a></span><span class="preprocessor">#define ADC16_INT_STS_DMA_FIFO_FULL_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac475b2824b71a89987d81f6cffb9baf5">  593</a></span><span class="preprocessor">#define ADC16_INT_STS_DMA_FIFO_FULL_SHIFT (22U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#acf9a5502bddb75d4fe4e012319b4961a">  594</a></span><span class="preprocessor">#define ADC16_INT_STS_DMA_FIFO_FULL_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_DMA_FIFO_FULL_SHIFT) &amp; ADC16_INT_STS_DMA_FIFO_FULL_MASK)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae9fe8a33649336043fb1cec699143a38">  595</a></span><span class="preprocessor">#define ADC16_INT_STS_DMA_FIFO_FULL_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_DMA_FIFO_FULL_MASK) &gt;&gt; ADC16_INT_STS_DMA_FIFO_FULL_SHIFT)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/*</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> * AHB_ERR (RW)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> *</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> * set if got hresp=1, generally caused by wrong trg_dma_addr or seq_dma_addr</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#af1e097e67df918e809dd50266e0f12ab">  602</a></span><span class="preprocessor">#define ADC16_INT_STS_AHB_ERR_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#acc24e21ee542c2a52ac399713eece47b">  603</a></span><span class="preprocessor">#define ADC16_INT_STS_AHB_ERR_SHIFT (21U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a200dbce19d5f1b5b385ba69d6ef496ac">  604</a></span><span class="preprocessor">#define ADC16_INT_STS_AHB_ERR_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_AHB_ERR_SHIFT) &amp; ADC16_INT_STS_AHB_ERR_MASK)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab9f57bc89d17c3e4fb842b966b6daa98">  605</a></span><span class="preprocessor">#define ADC16_INT_STS_AHB_ERR_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_AHB_ERR_MASK) &gt;&gt; ADC16_INT_STS_AHB_ERR_SHIFT)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/*</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * WDOG (W1C)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> *</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * set if one chanel watch dog event triggered</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a18765604008baf3a83df81f7791fcf84">  612</a></span><span class="preprocessor">#define ADC16_INT_STS_WDOG_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aadf6ffdbc8bffde970b94cb8ecfaf085">  613</a></span><span class="preprocessor">#define ADC16_INT_STS_WDOG_SHIFT (0U)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a00b1ed4b5f146968f771287aba19cd55">  614</a></span><span class="preprocessor">#define ADC16_INT_STS_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_STS_WDOG_SHIFT) &amp; ADC16_INT_STS_WDOG_MASK)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a7bf8b0dc0c432f266249ad9b6e5429b5">  615</a></span><span class="preprocessor">#define ADC16_INT_STS_WDOG_GET(x) (((uint32_t)(x) &amp; ADC16_INT_STS_WDOG_MASK) &gt;&gt; ADC16_INT_STS_WDOG_SHIFT)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">/* Bitfield definition for register: INT_EN */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">/*</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * TRIG_CMPT (W1C)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> *</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * interrupt for one trigger conversion complete if enabled</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4e5eee71b87f02c373be5dc077f0e9c6">  623</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_CMPT_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa2cee6213486f2f987357267abc4c19e">  624</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_CMPT_SHIFT (31U)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9a66494fd80fce2fcf6f8469aea6f9f2">  625</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_TRIG_CMPT_SHIFT) &amp; ADC16_INT_EN_TRIG_CMPT_MASK)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1ccae1348468577a05cda7fdfdb5ce4f">  626</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_CMPT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_TRIG_CMPT_MASK) &gt;&gt; ADC16_INT_EN_TRIG_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/*</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * TRIG_SW_CFLCT (W1C)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> *</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> */</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a27ae3adfd389616d92c4d99696415c7f">  632</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_SW_CFLCT_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac43add3055c372792431ac5afe99cdd0">  633</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_SW_CFLCT_SHIFT (30U)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a63957ad1939997f02a2acf689f7cb25a">  634</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_SW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_TRIG_SW_CFLCT_SHIFT) &amp; ADC16_INT_EN_TRIG_SW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a7be52e6d4e271981b0295a2a8ab2897e">  635</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_SW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_TRIG_SW_CFLCT_MASK) &gt;&gt; ADC16_INT_EN_TRIG_SW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">/*</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * TRIG_HW_CFLCT (RW)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> *</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9aa8a945982558df23b10567ce123647">  641</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_HW_CFLCT_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a42bc524d3cecb9d07ade14b954dd56b2">  642</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_HW_CFLCT_SHIFT (29U)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1394b138e5d747f8d8c2e74e383768b7">  643</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_HW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_TRIG_HW_CFLCT_SHIFT) &amp; ADC16_INT_EN_TRIG_HW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5d32b6011760b99c6a8d6896909a0a74">  644</a></span><span class="preprocessor">#define ADC16_INT_EN_TRIG_HW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_TRIG_HW_CFLCT_MASK) &gt;&gt; ADC16_INT_EN_TRIG_HW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">/*</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * READ_CFLCT (W1C)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> *</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> * read conflict interrup, set if wait_dis is set, one conversion is in progress, SW read another channel</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a0d7cefb99b9d94066aa31c29f4a1edcb">  651</a></span><span class="preprocessor">#define ADC16_INT_EN_READ_CFLCT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac53896a198d7cec91912c37e3b878f44">  652</a></span><span class="preprocessor">#define ADC16_INT_EN_READ_CFLCT_SHIFT (28U)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#add90f6d500d82d42ef58b640106a9f4c">  653</a></span><span class="preprocessor">#define ADC16_INT_EN_READ_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_READ_CFLCT_SHIFT) &amp; ADC16_INT_EN_READ_CFLCT_MASK)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a73d9a4558f0a0998801dde01f64c2050">  654</a></span><span class="preprocessor">#define ADC16_INT_EN_READ_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_READ_CFLCT_MASK) &gt;&gt; ADC16_INT_EN_READ_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/*</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * SEQ_SW_CFLCT (W1C)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> *</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * sequence queue conflict interrup, set if HW or SW trigger received during conversion</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5c5f2d19f5b7f79cd87b35f6a75ac184">  661</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_SW_CFLCT_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab5c8fb94f0228081c971ae90aa70f8ce">  662</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_SW_CFLCT_SHIFT (27U)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9738a55d9861fcfaf3b05386aad67d19">  663</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_SW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_SEQ_SW_CFLCT_SHIFT) &amp; ADC16_INT_EN_SEQ_SW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae60245eb24e69739b793e4585ac8961f">  664</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_SW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_SEQ_SW_CFLCT_MASK) &gt;&gt; ADC16_INT_EN_SEQ_SW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">/*</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * SEQ_HW_CFLCT (RW)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> *</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9cec323010bb5b307881d9825579b26f">  670</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_HW_CFLCT_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#af190d22bdd27c363d405b30f5ae91e6a">  671</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_HW_CFLCT_SHIFT (26U)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a800886d44d01e717df5252b55c7f8c95">  672</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_HW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_SEQ_HW_CFLCT_SHIFT) &amp; ADC16_INT_EN_SEQ_HW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2bdee5d2c67319a16cb8a30a861c7813">  673</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_HW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_SEQ_HW_CFLCT_MASK) &gt;&gt; ADC16_INT_EN_SEQ_HW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">/*</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * SEQ_DMAABT (W1C)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> *</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * dma abort interrupt, set if seqence dma write pointer reachs sw read pointer if stop_en is set</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a530904bd5ef3cc8eae4f40d9bcf3fb8d">  680</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_DMAABT_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2e22210ff0f7315affe53afcd0e3cc09">  681</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_DMAABT_SHIFT (25U)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad288787c9179b425782e761665ed426a">  682</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_DMAABT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_SEQ_DMAABT_SHIFT) &amp; ADC16_INT_EN_SEQ_DMAABT_MASK)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae8517cd4cbdbcb844d22890077b59b53">  683</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_DMAABT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_SEQ_DMAABT_MASK) &gt;&gt; ADC16_INT_EN_SEQ_DMAABT_SHIFT)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">/*</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * SEQ_CMPT (W1C)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> *</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * the whole sequence complete interrupt</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a037b2dfa4223ece326b58bf96f70777f">  690</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_CMPT_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5d619ce69d43b918c02ab63d79181054">  691</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_CMPT_SHIFT (24U)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4d33efc4130e4ed2bda158122e322e26">  692</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_SEQ_CMPT_SHIFT) &amp; ADC16_INT_EN_SEQ_CMPT_MASK)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#add5d63f407ed5f9afbb982ccc9944c46">  693</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_CMPT_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_SEQ_CMPT_MASK) &gt;&gt; ADC16_INT_EN_SEQ_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">/*</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * SEQ_CVC (W1C)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> *</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * one conversion complete in seq_queue if related seq_int_en is set</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a681d54194c6d39264395857a5ef02bf2">  700</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_CVC_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8805a7e24fdb9513e87ee31fa41d8cf2">  701</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_CVC_SHIFT (23U)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1272ab54f1bc8721150a9d64d1d5e80e">  702</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_CVC_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_SEQ_CVC_SHIFT) &amp; ADC16_INT_EN_SEQ_CVC_MASK)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5f13632658583321fd6117e1ebe8937e">  703</a></span><span class="preprocessor">#define ADC16_INT_EN_SEQ_CVC_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_SEQ_CVC_MASK) &gt;&gt; ADC16_INT_EN_SEQ_CVC_SHIFT)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">/*</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> * DMA_FIFO_FULL (RW)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> *</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * DMA fifo full interrupt, user need to check clock frequency if it&#39;s set.</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8bc5281d82d315a21171e90aa5fbbfdd">  710</a></span><span class="preprocessor">#define ADC16_INT_EN_DMA_FIFO_FULL_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae01087b845506357084a18bb02a46ee3">  711</a></span><span class="preprocessor">#define ADC16_INT_EN_DMA_FIFO_FULL_SHIFT (22U)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac4a161835cd507e82ecd504358731fd7">  712</a></span><span class="preprocessor">#define ADC16_INT_EN_DMA_FIFO_FULL_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_DMA_FIFO_FULL_SHIFT) &amp; ADC16_INT_EN_DMA_FIFO_FULL_MASK)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad5b2c48a992ad91c85e151016760fc8e">  713</a></span><span class="preprocessor">#define ADC16_INT_EN_DMA_FIFO_FULL_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_DMA_FIFO_FULL_MASK) &gt;&gt; ADC16_INT_EN_DMA_FIFO_FULL_SHIFT)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">/*</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * AHB_ERR (RW)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> *</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * set if got hresp=1, generally caused by wrong trg_dma_addr or seq_dma_addr</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a486b407fafcfccd860a75c1bcea244d3">  720</a></span><span class="preprocessor">#define ADC16_INT_EN_AHB_ERR_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#abfbed2ae46a14c94df2667a1b2d4badb">  721</a></span><span class="preprocessor">#define ADC16_INT_EN_AHB_ERR_SHIFT (21U)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a45dd66429d86bf8615a6592c9d97f274">  722</a></span><span class="preprocessor">#define ADC16_INT_EN_AHB_ERR_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_AHB_ERR_SHIFT) &amp; ADC16_INT_EN_AHB_ERR_MASK)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a849b426e50cbce964bb46ca5f6e3cf39">  723</a></span><span class="preprocessor">#define ADC16_INT_EN_AHB_ERR_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_AHB_ERR_MASK) &gt;&gt; ADC16_INT_EN_AHB_ERR_SHIFT)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span> </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">/*</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * WDOG (W1C)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> *</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * set if one chanel watch dog event triggered</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a68ece16cd06e077d69055ed18df0762d">  730</a></span><span class="preprocessor">#define ADC16_INT_EN_WDOG_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a3d6bd8433c27170eea700f4169686b0c">  731</a></span><span class="preprocessor">#define ADC16_INT_EN_WDOG_SHIFT (0U)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2d359610a15a427ad550d893e429fc91">  732</a></span><span class="preprocessor">#define ADC16_INT_EN_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_INT_EN_WDOG_SHIFT) &amp; ADC16_INT_EN_WDOG_MASK)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6e71782697f5cf5f058db0ff125776f6">  733</a></span><span class="preprocessor">#define ADC16_INT_EN_WDOG_GET(x) (((uint32_t)(x) &amp; ADC16_INT_EN_WDOG_MASK) &gt;&gt; ADC16_INT_EN_WDOG_SHIFT)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">/* Bitfield definition for register: ANA_CTRL0 */</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">/*</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * ADC_CLK_ON (RW)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> *</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * set to enable adc clock to analog, Software should set this bit before access to any adc16_* register.</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * MUST set clock_period to 0 or 1 for adc16 reg access</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a7aabef3f148299d32a6d83d8e2c6db3e">  742</a></span><span class="preprocessor">#define ADC16_ANA_CTRL0_ADC_CLK_ON_MASK (0x1000U)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a771ec9c2c1c339a1278f373c9b2062a6">  743</a></span><span class="preprocessor">#define ADC16_ANA_CTRL0_ADC_CLK_ON_SHIFT (12U)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2d48bfdc54bab9bf31dccab6c3d5634b">  744</a></span><span class="preprocessor">#define ADC16_ANA_CTRL0_ADC_CLK_ON_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ANA_CTRL0_ADC_CLK_ON_SHIFT) &amp; ADC16_ANA_CTRL0_ADC_CLK_ON_MASK)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac3347e2a189f8cf0cf28dc1e1586e73b">  745</a></span><span class="preprocessor">#define ADC16_ANA_CTRL0_ADC_CLK_ON_GET(x) (((uint32_t)(x) &amp; ADC16_ANA_CTRL0_ADC_CLK_ON_MASK) &gt;&gt; ADC16_ANA_CTRL0_ADC_CLK_ON_SHIFT)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">/*</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * STARTCAL (RW)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> *</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * set to start the offset calibration cycle (Active H). user need to clear it after setting it.</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab0105b123765978ea3499e2ceb592f6d">  752</a></span><span class="preprocessor">#define ADC16_ANA_CTRL0_STARTCAL_MASK (0x4U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a955c43bed28e3b70bcf0be804fa4258d">  753</a></span><span class="preprocessor">#define ADC16_ANA_CTRL0_STARTCAL_SHIFT (2U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a0df941e1fac0508829f49078e5919613">  754</a></span><span class="preprocessor">#define ADC16_ANA_CTRL0_STARTCAL_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ANA_CTRL0_STARTCAL_SHIFT) &amp; ADC16_ANA_CTRL0_STARTCAL_MASK)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6d6a8c8fb6638bcf83a8d6b1a37b03ab">  755</a></span><span class="preprocessor">#define ADC16_ANA_CTRL0_STARTCAL_GET(x) (((uint32_t)(x) &amp; ADC16_ANA_CTRL0_STARTCAL_MASK) &gt;&gt; ADC16_ANA_CTRL0_STARTCAL_SHIFT)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/* Bitfield definition for register: ANA_STATUS */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">/*</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> * CALON (RW)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> *</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * Indicates if the ADC is in calibration mode (Active H).</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a21bcf8b9c0ce21c24c60c514d97553f0">  763</a></span><span class="preprocessor">#define ADC16_ANA_STATUS_CALON_MASK (0x80U)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9833e20b9f8ccb4975f32299d7aba100">  764</a></span><span class="preprocessor">#define ADC16_ANA_STATUS_CALON_SHIFT (7U)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1262ee6c12945c25a57b02072908f4b1">  765</a></span><span class="preprocessor">#define ADC16_ANA_STATUS_CALON_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ANA_STATUS_CALON_SHIFT) &amp; ADC16_ANA_STATUS_CALON_MASK)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab056b6bb3ae0d94ebe9e32e5cc6f3afc">  766</a></span><span class="preprocessor">#define ADC16_ANA_STATUS_CALON_GET(x) (((uint32_t)(x) &amp; ADC16_ANA_STATUS_CALON_MASK) &gt;&gt; ADC16_ANA_STATUS_CALON_SHIFT)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/* Bitfield definition for register array: ADC16_PARAMS */</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">/*</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * PARAM_VAL (RW)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> *</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> */</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6d7ff185b6ecf91f84ac6b3a39dc6f83">  773</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_PARAM_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae5fa622cd7bcf9a80e8ebb33c4aebf53">  774</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_PARAM_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5bb9ef25923804659569bda631e264ef">  775</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_PARAM_VAL_SET(x) (((uint16_t)(x) &lt;&lt; ADC16_ADC16_PARAMS_PARAM_VAL_SHIFT) &amp; ADC16_ADC16_PARAMS_PARAM_VAL_MASK)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a973263575552aee60e32e8f4d874ddc2">  776</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_PARAM_VAL_GET(x) (((uint16_t)(x) &amp; ADC16_ADC16_PARAMS_PARAM_VAL_MASK) &gt;&gt; ADC16_ADC16_PARAMS_PARAM_VAL_SHIFT)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">/* Bitfield definition for register: ADC16_CONFIG0 */</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/*</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> * TEMPSNS_EN (RW)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> *</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> * set to enable temp senser</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a7b624954ac308f85f7d8825a8cc719ce">  784</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_TEMPSNS_EN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a538e8870dc5fbcb3dd027b4d32d98e09">  785</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_TEMPSNS_EN_SHIFT (25U)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a459af959d785fc7f6563fbf975e70da0">  786</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_TEMPSNS_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC16_CONFIG0_TEMPSNS_EN_SHIFT) &amp; ADC16_ADC16_CONFIG0_TEMPSNS_EN_MASK)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac0a5d10fe880780e7c5aa6a099406a14">  787</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_TEMPSNS_EN_GET(x) (((uint32_t)(x) &amp; ADC16_ADC16_CONFIG0_TEMPSNS_EN_MASK) &gt;&gt; ADC16_ADC16_CONFIG0_TEMPSNS_EN_SHIFT)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/*</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> * REG_EN (RW)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> *</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * set to enable regulator</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> */</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad53b0445b21e2aa92c36007557c7cfe0">  794</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_REG_EN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4b8ac42fdac96b68a93ad3b882a26c20">  795</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_REG_EN_SHIFT (24U)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab5db9f9a810d83d3e8b57823777be285">  796</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_REG_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC16_CONFIG0_REG_EN_SHIFT) &amp; ADC16_ADC16_CONFIG0_REG_EN_MASK)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a811f8609267906e8be6f84ae0ae1f58b">  797</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_REG_EN_GET(x) (((uint32_t)(x) &amp; ADC16_ADC16_CONFIG0_REG_EN_MASK) &gt;&gt; ADC16_ADC16_CONFIG0_REG_EN_SHIFT)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">/*</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * BANDGAP_EN (RW)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> *</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * set to enable bandgap. user should set reg_en and bandgap_en before use adc16.</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa5b56c1fdbe13ee0de3323fb2281921f">  804</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_BANDGAP_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aedc91d885df83d5346b12a1b6dd26b0a">  805</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_BANDGAP_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a11d83bde3f2f90b46b4486111b97b682">  806</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_BANDGAP_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC16_CONFIG0_BANDGAP_EN_SHIFT) &amp; ADC16_ADC16_CONFIG0_BANDGAP_EN_MASK)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a011118935f8cf030f920e090c1108d0d">  807</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_BANDGAP_EN_GET(x) (((uint32_t)(x) &amp; ADC16_ADC16_CONFIG0_BANDGAP_EN_MASK) &gt;&gt; ADC16_ADC16_CONFIG0_BANDGAP_EN_SHIFT)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">/*</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> * CAL_AVG_CFG (RW)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> *</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * for average the calibration result.</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> * 0- 1 loop;   1- 2 loops;   2- 4 loops;   3- 8 loops;</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * 4- 16 loops;  5-32 loops;   others reserved</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> */</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4dc35b01c3219ca61c7492249a201b02">  816</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_CAL_AVG_CFG_MASK (0x700000UL)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a3ca7e5d97985a123c3f9d59212bd296e">  817</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_CAL_AVG_CFG_SHIFT (20U)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1445f3ada12ee070928d5e9c6d30426b">  818</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_CAL_AVG_CFG_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC16_CONFIG0_CAL_AVG_CFG_SHIFT) &amp; ADC16_ADC16_CONFIG0_CAL_AVG_CFG_MASK)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5de5433f57fdeefc51fcde4b1a8e34a8">  819</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_CAL_AVG_CFG_GET(x) (((uint32_t)(x) &amp; ADC16_ADC16_CONFIG0_CAL_AVG_CFG_MASK) &gt;&gt; ADC16_ADC16_CONFIG0_CAL_AVG_CFG_SHIFT)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">/*</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> * PREEMPT_EN (RW)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> *</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> * set to enable preemption feature</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a947b332aa3200825347e055d8321c3b0">  826</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_PREEMPT_EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afd01ee17291b58cdede2672e57d17826">  827</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_PREEMPT_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2d9c1feab8c68dfa6951e21ddbeb420f">  828</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_PREEMPT_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC16_CONFIG0_PREEMPT_EN_SHIFT) &amp; ADC16_ADC16_CONFIG0_PREEMPT_EN_MASK)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a5b69255bbd9ff69b02647da8a77aba76">  829</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_PREEMPT_EN_GET(x) (((uint32_t)(x) &amp; ADC16_ADC16_CONFIG0_PREEMPT_EN_MASK) &gt;&gt; ADC16_ADC16_CONFIG0_PREEMPT_EN_SHIFT)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">/*</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * CONV_PARAM (RW)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> *</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * convertion parameter</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad544590675a6f085fc861f20248c561c">  836</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_CONV_PARAM_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a75682378740b9619e292408ba9736a06">  837</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_CONV_PARAM_SHIFT (0U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a75ca96479f0dc3878cf85b92b7bac255">  838</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_CONV_PARAM_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC16_CONFIG0_CONV_PARAM_SHIFT) &amp; ADC16_ADC16_CONFIG0_CONV_PARAM_MASK)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab84c87cf9331bcad27e2c8422bcb64ce">  839</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG0_CONV_PARAM_GET(x) (((uint32_t)(x) &amp; ADC16_ADC16_CONFIG0_CONV_PARAM_MASK) &gt;&gt; ADC16_ADC16_CONFIG0_CONV_PARAM_SHIFT)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">/* Bitfield definition for register: ADC16_CONFIG1 */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">/*</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> * COV_END_CNT (RW)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> *</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> * used for faster conversion, user can change it to get higher convert speed(but less accuracy).</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * should set to (21-convert_clock_number).</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> */</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae34ccfa38bd8a17a3ea4096e70fda505">  848</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG1_COV_END_CNT_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad6d00b9c396828f39096a5b6e5ecd235">  849</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG1_COV_END_CNT_SHIFT (8U)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a18e0b529db46a11ab75185feb5a75a13">  850</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG1_COV_END_CNT_SET(x) (((uint32_t)(x) &lt;&lt; ADC16_ADC16_CONFIG1_COV_END_CNT_SHIFT) &amp; ADC16_ADC16_CONFIG1_COV_END_CNT_MASK)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a227b11a3cae8c8918ec9028f08ac9c92">  851</a></span><span class="preprocessor">#define ADC16_ADC16_CONFIG1_COV_END_CNT_GET(x) (((uint32_t)(x) &amp; ADC16_ADC16_CONFIG1_COV_END_CNT_MASK) &gt;&gt; ADC16_ADC16_CONFIG1_COV_END_CNT_SHIFT)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/* CONFIG register group index macro definition */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#adc7bb6ba4b85f2939fbccfb14579b7d4">  856</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG0A (0UL)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#adbeefc826765559774cda259afd04292">  857</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG0B (1UL)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afa722138e2b582c7b2842fa597626e82">  858</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG0C (2UL)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab4643f11a086eae7aa3226ee64251b3c">  859</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG1A (3UL)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a14a7cd928d937caf7e79bbd61dc9f269">  860</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG1B (4UL)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a96575c28836befea3ce3cb62f5e67149">  861</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG1C (5UL)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aac4549085aaed0f354ee30e2efa8ddc8">  862</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG2A (6UL)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1c2470b2605f2427d8677bf03a54626f">  863</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG2B (7UL)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2f80f3db17f004890da69d0082b26d2f">  864</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG2C (8UL)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a775d83ec62c116b7d788593d54d46df1">  865</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG3A (9UL)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#abbc08e8dad739b64da766af3967af124">  866</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG3B (10UL)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a63f6fc3dd323d1f145ec127429f4174b">  867</a></span><span class="preprocessor">#define ADC16_CONFIG_TRG3C (11UL)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">/* BUS_RESULT register group index macro definition */</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a02f23399673154064fc45ea7231fc0a8">  870</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN0 (0UL)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa99e4c7cc9e62d4e71b1755f1e47a83f">  871</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN1 (1UL)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab9a6f52352005518248db5c4f31b6a3a">  872</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN2 (2UL)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac35403e9fbb8265a5ed939f8e4b831e4">  873</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN3 (3UL)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#af510f36d24f32ce01ed9fa0f2451e6c4">  874</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN4 (4UL)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a3e807c61e6119dd9a2dd47442ea48bd9">  875</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN5 (5UL)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a261370b4573ec40d585584655d7de995">  876</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN6 (6UL)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8426e0ab7aeb419279abadd51ed6a342">  877</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN7 (7UL)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a78780ff0d82485bf26b46d2e555e8eb3">  878</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN8 (8UL)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a0f429a513c6661b6e1106aa5cbc7c314">  879</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN9 (9UL)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afd91848552806ca3ef2aba79ff7bdcbd">  880</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN10 (10UL)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a04690bb728b4b253195b104d0c945d6f">  881</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN11 (11UL)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#af13e03462dbcd1a1b752fcf7a2997322">  882</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN12 (12UL)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac5784ae132410a569e4302ddbbc1b8bd">  883</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN13 (13UL)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab06edd4678947d0c27ce89380490df76">  884</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN14 (14UL)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9395b740c22d904c68fffba7e9349d6f">  885</a></span><span class="preprocessor">#define ADC16_BUS_RESULT_CHN15 (15UL)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">/* SEQ_QUE register group index macro definition */</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a36426b32335285df5cca6b3f78fa8fae">  888</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG0 (0UL)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a802aa0711239d0dba48f03cdee938b30">  889</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG1 (1UL)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a05b4727508ec38ce6c3daa5f665f4bdb">  890</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG2 (2UL)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6032025ee5f7b6049ad7fda581f7699e">  891</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG3 (3UL)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9ce3a79634e2cadf21a921fbe5a26267">  892</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG4 (4UL)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a3677543f9842c3fcda82ca82db26c870">  893</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG5 (5UL)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6385158979c70d818b3653e0ba1709e2">  894</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG6 (6UL)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1e359699965e80f002d52d1b568aded0">  895</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG7 (7UL)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#af0ce811410e29cde91b684a378eb329b">  896</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG8 (8UL)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac71354d09c55dc997f53de82f904ce49">  897</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG9 (9UL)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6bd75fd60258e4851500d558fe5fcf2e">  898</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG10 (10UL)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a025e31a546db9b431bea7fcf178d196f">  899</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG11 (11UL)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a7cd4c2b3f33e227f09097db04a213693">  900</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG12 (12UL)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6555e55a405b5bc48aff74b9a7ad5f07">  901</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG13 (13UL)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9b67112b32a337cead9c9c87789da46d">  902</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG14 (14UL)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a547b20e32867cf2fee429a43e6f43128">  903</a></span><span class="preprocessor">#define ADC16_SEQ_QUE_CFG15 (15UL)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">/* PRD_CFG register group index macro definition */</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a47025efb6e018032c65b378f8b43df98">  906</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN0 (0UL)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a41a8677b8287cf696996a74311c71fa1">  907</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN1 (1UL)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aec466190320109d01260bb90ab3975ed">  908</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN2 (2UL)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9fec974769c4c99a93e70f8c05d39fa5">  909</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN3 (3UL)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#abdf3c7972e3334da82d7fd1b1444b23a">  910</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN4 (4UL)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#acb39084fd2a280f57a9cb7ff17765fb6">  911</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN5 (5UL)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa244aa95223179ea9f8269cdc5647e85">  912</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN6 (6UL)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#abeb2cb9ceca73cd05dfa3368e99b1c03">  913</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN7 (7UL)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#af510d217d3216d1bcc8cf44fd7450795">  914</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN8 (8UL)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad5fe6a69344dc309fd94c8457d7c4562">  915</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN9 (9UL)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2cebc1af17169e668fc558ed2161d48a">  916</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN10 (10UL)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8f12b4f1abd4eaa540fd018f396b5f76">  917</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN11 (11UL)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aebef63caef9abb2b3168b100b0d2ecfe">  918</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN12 (12UL)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a083baa972857b75486e909e1dd80abb7">  919</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN13 (13UL)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9cb80241e098ab741d6e23e66f0b0134">  920</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN14 (14UL)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab39e3acd5b6caaa6ac0215790d98b3a7">  921</a></span><span class="preprocessor">#define ADC16_PRD_CFG_CHN15 (15UL)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">/* SAMPLE_CFG register group index macro definition */</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#abcb51520b5dcadba106cb1eb03ee08c0">  924</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN0 (0UL)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a709517907d55556e173320367fbfeac4">  925</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN1 (1UL)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a7c966fc24afb61dd8100099730dddc8d">  926</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN2 (2UL)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a13e88556a1df03ac36a8ace801fdb1b1">  927</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN3 (3UL)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a84bc90d1f98848e23200cead3f7f1e3d">  928</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN4 (4UL)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa0fd89ae328d810fd3457a1041bcfbbb">  929</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN5 (5UL)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa8fe72b2082e6ba30f3a04d6bafee43b">  930</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN6 (6UL)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aee56ae80e4e1de493b456bdf3421703e">  931</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN7 (7UL)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a6040aed0ad16dbcee8c019ff71799e91">  932</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN8 (8UL)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a53571940b91e7679f7ddd6de7f2550e7">  933</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN9 (9UL)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab01fe4d85c616f771f54bda19790db48">  934</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN10 (10UL)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8277ed3cf3a43abcb0758a306e3ee8e3">  935</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN11 (11UL)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a954dd4ebb1af2a557254a5a1036299bd">  936</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN12 (12UL)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9137d7c7d2a46d4b699c6204dcee2810">  937</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN13 (13UL)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae7caa0f7b8198d9f1a18f2660cd423a9">  938</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN14 (14UL)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a286003975369f701d5680e3f6e28307e">  939</a></span><span class="preprocessor">#define ADC16_SAMPLE_CFG_CHN15 (15UL)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">/* ADC16_PARAMS register group index macro definition */</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ae70fe7d3c115deeacc52dae25fdfe38c">  942</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA00 (0UL)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#acd1712e03d99b0cff812c479fc34e9e6">  943</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA01 (1UL)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aeeed271de087ccaf292568a7c25e6c6c">  944</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA02 (2UL)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8b84dfc4e7834bf6511afd81ced42ad1">  945</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA03 (3UL)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa76d6c6ee92c7c5dd5a529240cd96c65">  946</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA04 (4UL)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a24b7543d69c4d46f41912ffe1e3bf521">  947</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA05 (5UL)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a896a5aacff901f9fc3c7e02b18a66c8e">  948</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA06 (6UL)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#afc143743f02ab03e29376a602f826723">  949</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA07 (7UL)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac2f19c812c020d68d9972e1a4c5b110e">  950</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA08 (8UL)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a95c79c8b9b72c05816bf222afdd8467d">  951</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA09 (9UL)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a9baa9a6c9c06c158d29b6017b2606624">  952</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA10 (10UL)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac36c356cc1cdb65ea2a84294e2ee45c3">  953</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA11 (11UL)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac756043ef17e93a8bfb39a3456058c07">  954</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA12 (12UL)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a58ebbe89515924ca12254100e77e28a1">  955</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA13 (13UL)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aaa4750f2f89cb554718c05f3ffa4520e">  956</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA14 (14UL)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aeeca572c6207d68759b4da63bf5fe165">  957</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA15 (15UL)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a252848db87906c059cc1f197ec47f0ef">  958</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA16 (16UL)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac269a37e64e6c981a764545b6ffbe43c">  959</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA17 (17UL)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a4bea58f52f77b5d514270eea1c72665a">  960</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA18 (18UL)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ad1192a3c7a71c94a9d52a82b83de5c6f">  961</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA19 (19UL)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a1ff32c9968b78aa7dfc6531318f5b2e9">  962</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA20 (20UL)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ac421cbefc9a49ea5a71be7a9e1f121e5">  963</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA21 (21UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a032edfd9f76abc43023882be9a6007c3">  964</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA22 (22UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aa12447d99564dec45467ac664a460813">  965</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA23 (23UL)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab3cb7f882dc2f9cb214ea45c219b995c">  966</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA24 (24UL)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a644764bda5de3d7a390c1feb3a83a089">  967</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA25 (25UL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a84105f0cafcd75cf7e8cae068ff45cf5">  968</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA26 (26UL)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#aeed33c8e7c482e698e5a3c17bd8a2f03">  969</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA27 (27UL)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a8f21fd717d40185d943386a3f14e7501">  970</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA28 (28UL)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#ab16fcf5b25c8a5be64b212865b9c00e6">  971</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA29 (29UL)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a409c9588a0711b96b06a46943fe5175f">  972</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA30 (30UL)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a2dfa020d54fe260af9fb112d60b7d281">  973</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA31 (31UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a830070cc2d3eaca812f1141e14c438ad">  974</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA32 (32UL)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="hpm__adc16__regs_8h.html#a061398229f9c29c5f4548e65347093bd">  975</a></span><span class="preprocessor">#define ADC16_ADC16_PARAMS_ADC16_PARA33 (33UL)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_ADC16_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructADC16__Type_html"><div class="ttname"><a href="structADC16__Type.html">ADC16_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_adc16_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_d94d62557b5dc917ac9fc81e6b5b3244.html">ip</a></li><li class="navelem"><a class="el" href="hpm__adc16__regs_8h.html">hpm_adc16_regs.h</a></li>
    <li class="footer">Generated on Wed Jul 6 2022 09:39:52 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
