# SPI UVM Monitor Documentation

## ðŸ“Œ Monitor Overview
Componente UVM responsÃ¡vel por observar e capturar transaÃ§Ãµes SPI diretamente da interface, verificando o comportamento do DUT em tempo real.

### Key Features
- ðŸ•µï¸ Captura automÃ¡tica de transaÃ§Ãµes MOSI/MISO
- â± SincronizaÃ§Ã£o com modo Master/Slave
- ðŸ”€ Suporte a MSB/LSB first
- ðŸ“Š Coleta de mÃ©tricas de temporizaÃ§Ã£o
- ðŸ” DetecÃ§Ã£o de erros de protocolo

## ðŸ“‹ Monitor Components

### Main Methods
| MÃ©todo               | FunÃ§Ã£o                                  |
|----------------------|-----------------------------------------|
| `capture_transaction`| Coordena todo o processo de captura    |
| `wait_for_start`     | Detecta inÃ­cio da transaÃ§Ã£o (CS_N low) |
| `collect_data`       | Coleta 8 bits de dados                 |
| `sample_master_bits` | Amostragem no modo Master              |
| `sample_slave_bits`  | Amostragem no modo Slave               |

### Operation Flow
```mermaid
sequenceDiagram
    Monitor->>Interface: Monitor CS_N
    activate Monitor
    Interface-->>Monitor: CS_N asserted
    loop 8 bits
        Monitor->>Interface: Sample MOSI/MISO
        Interface-->>Monitor: Bit values
    end
    Monitor->>Scoreboard: Send transaction
    deactivate Monitor
```
## ðŸ›  Integration Code
```systemverilog
// No environment
spi_monitor monitor;

// ConexÃ£o da interface
uvm_config_db#(virtual spi_interface.monitor)::set(null, "*.monitor", "vif", intf);

// ConexÃ£o do analysis port
monitor.mon_ap.connect(scoreboard.mon_export);
```
## ðŸ“Š Example Output
```log
UVM_INFO spi_monitor.sv(127) @ 1.2us: MONITOR [SPI_MON] 
Captured Transaction:
{
  mode       : MASTER
  lsb_first  : 0
  data       : 8'hA5
  recv_data  : 8'hC3
  duration   : 1.1us
}
```
