# MIPS-CPU
* Design basic„ÄÅPipelined CPU with ALU, third edition divider, Barrel Shifter, and HiLo register, Multiplexer and so on.

* Implement MIPS CPU with 16 instructions ( AND, OR, ADD, SUB, SLT, SLL, SLTI, LW, SW, BEQ, J, JAL, DIVU, MFHI, MFLO, NOP )

![pic](https://github.com/SYangChen/MIPS-CPU/blob/master/MIPS-CPU_pipeline/MIPS-CPU_pipeline.png?raw=true)

# Environment
##### ModelSim
##### Verilog

## License
[MIT](https://choosealicense.com/licenses/mit/)

