# Sun May 06 12:49:01 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\workspace-git\icestorm\examples\up5k_rgb\rgb.v":17:0:17:5|Found counter in view:work.top(verilog) instance ctr[31:0] 
@N: MO231 :"c:\workspace-git\icestorm\examples\up5k_rgb\rgb.v":55:0:55:5|Found counter in view:work.top(verilog) instance pwm_ctr[11:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.79ns		 156 /        47

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 instances converted, 47 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       inthosc             SB_HFOSC               47         pwm_ctr[10]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\blink\blink_Implmnt\synwork\blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\blink\blink_Implmnt\blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\workspace-git\icestorm\examples\up5k_rgb\rgb.v":63:12:63:22|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun May 06 12:49:02 2018
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 9.954

                           Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack     Type         Group                
-------------------------------------------------------------------------------------------------------------------------------
top|clk_inferred_clock     48.0 MHz      91.9 MHz      20.830        10.876        9.954     inferred     Autoconstr_clkgroup_0
System                     1.0 MHz       NA            1000.000      NA            NA        system       system_clkgroup      
===============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
top|clk_inferred_clock  System                  |  20.830      20.034  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_inferred_clock  top|clk_inferred_clock  |  20.830      9.954   |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                  Arrival           
Instance     Reference                  Type       Pin     Net         Time        Slack 
             Clock                                                                       
-----------------------------------------------------------------------------------------
ctr[20]      top|clk_inferred_clock     SB_DFF     Q       ctr[20]     0.796       9.954 
ctr[21]      top|clk_inferred_clock     SB_DFF     Q       ctr[21]     0.796       9.985 
ctr[22]      top|clk_inferred_clock     SB_DFF     Q       ctr[22]     0.796       10.185
ctr[0]       top|clk_inferred_clock     SB_DFF     Q       ctr[0]      0.796       10.307
ctr[23]      top|clk_inferred_clock     SB_DFF     Q       ctr[23]     0.796       10.385
ctr[1]       top|clk_inferred_clock     SB_DFF     Q       ctr[1]      0.796       10.507
ctr[24]      top|clk_inferred_clock     SB_DFF     Q       ctr[24]     0.796       10.585
ctr[2]       top|clk_inferred_clock     SB_DFF     Q       ctr[2]      0.796       10.707
ctr[25]      top|clk_inferred_clock     SB_DFF     Q       ctr[25]     0.796       10.785
ctr[3]       top|clk_inferred_clock     SB_DFF     Q       ctr[3]      0.796       10.907
=========================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                    Required           
Instance     Reference                  Type       Pin     Net           Time         Slack 
             Clock                                                                          
--------------------------------------------------------------------------------------------
pwm_r        top|clk_inferred_clock     SB_DFF     D       pwm_r_1       20.675       9.954 
pwm_b        top|clk_inferred_clock     SB_DFF     D       pwm_b_1       20.675       10.285
ctr[31]      top|clk_inferred_clock     SB_DFF     D       ctr_s[31]     20.675       10.307
ctr[30]      top|clk_inferred_clock     SB_DFF     D       ctr_s[30]     20.675       10.507
ctr[29]      top|clk_inferred_clock     SB_DFF     D       ctr_s[29]     20.675       10.707
ctr[28]      top|clk_inferred_clock     SB_DFF     D       ctr_s[28]     20.675       10.907
ctr[27]      top|clk_inferred_clock     SB_DFF     D       ctr_s[27]     20.675       11.107
ctr[26]      top|clk_inferred_clock     SB_DFF     D       ctr_s[26]     20.675       11.307
ctr[25]      top|clk_inferred_clock     SB_DFF     D       ctr_s[25]     20.675       11.507
ctr[24]      top|clk_inferred_clock     SB_DFF     D       ctr_s[24]     20.675       11.707
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      10.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     9.954

    Number of logic level(s):                14
    Starting point:                          ctr[20] / Q
    Ending point:                            pwm_r / D
    The start point is clocked by            top|clk_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_inferred_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
ctr[20]                   SB_DFF       Q        Out     0.796     0.796       -         
ctr[20]                   Net          -        -       1.599     -           13        
ctr_RNI7D9M[21]           SB_LUT4      I1       In      -         2.395       -         
ctr_RNI7D9M[21]           SB_LUT4      O        Out     0.589     2.984       -         
ctr_RNI7D9M[21]           Net          -        -       0.905     -           2         
un33_r_val_cry_1_c        SB_CARRY     I0       In      -         3.889       -         
un33_r_val_cry_1_c        SB_CARRY     CO       Out     0.380     4.269       -         
un33_r_val_cry_1          Net          -        -       0.386     -           2         
pwm_r_1_cry_2_c_RNO_0     SB_LUT4      I1       In      -         4.655       -         
pwm_r_1_cry_2_c_RNO_0     SB_LUT4      O        Out     0.589     5.244       -         
N_89                      Net          -        -       1.371     -           1         
pwm_r_1_cry_2_c_RNO       SB_LUT4      I0       In      -         6.615       -         
pwm_r_1_cry_2_c_RNO       SB_LUT4      O        Out     0.661     7.276       -         
pwm_r_1_2                 Net          -        -       0.905     -           1         
pwm_r_1_cry_2_c           SB_CARRY     I1       In      -         8.181       -         
pwm_r_1_cry_2_c           SB_CARRY     CO       Out     0.337     8.519       -         
pwm_r_1_cry_2             Net          -        -       0.014     -           1         
pwm_r_1_cry_3_c           SB_CARRY     CI       In      -         8.533       -         
pwm_r_1_cry_3_c           SB_CARRY     CO       Out     0.186     8.719       -         
pwm_r_1_cry_3             Net          -        -       0.014     -           1         
pwm_r_1_cry_4_c           SB_CARRY     CI       In      -         8.733       -         
pwm_r_1_cry_4_c           SB_CARRY     CO       Out     0.186     8.919       -         
pwm_r_1_cry_4             Net          -        -       0.014     -           1         
pwm_r_1_cry_5_c           SB_CARRY     CI       In      -         8.933       -         
pwm_r_1_cry_5_c           SB_CARRY     CO       Out     0.186     9.119       -         
pwm_r_1_cry_5             Net          -        -       0.014     -           1         
pwm_r_1_cry_6_c           SB_CARRY     CI       In      -         9.133       -         
pwm_r_1_cry_6_c           SB_CARRY     CO       Out     0.186     9.319       -         
pwm_r_1_cry_6             Net          -        -       0.014     -           1         
pwm_r_1_cry_7_c           SB_CARRY     CI       In      -         9.333       -         
pwm_r_1_cry_7_c           SB_CARRY     CO       Out     0.186     9.519       -         
pwm_r_1_cry_7             Net          -        -       0.014     -           1         
pwm_r_1_cry_8_c           SB_CARRY     CI       In      -         9.533       -         
pwm_r_1_cry_8_c           SB_CARRY     CO       Out     0.186     9.719       -         
pwm_r_1_cry_8             Net          -        -       0.014     -           1         
pwm_r_1_cry_9_c           SB_CARRY     CI       In      -         9.733       -         
pwm_r_1_cry_9_c           SB_CARRY     CO       Out     0.186     9.919       -         
pwm_r_1_cry_9             Net          -        -       0.014     -           1         
pwm_r_1_cry_10_c          SB_CARRY     CI       In      -         9.933       -         
pwm_r_1_cry_10_c          SB_CARRY     CO       Out     0.186     10.119      -         
pwm_r_1_cry_10            Net          -        -       0.014     -           1         
pwm_r_1_cry_11_c          SB_CARRY     CI       In      -         10.133      -         
pwm_r_1_cry_11_c          SB_CARRY     CO       Out     0.186     10.319      -         
pwm_r_1                   Net          -        -       0.402     -           1         
pwm_r                     SB_DFF       D        In      -         10.721      -         
========================================================================================
Total path delay (propagation time + setup) of 10.876 is 5.182(47.6%) logic and 5.694(52.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5kuwg30
Cell usage:
SB_CARRY        99 uses
SB_DFF          47 uses
SB_HFOSC        1 use
SB_RGBA_DRV     1 use
SB_LUT4         123 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (0%)
Total load per clock:
   top|clk_inferred_clock: 47

@S |Mapping Summary:
Total  LUTs: 123 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 123 = 123 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 06 12:49:02 2018

###########################################################]
