Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 12 19:06:07 2025
| Host         : LAPTOP-PA5SJ07B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  113         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (178)
5. checking no_input_delay (1)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (113)
--------------------------
 There are 113 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (178)
--------------------------------------------------
 There are 178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  211          inf        0.000                      0                  211           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           211 Endpoints
Min Delay           211 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 check_inst_1/o_count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.538ns  (logic 3.068ns (55.399%)  route 2.470ns (44.601%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[31]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[31]/Q
                         net (fo=2, routed)           2.470     2.926    o_hit_cnt_OBUF[31]
    K18                  OBUF (Prop_obuf_I_O)         2.612     5.538 r  o_hit_cnt_OBUF[31]_inst/O
                         net (fo=0)                   0.000     5.538    o_hit_cnt[31]
    K18                                                               r  o_hit_cnt[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_inst_1/o_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 3.063ns (58.312%)  route 2.190ns (41.688%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[3]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[3]/Q
                         net (fo=2, routed)           2.190     2.646    o_hit_cnt_OBUF[3]
    U15                  OBUF (Prop_obuf_I_O)         2.607     5.254 r  o_hit_cnt_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.254    o_hit_cnt[3]
    U15                                                               r  o_hit_cnt[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_inst_1/o_count_reg[32]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.196ns  (logic 3.052ns (58.740%)  route 2.144ns (41.260%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[32]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[32]/Q
                         net (fo=2, routed)           2.144     2.600    o_hit_cnt_OBUF[32]
    L18                  OBUF (Prop_obuf_I_O)         2.596     5.196 r  o_hit_cnt_OBUF[32]_inst/O
                         net (fo=0)                   0.000     5.196    o_hit_cnt[32]
    L18                                                               r  o_hit_cnt[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_inst_1/o_count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.160ns  (logic 3.052ns (59.148%)  route 2.108ns (40.852%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[27]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[27]/Q
                         net (fo=2, routed)           2.108     2.564    o_hit_cnt_OBUF[27]
    R19                  OBUF (Prop_obuf_I_O)         2.596     5.160 r  o_hit_cnt_OBUF[27]_inst/O
                         net (fo=0)                   0.000     5.160    o_hit_cnt[27]
    R19                                                               r  o_hit_cnt[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_inst_1/o_count_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.158ns  (logic 3.044ns (59.018%)  route 2.114ns (40.982%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[30]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[30]/Q
                         net (fo=2, routed)           2.114     2.570    o_hit_cnt_OBUF[30]
    N18                  OBUF (Prop_obuf_I_O)         2.588     5.158 r  o_hit_cnt_OBUF[30]_inst/O
                         net (fo=0)                   0.000     5.158    o_hit_cnt[30]
    N18                                                               r  o_hit_cnt[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_inst_1/o_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.157ns  (logic 3.050ns (59.141%)  route 2.107ns (40.859%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[0]/Q
                         net (fo=2, routed)           2.107     2.563    o_hit_cnt_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         2.594     5.157 r  o_hit_cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.157    o_hit_cnt[0]
    V14                                                               r  o_hit_cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_inst_1/o_count_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.139ns  (logic 3.046ns (59.269%)  route 2.093ns (40.731%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[28]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[28]/Q
                         net (fo=2, routed)           2.093     2.549    o_hit_cnt_OBUF[28]
    P19                  OBUF (Prop_obuf_I_O)         2.590     5.139 r  o_hit_cnt_OBUF[28]_inst/O
                         net (fo=0)                   0.000     5.139    o_hit_cnt[28]
    P19                                                               r  o_hit_cnt[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_inst_1/o_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.133ns  (logic 3.053ns (59.477%)  route 2.080ns (40.523%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[1]/Q
                         net (fo=2, routed)           2.080     2.536    o_hit_cnt_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597     5.133 r  o_hit_cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.133    o_hit_cnt[1]
    V13                                                               r  o_hit_cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_inst_1/o_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.133ns  (logic 3.054ns (59.495%)  route 2.079ns (40.505%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[2]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[2]/Q
                         net (fo=2, routed)           2.079     2.535    o_hit_cnt_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         2.598     5.133 r  o_hit_cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.133    o_hit_cnt[2]
    U16                                                               r  o_hit_cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check_inst_1/o_count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_hit_cnt[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.087ns  (logic 3.041ns (59.783%)  route 2.046ns (40.217%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  check_inst_1/o_count_reg[23]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  check_inst_1/o_count_reg[23]/Q
                         net (fo=2, routed)           2.046     2.502    o_hit_cnt_OBUF[23]
    N17                  OBUF (Prop_obuf_I_O)         2.585     5.087 r  o_hit_cnt_OBUF[23]_inst/O
                         net (fo=0)                   0.000     5.087    o_hit_cnt[23]
    N17                                                               r  o_hit_cnt[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lpu_inst_1/o_w3_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lpu_inst_1/o_f_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.121%)  route 0.118ns (47.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  lpu_inst_1/o_w3_reg[5]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lpu_inst_1/o_w3_reg[5]/Q
                         net (fo=1, routed)           0.118     0.246    lpu_inst_1/o_w3[5]
    SLICE_X5Y6           FDRE                                         r  lpu_inst_1/o_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lpu_inst_1/o_w3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lpu_inst_1/o_f_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.223%)  route 0.122ns (48.777%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  lpu_inst_1/o_w3_reg[3]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lpu_inst_1/o_w3_reg[3]/Q
                         net (fo=1, routed)           0.122     0.250    lpu_inst_1/o_w3[3]
    SLICE_X4Y5           FDRE                                         r  lpu_inst_1/o_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lpu_inst_1/o_e_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            check_inst_1/o_d1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE                         0.000     0.000 r  lpu_inst_1/o_e_reg[7]/C
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lpu_inst_1/o_e_reg[7]/Q
                         net (fo=1, routed)           0.120     0.261    check_inst_1/D[7]
    SLICE_X4Y6           FDRE                                         r  check_inst_1/o_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lpu_inst_1/o_w3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lpu_inst_1/o_f_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.210%)  route 0.162ns (55.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  lpu_inst_1/o_w3_reg[1]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lpu_inst_1/o_w3_reg[1]/Q
                         net (fo=1, routed)           0.162     0.290    lpu_inst_1/o_w3[1]
    SLICE_X4Y5           FDRE                                         r  lpu_inst_1/o_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lpu_inst_1/o_w3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lpu_inst_1/o_f_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.128ns (42.643%)  route 0.172ns (57.357%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  lpu_inst_1/o_w3_reg[2]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lpu_inst_1/o_w3_reg[2]/Q
                         net (fo=1, routed)           0.172     0.300    lpu_inst_1/o_w3[2]
    SLICE_X4Y5           FDRE                                         r  lpu_inst_1/o_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lpu_inst_1/o_w3_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lpu_inst_1/o_f_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.520%)  route 0.180ns (58.480%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  lpu_inst_1/o_w3_reg[4]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lpu_inst_1/o_w3_reg[4]/Q
                         net (fo=1, routed)           0.180     0.308    lpu_inst_1/o_w3[4]
    SLICE_X5Y6           FDRE                                         r  lpu_inst_1/o_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lpu_inst_1/o_w3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lpu_inst_1/o_f_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.514%)  route 0.180ns (58.486%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  lpu_inst_1/o_w3_reg[0]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lpu_inst_1/o_w3_reg[0]/Q
                         net (fo=1, routed)           0.180     0.308    lpu_inst_1/o_w3[0]
    SLICE_X4Y5           FDRE                                         r  lpu_inst_1/o_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lpu_inst_1/o_e_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            check_inst_1/o_d1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (44.990%)  route 0.172ns (55.010%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  lpu_inst_1/o_e_reg[6]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lpu_inst_1/o_e_reg[6]/Q
                         net (fo=1, routed)           0.172     0.313    check_inst_1/D[6]
    SLICE_X3Y6           FDRE                                         r  check_inst_1/o_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lpu_inst_1/o_e_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            check_inst_1/o_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.945%)  route 0.173ns (55.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  lpu_inst_1/o_e_reg[3]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lpu_inst_1/o_e_reg[3]/Q
                         net (fo=1, routed)           0.173     0.314    check_inst_1/D[3]
    SLICE_X5Y5           FDRE                                         r  check_inst_1/o_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lpu_inst_1/o_e_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            check_inst_1/o_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  lpu_inst_1/o_e_reg[0]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lpu_inst_1/o_e_reg[0]/Q
                         net (fo=1, routed)           0.176     0.317    check_inst_1/D[0]
    SLICE_X3Y5           FDRE                                         r  check_inst_1/o_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------





