set ::env(PROJECT_NAME) core1990_interlaken_transmitter
set ::env(DESIGN_TOP) interlaken_transmitter
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/core1990_interlaken/trunk/gateware/sources/transmitter
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/core1990_interlaken/trunk/gateware/sources/transmitter/interlaken_transmitter.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

