<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___core___cache_functions" xml:lang="en-US">
<title>Cache Functions</title>
<indexterm><primary>Cache Functions</primary></indexterm>
<para>

<para>Functions that configure Instruction and Data cache. </para>
 
</para>
Collaboration diagram for Cache Functions:<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___c_m_s_i_s___core___cache_functions.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</link>(x)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core___cache_functions_1gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</link>(x)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>&#160;&#160;&#160;32U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core___cache_functions_1gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</link>&#160;&#160;&#160;32U</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga980ffe52af778f2535ccc52f25f9a7de">SCB_EnableICache</link> (void)</para>

<para>Enable I-Cache. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga56baa06298799dea5f207d4c12d9d4a6">SCB_DisableICache</link> (void)</para>

<para>Disable I-Cache. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga62419cb7e6773e3d9236f14e458c1b05">SCB_InvalidateICache</link> (void)</para>

<para>Invalidate I-Cache. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1gaeb1a2bf181afcfb837ce0502e6bfa4fb">SCB_InvalidateICache_by_Addr</link> (volatile void *addr, int32_t isize)</para>

<para>I-Cache Invalidate by address. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga3861db932100ccb53f994e2cc68ed79c">SCB_EnableDCache</link> (void)</para>

<para>Enable D-Cache. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1gafe64b44d1a61483a947e44a77a9d3287">SCB_DisableDCache</link> (void)</para>

<para>Disable D-Cache. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga99fe43c224644881935de135ceaa2dd9">SCB_InvalidateDCache</link> (void)</para>

<para>Invalidate D-Cache. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1gaf5585be5547cc60585d702a6129f4c17">SCB_CleanDCache</link> (void)</para>

<para>Clean D-Cache. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga5b22ca58709fadc326da83197a2f28bb">SCB_CleanInvalidateDCache</link> (void)</para>

<para>Clean &amp; Invalidate D-Cache. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga31c2439722ab4dbd0c67b196e3377ca7">SCB_InvalidateDCache_by_Addr</link> (volatile void *addr, int32_t dsize)</para>

<para>D-Cache Invalidate by address. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1gabc9e51347dca344c72948c3dba0364fd">SCB_CleanDCache_by_Addr</link> (volatile void *addr, int32_t dsize)</para>

<para>D-Cache Clean by address. </para>
</listitem>
            <listitem><para>__STATIC_FORCEINLINE void <link linkend="_group___c_m_s_i_s___core___cache_functions_1ga83fe294bcc60d3c4f1c279f13477dda7">SCB_CleanInvalidateDCache_by_Addr</link> (volatile void *addr, int32_t dsize)</para>

<para>D-Cache Clean and Invalidate by address. </para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Functions that configure Instruction and Data cache. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12"/><section>
    <title>__SCB_DCACHE_LINE_SIZE</title>
<indexterm><primary>__SCB_DCACHE_LINE_SIZE</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>__SCB_DCACHE_LINE_SIZE</secondary></indexterm>
<para><computeroutput>#define __SCB_DCACHE_LINE_SIZE&#160;&#160;&#160;32U</computeroutput></para>
<para>Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00046">46</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1gadd99421e7a7d7121063ef94b49f97e90"/><section>
    <title>__SCB_ICACHE_LINE_SIZE</title>
<indexterm><primary>__SCB_ICACHE_LINE_SIZE</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>__SCB_ICACHE_LINE_SIZE</secondary></indexterm>
<para><computeroutput>#define __SCB_ICACHE_LINE_SIZE&#160;&#160;&#160;32U</computeroutput></para>
<para>Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00050">50</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1gaf20feee7c52fee32b48ee0d2ceaaf932"/><section>
    <title>CCSIDR_SETS</title>
<indexterm><primary>CCSIDR_SETS</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>CCSIDR_SETS</secondary></indexterm>
<para><computeroutput>#define CCSIDR_SETS( x)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">(((x)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</link>&#32;&#32;&#32;&#32;&#32;&#32;)&#32;&gt;&gt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>&#32;&#32;&#32;&#32;&#32;&#32;)
</programlisting><para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00043">43</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga3d672529cd193537fe2a0141931c6ad9"/><section>
    <title>CCSIDR_WAYS</title>
<indexterm><primary>CCSIDR_WAYS</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>CCSIDR_WAYS</secondary></indexterm>
<para><computeroutput>#define CCSIDR_WAYS( x)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">(((x)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</link>)&#32;&gt;&gt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)
</programlisting><para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00042">42</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
</section>
<section>
<title>Function Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1gaf5585be5547cc60585d702a6129f4c17"/><section>
    <title>SCB_CleanDCache()</title>
<indexterm><primary>SCB_CleanDCache</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_CleanDCache</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_CleanDCache (void )</computeroutput></para><para>

<para>Clean D-Cache. </para>
</para>

<para>Cleans D-Cache </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00254">254</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1gabc9e51347dca344c72948c3dba0364fd"/><section>
    <title>SCB_CleanDCache_by_Addr()</title>
<indexterm><primary>SCB_CleanDCache_by_Addr</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_CleanDCache_by_Addr</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (volatile void * addr, int32_t dsize)</computeroutput></para><para>

<para>D-Cache Clean by address. </para>
</para>

<para>Cleans D-Cache for the given address D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity. D-Cache memory blocks which are part of given address + given size are cleaned. 
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="3" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>in</entry><entry>addr</entry><entry>
<para>address </para>
</entry>
                            </row>
                            <row>
<entry>in</entry><entry>dsize</entry><entry>
<para>size of memory block (in number of bytes) </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00358">358</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga5b22ca58709fadc326da83197a2f28bb"/><section>
    <title>SCB_CleanInvalidateDCache()</title>
<indexterm><primary>SCB_CleanInvalidateDCache</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_CleanInvalidateDCache</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void )</computeroutput></para><para>

<para>Clean &amp; Invalidate D-Cache. </para>
</para>

<para>Cleans and Invalidates D-Cache </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00289">289</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga83fe294bcc60d3c4f1c279f13477dda7"/><section>
    <title>SCB_CleanInvalidateDCache_by_Addr()</title>
<indexterm><primary>SCB_CleanInvalidateDCache_by_Addr</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_CleanInvalidateDCache_by_Addr</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (volatile void * addr, int32_t dsize)</computeroutput></para><para>

<para>D-Cache Clean and Invalidate by address. </para>
</para>

<para>Cleans and invalidates D_Cache for the given address D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity. D-Cache memory blocks which are part of given address + given size are cleaned and invalidated. 
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="3" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>in</entry><entry>addr</entry><entry>
<para>address (aligned to 32-byte boundary) </para>
</entry>
                            </row>
                            <row>
<entry>in</entry><entry>dsize</entry><entry>
<para>size of memory block (in number of bytes) </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00388">388</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1gafe64b44d1a61483a947e44a77a9d3287"/><section>
    <title>SCB_DisableDCache()</title>
<indexterm><primary>SCB_DisableDCache</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_DisableDCache</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_DisableDCache (void )</computeroutput></para><para>

<para>Disable D-Cache. </para>
</para>

<para>Turns off D-Cache </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00181">181</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga56baa06298799dea5f207d4c12d9d4a6"/><section>
    <title>SCB_DisableICache()</title>
<indexterm><primary>SCB_DisableICache</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_DisableICache</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_DisableICache (void )</computeroutput></para><para>

<para>Disable I-Cache. </para>
</para>

<para>Turns off I-Cache </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00078">78</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga3861db932100ccb53f994e2cc68ed79c"/><section>
    <title>SCB_EnableDCache()</title>
<indexterm><primary>SCB_EnableDCache</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_EnableDCache</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_EnableDCache (void )</computeroutput></para><para>

<para>Enable D-Cache. </para>
</para>

<para>Turns on D-Cache </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00141">141</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga980ffe52af778f2535ccc52f25f9a7de"/><section>
    <title>SCB_EnableICache()</title>
<indexterm><primary>SCB_EnableICache</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_EnableICache</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_EnableICache (void )</computeroutput></para><para>

<para>Enable I-Cache. </para>
</para>

<para>Turns on I-Cache </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00057">57</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga99fe43c224644881935de135ceaa2dd9"/><section>
    <title>SCB_InvalidateDCache()</title>
<indexterm><primary>SCB_InvalidateDCache</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_InvalidateDCache</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_InvalidateDCache (void )</computeroutput></para><para>

<para>Invalidate D-Cache. </para>
</para>

<para>Invalidates D-Cache </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00219">219</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga31c2439722ab4dbd0c67b196e3377ca7"/><section>
    <title>SCB_InvalidateDCache_by_Addr()</title>
<indexterm><primary>SCB_InvalidateDCache_by_Addr</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_InvalidateDCache_by_Addr</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void * addr, int32_t dsize)</computeroutput></para><para>

<para>D-Cache Invalidate by address. </para>
</para>

<para>Invalidates D-Cache for the given address. D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. D-Cache memory blocks which are part of given address + given size are invalidated. 
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="3" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>in</entry><entry>addr</entry><entry>
<para>address </para>
</entry>
                            </row>
                            <row>
<entry>in</entry><entry>dsize</entry><entry>
<para>size of memory block (in number of bytes) </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00328">328</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1ga62419cb7e6773e3d9236f14e458c1b05"/><section>
    <title>SCB_InvalidateICache()</title>
<indexterm><primary>SCB_InvalidateICache</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_InvalidateICache</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_InvalidateICache (void )</computeroutput></para><para>

<para>Invalidate I-Cache. </para>
</para>

<para>Invalidates I-Cache </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00095">95</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core___cache_functions_1gaeb1a2bf181afcfb837ce0502e6bfa4fb"/><section>
    <title>SCB_InvalidateICache_by_Addr()</title>
<indexterm><primary>SCB_InvalidateICache_by_Addr</primary><secondary>Cache Functions</secondary></indexterm>
<indexterm><primary>Cache Functions</primary><secondary>SCB_InvalidateICache_by_Addr</secondary></indexterm>
<para><computeroutput>__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (volatile void * addr, int32_t isize)</computeroutput></para><para>

<para>I-Cache Invalidate by address. </para>
</para>

<para>Invalidates I-Cache for the given address. I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. I-Cache memory blocks which are part of given address + given size are invalidated. 
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="3" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>in</entry><entry>addr</entry><entry>
<para>address </para>
</entry>
                            </row>
                            <row>
<entry>in</entry><entry>isize</entry><entry>
<para>size of memory block (in number of bytes) </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                </para>
<para>
Definition at line <link linkend="_cachel1__armv7_8h_source_1l00115">115</link> of file <link linkend="_cachel1__armv7_8h_source">cachel1_armv7.h</link>.</para>
</section>
</section>
</section>
