INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/pc_plus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/PCtarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCtarget
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/risc5/risc5.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
