{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 16:53:50 2013 " "Info: Processing started: Wed Aug 07 16:53:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "Multi_Sdram/command.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/command.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "Multi_Sdram/control_interface.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/control_interface.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/multi_sdram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/multi_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Sdram " "Info: Found entity 1: Multi_Sdram" {  } { { "Multi_Sdram/Multi_Sdram.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Multi_Sdram.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/pll1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Info: Found entity 1: PLL1" {  } { { "Multi_Sdram/PLL1.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/PLL1.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "Multi_Sdram/sdr_data_path.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/sdr_data_path.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/sdram_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Controller " "Info: Found entity 1: Sdram_Controller" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sdram/sdram_multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Multiplexer " "Info: Found entity 1: Sdram_Multiplexer" {  } { { "Multi_Sdram/Sdram_Multiplexer.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Multiplexer.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_flash/flash_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Controller " "Info: Found entity 1: Flash_Controller" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_flash/flash_multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Multiplexer " "Info: Found entity 1: Flash_Multiplexer" {  } { { "Multi_Flash/Flash_Multiplexer.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Multiplexer.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_flash/multi_flash.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_flash/multi_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Flash " "Info: Found entity 1: Multi_Flash" {  } { { "Multi_Flash/Multi_Flash.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Multi_Flash.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_lock.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file clk_lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_LOCK_altclkctrl_tb8 " "Info: Found entity 1: CLK_LOCK_altclkctrl_tb8" {  } { { "CLK_LOCK.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CLK_LOCK.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 CLK_LOCK " "Info: Found entity 2: CLK_LOCK" {  } { { "CLK_LOCK.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CLK_LOCK.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cmd_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_Decode " "Info: Found entity 1: CMD_Decode" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cii_starter_usb_api.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cii_starter_usb_api.v" { { "Info" "ISGN_ENTITY_NAME" "1 CII_Starter_USB_API " "Info: Found entity 1: CII_Starter_USB_API" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Sram " "Info: Found entity 1: Multi_Sram" {  } { { "Multi_Sram.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sram.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Reset_Delay.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs232_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_Controller " "Info: Found entity 1: RS232_Controller" {  } { { "RS232_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/RS232_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_16bit_512k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Info: Found entity 1: SRAM_16Bit_512K" {  } { { "SRAM_16Bit_512K.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/SRAM_16Bit_512K.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_jtag.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file usb_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_JTAG " "Info: Found entity 1: USB_JTAG" {  } { { "USB_JTAG.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/USB_JTAG.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 JTAG_REC " "Info: Found entity 2: JTAG_REC" {  } { { "USB_JTAG.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/USB_JTAG.v" 75 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 JTAG_TRANS " "Info: Found entity 3: JTAG_TRANS" {  } { { "USB_JTAG.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/USB_JTAG.v" 106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file laser_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Laser_Controller " "Info: Found entity 1: Laser_Controller" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laserswitch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file laserswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 LaserSwitch " "Info: Found entity 1: LaserSwitch" {  } { { "LaserSwitch.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/LaserSwitch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART.v(110) " "Warning (10268): Verilog HDL information at UART.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST CII_Starter_USB_API.v(334) " "Warning (10236): Verilog HDL Implicit Net warning at CII_Starter_USB_API.v(334): created implicit net for \"DLY_RST\"" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Warning: Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1480 832 880 1512 "inst2" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Warning: Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1448 832 880 1480 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Warning: Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1416 832 880 1448 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Warning: Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1560 832 880 1592 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst15 " "Warning: Block or symbol \"NOT\" of instance \"inst15\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1528 832 880 1560 "inst15" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CII_Starter_USB_API CII_Starter_USB_API:inst " "Info: Elaborating entity \"CII_Starter_USB_API\" for hierarchy \"CII_Starter_USB_API:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 64 240 592 800 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD CII_Starter_USB_API.v(167) " "Warning (10034): Output port \"UART_TXD\" at CII_Starter_USB_API.v(167) has no driver" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK CII_Starter_USB_API.v(201) " "Warning (10034): Output port \"SD_CLK\" at CII_Starter_USB_API.v(201) has no driver" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO CII_Starter_USB_API.v(212) " "Warning (10034): Output port \"TDO\" at CII_Starter_USB_API.v(212) has no driver" {  } { { "CII_Starter_USB_API.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_LOCK CII_Starter_USB_API:inst\|CLK_LOCK:p0 " "Info: Elaborating entity \"CLK_LOCK\" for hierarchy \"CII_Starter_USB_API:inst\|CLK_LOCK:p0\"" {  } { { "CII_Starter_USB_API.v" "p0" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 332 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_LOCK_altclkctrl_tb8 CII_Starter_USB_API:inst\|CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component " "Info: Elaborating entity \"CLK_LOCK_altclkctrl_tb8\" for hierarchy \"CII_Starter_USB_API:inst\|CLK_LOCK:p0\|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component\"" {  } { { "CLK_LOCK.v" "CLK_LOCK_altclkctrl_tb8_component" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CLK_LOCK.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay CII_Starter_USB_API:inst\|Reset_Delay:d0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"CII_Starter_USB_API:inst\|Reset_Delay:d0\"" {  } { { "CII_Starter_USB_API.v" "d0" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(22) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart CII_Starter_USB_API:inst\|uart:u1 " "Info: Elaborating entity \"uart\" for hierarchy \"CII_Starter_USB_API:inst\|uart:u1\"" {  } { { "CII_Starter_USB_API.v" "u1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(62) " "Warning (10230): Verilog HDL assignment warning at UART.v(62): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(63) " "Warning (10230): Verilog HDL assignment warning at UART.v(63): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(124) " "Warning (10230): Verilog HDL assignment warning at UART.v(124): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(126) " "Warning (10230): Verilog HDL assignment warning at UART.v(126): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART.v(127) " "Warning (10230): Verilog HDL assignment warning at UART.v(127): truncated value with size 32 to match size of target (6)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(129) " "Warning (10230): Verilog HDL assignment warning at UART.v(129): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(131) " "Warning (10230): Verilog HDL assignment warning at UART.v(131): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART.v(132) " "Warning (10230): Verilog HDL assignment warning at UART.v(132): truncated value with size 32 to match size of target (6)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(143) " "Warning (10230): Verilog HDL assignment warning at UART.v(143): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(172) " "Warning (10230): Verilog HDL assignment warning at UART.v(172): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(216) " "Warning (10230): Verilog HDL assignment warning at UART.v(216): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(226) " "Warning (10230): Verilog HDL assignment warning at UART.v(226): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/UART.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Flash CII_Starter_USB_API:inst\|Multi_Flash:u2 " "Info: Elaborating entity \"Multi_Flash\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Flash:u2\"" {  } { { "CII_Starter_USB_API.v" "u2" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Multiplexer CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Multiplexer:u0 " "Info: Elaborating entity \"Flash_Multiplexer\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Multiplexer:u0\"" {  } { { "Multi_Flash/Multi_Flash.v" "u0" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Multi_Flash.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Controller CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1 " "Info: Elaborating entity \"Flash_Controller\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\"" {  } { { "Multi_Flash/Multi_Flash.v" "u1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Multi_Flash.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Flash_Controller.v(95) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(95): truncated value with size 32 to match size of target (11)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Flash_Controller.v(144) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(144): truncated value with size 32 to match size of target (11)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(239) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(239): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(251) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(251): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(252) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(252): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(253) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(253): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(254) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(254): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(255) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(255): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(256) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(256): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Flash_Controller.v(257) " "Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(257): truncated value with size 32 to match size of target (22)" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Sdram CII_Starter_USB_API:inst\|Multi_Sdram:u3 " "Info: Elaborating entity \"Multi_Sdram\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\"" {  } { { "CII_Starter_USB_API.v" "u3" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 375 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Multiplexer CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Multiplexer:u0 " "Info: Elaborating entity \"Sdram_Multiplexer\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\"" {  } { { "Multi_Sdram/Multi_Sdram.v" "u0" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Multi_Sdram.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Controller CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1 " "Info: Elaborating entity \"Sdram_Controller\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\"" {  } { { "Multi_Sdram/Multi_Sdram.v" "u1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Multi_Sdram.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Sdram_Controller.v(237) " "Warning (10230): Verilog HDL assignment warning at Sdram_Controller.v(237): truncated value with size 32 to match size of target (9)" {  } { { "Multi_Sdram/Sdram_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1 " "Info: Elaborating entity \"PLL1\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "sdram_pll1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\"" {  } { { "Multi_Sdram/PLL1.v" "altpll_component" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/PLL1.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\"" {  } { { "Multi_Sdram/PLL1.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/PLL1.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component " "Info: Instantiated megafunction \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multi_Sdram/PLL1.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/PLL1.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|control_interface:control1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "control1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(132) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(132): truncated value with size 32 to match size of target (16)" {  } { { "Multi_Sdram/control_interface.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/control_interface.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(137) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(137): truncated value with size 32 to match size of target (16)" {  } { { "Multi_Sdram/control_interface.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/control_interface.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Multi_Sdram/control_interface.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|command:command1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "command1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(251) " "Warning (10240): Verilog HDL Always Construct warning at command.v(251): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Multi_Sdram/command.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/command.v" 251 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(251) " "Warning (10240): Verilog HDL Always Construct warning at command.v(251): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Multi_Sdram/command.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/command.v" 251 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(251) " "Warning (10240): Verilog HDL Always Construct warning at command.v(251): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Multi_Sdram/command.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/command.v" 251 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|sdr_data_path:data_path1\"" {  } { { "Multi_Sdram/Sdram_Controller.v" "data_path1" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/Sdram_Controller.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DM1 sdr_data_path.v(36) " "Warning (10036): Verilog HDL or VHDL warning at sdr_data_path.v(36): object \"DM1\" assigned a value but never read" {  } { { "Multi_Sdram/sdr_data_path.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Sdram/sdr_data_path.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD_Decode CII_Starter_USB_API:inst\|CMD_Decode:u5 " "Info: Elaborating entity \"CMD_Decode\" for hierarchy \"CII_Starter_USB_API:inst\|CMD_Decode:u5\"" {  } { { "CII_Starter_USB_API.v" "u5" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_COUNT CMD_Decode.v(88) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(88): object \"sel_COUNT\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_SETUP CMD_Decode.v(143) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(143): object \"f_SETUP\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_SRAM CMD_Decode.v(144) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(144): object \"f_SRAM\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oFL_TXD_Start CMD_Decode.v(147) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(147): object \"oFL_TXD_Start\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oFL_TXD_DATA CMD_Decode.v(148) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(148): object \"oFL_TXD_DATA\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_FL CMD_Decode.v(150) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(150): object \"sel_FL\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_PS2 CMD_Decode.v(150) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(150): object \"sel_PS2\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataToSend CMD_Decode.v(1161) " "Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(1161): object \"DataToSend\" assigned a value but never read" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 CMD_Decode.v(873) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(873): truncated value with size 24 to match size of target (22)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 CMD_Decode.v(874) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(874): truncated value with size 16 to match size of target (8)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 CMD_Decode.v(1079) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1079): truncated value with size 32 to match size of target (22)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 CMD_Decode.v(1197) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1197): truncated value with size 19 to match size of target (18)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 CMD_Decode.v(1236) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1236): truncated value with size 32 to match size of target (19)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 CMD_Decode.v(1327) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1327): truncated value with size 19 to match size of target (18)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CMD_Decode.v(1328) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1328): truncated value with size 32 to match size of target (16)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 CMD_Decode.v(1340) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1340): truncated value with size 32 to match size of target (18)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 CMD_Decode.v(1349) " "Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1349): truncated value with size 32 to match size of target (19)" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Sram CII_Starter_USB_API:inst\|Multi_Sram:u6 " "Info: Elaborating entity \"Multi_Sram\" for hierarchy \"CII_Starter_USB_API:inst\|Multi_Sram:u6\"" {  } { { "CII_Starter_USB_API.v" "u6" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 452 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Laser_Controller Laser_Controller:inst10 " "Info: Elaborating entity \"Laser_Controller\" for hierarchy \"Laser_Controller:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 624 -360 0 880 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 19 Laser_Controller.v(267) " "Warning (10230): Verilog HDL assignment warning at Laser_Controller.v(267): truncated value with size 24 to match size of target (19)" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 824 -712 -568 952 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m7j " "Info: Found entity 1: cntr_m7j" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m7j lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated " "Info: Elaborating entity \"cntr_m7j\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LaserSwitch LaserSwitch:inst3 " "Info: Elaborating entity \"LaserSwitch\" for hierarchy \"LaserSwitch:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1016 576 888 1112 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CII_Starter_USB_API:inst\|mSDR_Select\[2\] " "Warning (12110): Net \"CII_Starter_USB_API:inst\|mSDR_Select\[2\]\" is missing source, defaulting to GND" {  } { { "CII_Starter_USB_API.v" "mSDR_Select\[2\]" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CII_Starter_USB_API:inst\|mFL_Select\[2\] " "Warning (12110): Net \"CII_Starter_USB_API:inst\|mFL_Select\[2\]\" is missing source, defaulting to GND" {  } { { "CII_Starter_USB_API.v" "mFL_Select\[2\]" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 282 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CII_Starter_USB_API:inst\|mSR_Select\[2\] " "Warning (12110): Net \"CII_Starter_USB_API:inst\|mSR_Select\[2\]\" is missing source, defaulting to GND" {  } { { "CII_Starter_USB_API.v" "mSR_Select\[2\]" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 283 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIRE_LOOP" "CII_Starter_USB_API:inst\|SD_DAT3 " "Warning: Node \"CII_Starter_USB_API:inst\|SD_DAT3\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "CII_Starter_USB_API.v" "SD_DAT3" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 199 -1 0 } }  } 0 0 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIRE_LOOP" "CII_Starter_USB_API:inst\|SD_CMD " "Warning: Node \"CII_Starter_USB_API:inst\|SD_CMD\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "CII_Starter_USB_API.v" "SD_CMD" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.v" 200 -1 0 } }  } 0 0 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 64 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 64 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info: Performing gate-level register retiming" {  } {  } 0 0 "Performing gate-level register retiming" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "149 " "Info: Not allowed to move 149 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "7 " "Info: Not allowed to move at least 7 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "25 " "Info: Not allowed to move at least 25 registers because they feed output pins directly" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed output pins directly" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "80 " "Info: Not allowed to move at least 80 registers because they are fed by registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "36 " "Info: Not allowed to move at least 36 registers because they feed registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "1 " "Info: Not allowed to move at least 1 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1}  } {  } 0 0 "Not allowed to move %1!d! registers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "2 " "Info: The Quartus II software applied gate-level register retiming to 2 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 1 0 144 " "Info: The Quartus II software applied gate-level register retiming to clock \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\": created 1 new registers, removed 0 registers, left 144 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "CLOCK_50 5 2 526 " "Info: The Quartus II software applied gate-level register retiming to clock \"CLOCK_50\": created 5 new registers, removed 2 registers, left 526 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1}  } {  } 0 0 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Warning (13410): Pin \"FL_RST_N\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 344 600 776 360 "FL_RST_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 424 600 776 440 "SRAM_UB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 440 600 776 456 "SRAM_LB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 472 600 776 488 "SRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VOut VCC " "Warning (13410): Pin \"VOut\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 1032 96 272 1048 "VOut" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 328 -504 -328 344 "LEDG\[3\]" "" } { 352 -504 -328 368 "LEDG\[4\]" "" } { 376 -504 -328 392 "LEDG\[5\]" "" } { 400 -504 -328 416 "LEDG\[6\]" "" } { 864 320 496 880 "LEDG\[0\]" "" } { 656 832 1008 672 "LEDG\[1\]" "" } { 632 792 968 648 "LEDG\[2\]" "" } { 448 -504 -328 464 "LEDG\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 97 " "Info: 97 registers lost all their fanouts during netlist optimizations. The first 97 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[31\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[30\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[29\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[28\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[27\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[26\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[25\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[24\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[23\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[22\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[21\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[20\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[19\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[18\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[17\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[16\] " "Info: Register \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[31\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[30\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[29\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[28\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[27\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[26\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[25\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[24\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[23\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[22\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[21\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[20\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[19\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[18\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[17\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[16\] " "Info: Register \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Laser_Controller:inst10\|f_InstructionState~5 " "Info: Register \"Laser_Controller:inst10\|f_InstructionState~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Laser_Controller:inst10\|f_InstructionState~6 " "Info: Register \"Laser_Controller:inst10\|f_InstructionState~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Laser_Controller:inst10\|f_InstructionState~7 " "Info: Register \"Laser_Controller:inst10\|f_InstructionState~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Laser_Controller:inst10\|f_State~7 " "Info: Register \"Laser_Controller:inst10\|f_State~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Laser_Controller:inst10\|f_State~8 " "Info: Register \"Laser_Controller:inst10\|f_State~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_DataState~2 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_DataState~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_DataState~3 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_DataState~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_DataState~4 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_DataState~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_DataState~5 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_DataState~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSR_ST~8 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSR_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSR_ST~9 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSR_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSR_ST~10 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSR_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~10 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~11 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~12 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~13 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~14 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SDDataIO_ST~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_ST~8 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_ST~9 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_ST~10 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|mFL_ST~10 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mFL_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|mFL_ST~11 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mFL_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|mFL_ST~12 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mFL_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~9 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~10 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~11 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~12 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~13 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Final_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~18 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~19 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~20 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~21 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~22 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~23 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~24 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~25 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|Count_state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~10 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~11 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~12 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~13 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~14 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~15 " "Info: Register \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|RequestInfo_State~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST~8 " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST~9 " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Multiplexer:u0\|ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|ST~14 " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|ST~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|ST~15 " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|ST~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|ST~16 " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|ST~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|ST~17 " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|ST~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST~8 " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST~9 " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Multiplexer:u0\|ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|uart:u1\|recv_state~6 " "Info: Register \"CII_Starter_USB_API:inst\|uart:u1\|recv_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|uart:u1\|recv_state~7 " "Info: Register \"CII_Starter_USB_API:inst\|uart:u1\|recv_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|uart:u1\|recv_state~8 " "Info: Register \"CII_Starter_USB_API:inst\|uart:u1\|recv_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Laser_Controller:inst10\|f_NextAddress\[21\] " "Info: Register \"Laser_Controller:inst10\|f_NextAddress\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Laser_Controller:inst10\|f_LoopStartAddress\[21\] " "Info: Register \"Laser_Controller:inst10\|f_LoopStartAddress\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[3\] " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[4\] " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[5\] " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[6\] " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[7\] " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[8\] " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[9\] " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[10\] " "Info: Register \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|Cont_DIV\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Laser_Controller:inst10\|f_NextInstructionReady " "Info: Register \"Laser_Controller:inst10\|f_NextInstructionReady\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Laser_Controller:inst10\|f_PrepNextInstruction " "Info: Register \"Laser_Controller:inst10\|f_PrepNextInstruction\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg " "Info: Generated suppressed messages file C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|pll " "Info: Adding node \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 136 64 240 152 "EXT_CLOCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 88 64 240 104 "CLOCK_24" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 88 64 240 104 "CLOCK_24" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 104 64 240 120 "CLOCK_27" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 104 64 240 120 "CLOCK_27" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 152 -304 -128 168 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 152 -304 -128 168 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 152 -304 -128 168 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2310 " "Info: Implemented 2310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Info: Implemented 113 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Info: Implemented 40 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2138 " "Info: Implemented 2138 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 16:54:15 2013 " "Info: Processing ended: Wed Aug 07 16:54:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 16:54:17 2013 " "Info: Processing started: Wed Aug 07 16:54:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CII_Starter_USB_API EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"CII_Starter_USB_API\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4285 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4286 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4287 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "CII_Starter_USB_API.sdc " "Info: Reading SDC File: 'CII_Starter_USB_API.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} " "Info: create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CII_Starter_USB_API.sdc 25 TCK port or pin or register or keeper or net " "Warning: Ignored filter at CII_Starter_USB_API.sdc(25): TCK could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CII_Starter_USB_API.sdc 25 Argument <targets> is not an object ID " "Warning: Ignored create_clock at CII_Starter_USB_API.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"2.500 ns\" \\\n             -name \{TCK\} \{TCK\} " "Info: create_clock -period \"2.500 ns\" \\\n             -name \{TCK\} \{TCK\}" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CII_Starter_USB_API.sdc 73 TCK clock " "Warning: Ignored filter at CII_Starter_USB_API.sdc(73): TCK could not be matched with a clock" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 73 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_B " "Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_A " "Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Info: Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 " "Info:   20.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 " "Info:   20.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "Info:   20.000     CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1382 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1382 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 120 -256 -80 136 "CLOCK_50" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 163 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Laser_Controller:inst10\|oPMTClear  " "Info: Automatically promoted node Laser_Controller:inst10\|oPMTClear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Laser_Controller:inst10\|oPMTClear~6 " "Info: Destination node Laser_Controller:inst10\|oPMTClear~6" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 60 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Laser_Controller:inst10|oPMTClear~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4082 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 60 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Laser_Controller:inst10|oPMTClear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 566 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|CPU\|KEY\[0\] " "Info: Asynchronous signal \|CPU\|KEY\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|CPU\|Laser_Controller:inst10\|oPMTClear~clkctrl " "Info: Asynchronous signal \|CPU\|Laser_Controller:inst10\|oPMTClear~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "2 0 " "Info: Found 2 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 520 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 520 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:05" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Warning: Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Warning: Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning: Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning: Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning: Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning: Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning: Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning: Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Warning: Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Warning: Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Warning: Ignored I/O standard assignment to node \"TCK\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Warning: Ignored I/O standard assignment to node \"TCS\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Warning: Ignored I/O standard assignment to node \"TDI\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Warning: Ignored I/O standard assignment to node \"TDO\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning: Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Info: Starting physical synthesis algorithm fanout splitting" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:03" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X25_Y0 X37_Y13 " "Info: Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "153 " "Warning: Found 153 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VOut 0 " "Info: Pin \"VOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SerialOut 0 " "Info: Pin \"SerialOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTS 0 " "Info: Pin \"CTS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Laser397_1 0 " "Info: Pin \"Laser397_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Laser729 0 " "Info: Pin \"Laser729\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LaserAux2 0 " "Info: Pin \"LaserAux2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LaserAux1 0 " "Info: Pin \"LaserAux1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Laser854_Freq 0 " "Info: Pin \"Laser854_Freq\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Laser854_Power 0 " "Info: Pin \"Laser854_Power\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Laser729_RF2 0 " "Info: Pin \"Laser729_RF2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Laser729_RF1 0 " "Info: Pin \"Laser729_RF1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Laser854 0 " "Info: Pin \"Laser854\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Laser397_2 0 " "Info: Pin \"Laser397_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED397_2 0 " "Info: Pin \"LED397_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED397_1 0 " "Info: Pin \"LED397_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED729 0 " "Info: Pin \"LED729\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED854 0 " "Info: Pin \"LED854\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED729_RF1 0 " "Info: Pin \"LED729_RF1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED729_RF2 0 " "Info: Pin \"LED729_RF2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED854_Power 0 " "Info: Pin \"LED854_Power\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED854_Freq 0 " "Info: Pin \"LED854_Freq\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDAux1 0 " "Info: Pin \"LEDAux1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDAux2 0 " "Info: Pin \"LEDAux2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 97 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Info: Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 16:54:53 2013 " "Info: Processing ended: Wed Aug 07 16:54:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 16:54:54 2013 " "Info: Processing started: Wed Aug 07 16:54:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CII_Starter_USB_API -c CII_Starter_USB_API " "Info: Command: quartus_sta CII_Starter_USB_API -c CII_Starter_USB_API" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 16:54:56 2013 " "Info: Processing started: Wed Aug 07 16:54:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "CII_Starter_USB_API.sdc " "Info: Reading SDC File: 'CII_Starter_USB_API.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} " "Info: create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CII_Starter_USB_API.sdc 25 TCK port or pin or register or keeper or net " "Warning: Ignored filter at CII_Starter_USB_API.sdc(25): TCK could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CII_Starter_USB_API.sdc 25 Argument <targets> is not an object ID " "Warning: Ignored create_clock at CII_Starter_USB_API.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"2.500 ns\" \\\n             -name \{TCK\} \{TCK\} " "Info: create_clock -period \"2.500 ns\" \\\n             -name \{TCK\} \{TCK\}" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CII_Starter_USB_API.sdc 73 TCK clock " "Warning: Ignored filter at CII_Starter_USB_API.sdc(73): TCK could not be matched with a clock" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 73 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_A " "Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_B " "Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.435 " "Info: Worst-case setup slack is 6.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.435         0.000 CLOCK_50  " "Info:     6.435         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.809         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0  " "Info:    10.809         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.141 " "Info: Worst-case hold slack is -2.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.141       -33.680 CLOCK_50  " "Info:    -2.141       -33.680 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0  " "Info:     0.445         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.889 " "Info: Worst-case minimum pulse width slack is 8.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0  " "Info:     8.889         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889         0.000 CLOCK_50  " "Info:     8.889         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_A " "Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_B " "Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.046 " "Info: Worst-case setup slack is 15.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.046         0.000 CLOCK_50  " "Info:    15.046         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.439         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0  " "Info:    15.439         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.821 " "Info: Worst-case hold slack is -1.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821       -30.799 CLOCK_50  " "Info:    -1.821       -30.799 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0  " "Info:     0.215         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Info: Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0  " "Info:     9.000         0.000 CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLOCK_50  " "Info:     9.000         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 16:55:01 2013 " "Info: Processing ended: Wed Aug 07 16:55:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 16:55:02 2013 " "Info: Processing ended: Wed Aug 07 16:55:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 16:55:03 2013 " "Info: Processing started: Wed Aug 07 16:55:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WDRC_DRC_USE_OLD_RULE_ASSIGNMENT" "" "Warning: Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." { { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_COMB_CLOCK " "Warning: CLK_RULE_COMB_CLOCK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INV_CLOCK " "Warning: CLK_RULE_INV_CLOCK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INPINS_CLKNET " "Warning: CLK_RULE_INPINS_CLKNET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_CLKNET_CLKSPINES " "Warning: CLK_RULE_CLKNET_CLKSPINES" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_MIX_EDGES " "Warning: CLK_RULE_MIX_EDGES" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_COMB_ASYNCH_RESET " "Warning: RESET_RULE_COMB_ASYNCH_RESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_EXRESET " "Warning: RESET_RULE_UNSYNCH_EXRESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_EXRESET " "Warning: RESET_RULE_IMSYNCH_EXRESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_ASYNCH_DOMAIN " "Warning: RESET_RULE_IMSYNCH_ASYNCH_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_ASYNCH_DOMAIN " "Warning: RESET_RULE_UNSYNCH_ASYNCH_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_FANOUT_EXCEEDING " "Warning: DRC_REPORT_FANOUT_EXCEEDING" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_TOP_FANOUT " "Warning: DRC_REPORT_TOP_FANOUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMBLOOP " "Warning: NONSYNCHSTRUCT_RULE_COMBLOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_REG_LOOP " "Warning: NONSYNCHSTRUCT_RULE_REG_LOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_DELAY_CHAIN " "Warning: NONSYNCHSTRUCT_RULE_DELAY_CHAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_RIPPLE_CLK " "Warning: NONSYNCHSTRUCT_RULE_RIPPLE_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN " "Warning: NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR " "Warning: NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_SRLATCH " "Warning: NONSYNCHSTRUCT_RULE_SRLATCH" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED " "Warning: NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE " "Warning: NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ASYN_RAM " "Warning: NONSYNCHSTRUCT_RULE_ASYN_RAM" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "SIGNALRACE_RULE_TRISTATE " "Warning: SIGNALRACE_RULE_TRISTATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "SIGNALRACE_RULE_RESET_RACE " "Warning: SIGNALRACE_RULE_RESET_RACE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_NO_SZER_ACLK_DOMAIN " "Warning: ACLK_RULE_NO_SZER_ACLK_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_SZER_BTW_ACLK_DOMAIN " "Warning: ACLK_RULE_SZER_BTW_ACLK_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_IMSZER_ADOMAIN " "Warning: ACLK_RULE_IMSZER_ADOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "HCPY_VREF_PINS " "Warning: HCPY_VREF_PINS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "CII_Starter_USB_API.sdc " "Info: Reading SDC File: 'CII_Starter_USB_API.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} " "Info: create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CII_Starter_USB_API.sdc 25 TCK port or pin or register or keeper or net " "Warning: Ignored filter at CII_Starter_USB_API.sdc(25): TCK could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CII_Starter_USB_API.sdc 25 Argument <targets> is not an object ID " "Warning: Ignored create_clock at CII_Starter_USB_API.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"2.500 ns\" \\\n             -name \{TCK\} \{TCK\} " "Info: create_clock -period \"2.500 ns\" \\\n             -name \{TCK\} \{TCK\}" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CII_Starter_USB_API.sdc 73 TCK clock " "Warning: Ignored filter at CII_Starter_USB_API.sdc(73): TCK could not be matched with a clock" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 73 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_A " "Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_B " "Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 32 " "Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 32 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[8\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[8\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 287 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[8\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[8\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1902 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[0\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[0\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1910 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[0\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[0\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 303 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[7\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[7\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1903 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[7\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[7\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 289 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[6\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[6\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1904 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[6\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[6\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 291 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[9\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[9\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1901 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[9\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[9\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 285 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[10\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[10\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1900 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[10\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[10\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 283 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[5\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[5\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1905 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[5\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[5\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 293 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[1\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[1\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1909 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[1\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[1\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 301 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[2\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[2\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 299 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[2\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[2\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1908 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[4\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[4\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1906 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[4\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[4\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 295 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[11\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[11\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 281 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[11\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[11\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1899 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[12\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[12\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1898 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[12\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[12\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 279 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[3\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[3\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 297 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[3\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[3\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1907 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[13\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[13\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 277 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[13\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[13\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1897 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[14\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[14\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1896 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[14\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[14\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 275 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "Warning: (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Warning: Node  \"KEY\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 152 -304 -128 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "Warning: (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Laser_Controller:inst10\|oPMTClear " "Warning: Node  \"Laser_Controller:inst10\|oPMTClear\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 566 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 32 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 32 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Info: Node  \"CLOCK_50~clkctrl\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 120 -256 -80 136 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4301 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|mResetFPGA " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mResetFPGA\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1007 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_StoreCount " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_StoreCount\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1006 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Info: Node  \"KEY\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 152 -304 -128 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|CMD_Tmp\[17\]~1 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|CMD_Tmp\[17\]~1\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 831 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2675 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|DataAddrToSend\[0\]~19 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|DataAddrToSend\[0\]~19\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2760 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|oSendData " "Info: Node  \"Laser_Controller:inst10\|oSendData\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 568 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SD_DATA_FINISHED_UPLOAD " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SD_DATA_FINISHED_UPLOAD\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1011 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|LessThan0~21 " "Info: Node  \"Laser_Controller:inst10\|LessThan0~21\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 350 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2480 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_PrepNextInstruction~3 " "Info: Node  \"Laser_Controller:inst10\|f_PrepNextInstruction~3\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2724 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_State.0000 " "Info: Node  \"Laser_Controller:inst10\|f_State.0000\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 582 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_SendCount " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_SendCount\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 665 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1039 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[1\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[1\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 497 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_State.0001 " "Info: Node  \"Laser_Controller:inst10\|f_State.0001\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 581 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[0\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[0\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 496 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[2\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[2\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 498 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|always5~0 " "Info: Node  \"Laser_Controller:inst10\|always5~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2458 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 994 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 995 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_InstructionBuffered " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_InstructionBuffered\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 946 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1125 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4298 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_WRn~4 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_WRn~4\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 3577 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mStart " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mStart\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1620 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mACT " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mACT\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1622 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|r_DATA\[0\]~0 " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|r_DATA\[0\]~0\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2557 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 397 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 992 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 397 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 993 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_LoopCount\[0\]~0 " "Info: Node  \"Laser_Controller:inst10\|f_LoopCount\[0\]~0\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4088 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 991 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 990 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Info: Node  \"CLOCK_50~clkctrl\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 120 -256 -80 136 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4301 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Info: Node  \"KEY\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 152 -304 -128 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|mResetFPGA " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mResetFPGA\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1007 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4298 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SD_DATA_FINISHED_UPLOAD " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SD_DATA_FINISHED_UPLOAD\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1011 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|always5~0 " "Info: Node  \"Laser_Controller:inst10\|always5~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2458 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_State.0001 " "Info: Node  \"Laser_Controller:inst10\|f_State.0001\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 581 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 995 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 994 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|CMD_Tmp\[17\]~1 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|CMD_Tmp\[17\]~1\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 831 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2675 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_PrepNextInstruction~3 " "Info: Node  \"Laser_Controller:inst10\|f_PrepNextInstruction~3\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2724 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[2\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[2\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 498 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[0\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[0\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 496 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 991 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 990 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_InstructionBuffered " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_InstructionBuffered\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 946 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1125 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mStart " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mStart\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1620 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_LoopCount\[0\]~0 " "Info: Node  \"Laser_Controller:inst10\|f_LoopCount\[0\]~0\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4088 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[1\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[1\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 497 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_WRn~4 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_WRn~4\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 3577 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 397 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 993 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 397 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 992 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_StoreCount " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_StoreCount\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1006 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|DataAddrToSend\[0\]~19 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|DataAddrToSend\[0\]~19\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2760 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_SendCount " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_SendCount\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 665 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1039 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|oSendData " "Info: Node  \"Laser_Controller:inst10\|oSendData\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 568 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|oPMTGate " "Info: Node  \"Laser_Controller:inst10\|oPMTGate\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 570 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mACT " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mACT\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1622 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|LessThan0~21 " "Info: Node  \"Laser_Controller:inst10\|LessThan0~21\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 350 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2480 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_State.0000 " "Info: Node  \"Laser_Controller:inst10\|f_State.0000\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 582 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "82 34 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 82 information messages and 34 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 70 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 16:55:07 2013 " "Info: Processing ended: Wed Aug 07 16:55:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 265 s " "Info: Quartus II Full Compilation was successful. 0 errors, 265 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
