simulate the behavior for memory cache. Using LRU replacement policy