

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_bias_i10_l_j8'
================================================================
* Date:           Tue Sep  5 09:47:51 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36866|    36866|  0.369 ms|  0.369 ms|  36866|  36866|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_bias_i10_l_j8  |    36864|    36864|         2|          1|          1|  36864|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j8 = alloca i32 1"   --->   Operation 5 'alloca' 'j8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i10 = alloca i32 1"   --->   Operation 6 'alloca' 'i10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v257, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten34"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i10"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j8"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i153"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i16 %indvar_flatten34" [bert_layer.cpp:295]   --->   Operation 13 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.42ns)   --->   "%icmp_ln295 = icmp_eq  i16 %indvar_flatten34_load, i16 36864" [bert_layer.cpp:295]   --->   Operation 14 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.07ns)   --->   "%add_ln295_1 = add i16 %indvar_flatten34_load, i16 1" [bert_layer.cpp:295]   --->   Operation 15 'add' 'add_ln295_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln295, void %for.inc17.i, void %for.end19.i.exitStub" [bert_layer.cpp:295]   --->   Operation 16 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j8_load = load i12 %j8" [bert_layer.cpp:296]   --->   Operation 17 'load' 'j8_load' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i10_load = load i4 %i10" [bert_layer.cpp:295]   --->   Operation 18 'load' 'i10_load' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln295 = add i4 %i10_load, i4 1" [bert_layer.cpp:295]   --->   Operation 19 'add' 'add_ln295' <Predicate = (!icmp_ln295)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.99ns)   --->   "%icmp_ln296 = icmp_eq  i12 %j8_load, i12 3072" [bert_layer.cpp:296]   --->   Operation 20 'icmp' 'icmp_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%select_ln295 = select i1 %icmp_ln296, i12 0, i12 %j8_load" [bert_layer.cpp:295]   --->   Operation 21 'select' 'select_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln295_1 = select i1 %icmp_ln296, i4 %add_ln295, i4 %i10_load" [bert_layer.cpp:295]   --->   Operation 22 'select' 'select_ln295_1' <Predicate = (!icmp_ln295)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i12 %select_ln295" [bert_layer.cpp:296]   --->   Operation 23 'zext' 'zext_ln296' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v257_addr = getelementptr i24 %v257, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 24 'getelementptr' 'v257_addr' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%v257_load = load i12 %v257_addr" [bert_layer.cpp:299]   --->   Operation 25 'load' 'v257_load' <Predicate = (!icmp_ln295)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln299 = switch i4 %select_ln295_1, void %arrayidx163.i.case.11, i4 0, void %arrayidx163.i.case.0, i4 1, void %arrayidx163.i.case.1, i4 2, void %arrayidx163.i.case.2, i4 3, void %arrayidx163.i.case.3, i4 4, void %arrayidx163.i.case.4, i4 5, void %arrayidx163.i.case.5, i4 6, void %arrayidx163.i.case.6, i4 7, void %arrayidx163.i.case.7, i4 8, void %arrayidx163.i.case.8, i4 9, void %arrayidx163.i.case.9, i4 10, void %arrayidx163.i.case.10" [bert_layer.cpp:299]   --->   Operation 26 'switch' 'switch_ln299' <Predicate = (!icmp_ln295)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (1.54ns)   --->   "%add_ln296 = add i12 %select_ln295, i12 1" [bert_layer.cpp:296]   --->   Operation 27 'add' 'add_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln296 = store i16 %add_ln295_1, i16 %indvar_flatten34" [bert_layer.cpp:296]   --->   Operation 28 'store' 'store_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln296 = store i4 %select_ln295_1, i4 %i10" [bert_layer.cpp:296]   --->   Operation 29 'store' 'store_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln296 = store i12 %add_ln296, i12 %j8" [bert_layer.cpp:296]   --->   Operation 30 'store' 'store_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln296 = br void %for.inc.i153" [bert_layer.cpp:296]   --->   Operation 31 'br' 'br_ln296' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln295)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i10_l_j8_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln297 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [bert_layer.cpp:297]   --->   Operation 34 'specpipeline' 'specpipeline_ln297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [bert_layer.cpp:296]   --->   Operation 35 'specloopname' 'specloopname_ln296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%v257_load = load i12 %v257_addr" [bert_layer.cpp:299]   --->   Operation 36 'load' 'v257_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%outp1_V_addr = getelementptr i24 %outp1_V, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 37 'getelementptr' 'outp1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%outp1_V_1_addr = getelementptr i24 %outp1_V_1, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 38 'getelementptr' 'outp1_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%outp1_V_2_addr = getelementptr i24 %outp1_V_2, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 39 'getelementptr' 'outp1_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%outp1_V_3_addr = getelementptr i24 %outp1_V_3, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 40 'getelementptr' 'outp1_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%outp1_V_4_addr = getelementptr i24 %outp1_V_4, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 41 'getelementptr' 'outp1_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%outp1_V_5_addr = getelementptr i24 %outp1_V_5, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 42 'getelementptr' 'outp1_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%outp1_V_6_addr = getelementptr i24 %outp1_V_6, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 43 'getelementptr' 'outp1_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%outp1_V_7_addr = getelementptr i24 %outp1_V_7, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 44 'getelementptr' 'outp1_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%outp1_V_8_addr = getelementptr i24 %outp1_V_8, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 45 'getelementptr' 'outp1_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%outp1_V_9_addr = getelementptr i24 %outp1_V_9, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 46 'getelementptr' 'outp1_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%outp1_V_10_addr = getelementptr i24 %outp1_V_10, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 47 'getelementptr' 'outp1_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%outp1_V_11_addr = getelementptr i24 %outp1_V_11, i64 0, i64 %zext_ln296" [bert_layer.cpp:299]   --->   Operation 48 'getelementptr' 'outp1_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_10_addr" [bert_layer.cpp:299]   --->   Operation 49 'store' 'store_ln299' <Predicate = (select_ln295_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 50 'br' 'br_ln299' <Predicate = (select_ln295_1 == 10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_9_addr" [bert_layer.cpp:299]   --->   Operation 51 'store' 'store_ln299' <Predicate = (select_ln295_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 52 'br' 'br_ln299' <Predicate = (select_ln295_1 == 9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_8_addr" [bert_layer.cpp:299]   --->   Operation 53 'store' 'store_ln299' <Predicate = (select_ln295_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 54 'br' 'br_ln299' <Predicate = (select_ln295_1 == 8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_7_addr" [bert_layer.cpp:299]   --->   Operation 55 'store' 'store_ln299' <Predicate = (select_ln295_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 56 'br' 'br_ln299' <Predicate = (select_ln295_1 == 7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_6_addr" [bert_layer.cpp:299]   --->   Operation 57 'store' 'store_ln299' <Predicate = (select_ln295_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 58 'br' 'br_ln299' <Predicate = (select_ln295_1 == 6)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_5_addr" [bert_layer.cpp:299]   --->   Operation 59 'store' 'store_ln299' <Predicate = (select_ln295_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 60 'br' 'br_ln299' <Predicate = (select_ln295_1 == 5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_4_addr" [bert_layer.cpp:299]   --->   Operation 61 'store' 'store_ln299' <Predicate = (select_ln295_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 62 'br' 'br_ln299' <Predicate = (select_ln295_1 == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_3_addr" [bert_layer.cpp:299]   --->   Operation 63 'store' 'store_ln299' <Predicate = (select_ln295_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 64 'br' 'br_ln299' <Predicate = (select_ln295_1 == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_2_addr" [bert_layer.cpp:299]   --->   Operation 65 'store' 'store_ln299' <Predicate = (select_ln295_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 66 'br' 'br_ln299' <Predicate = (select_ln295_1 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_1_addr" [bert_layer.cpp:299]   --->   Operation 67 'store' 'store_ln299' <Predicate = (select_ln295_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 68 'br' 'br_ln299' <Predicate = (select_ln295_1 == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_addr" [bert_layer.cpp:299]   --->   Operation 69 'store' 'store_ln299' <Predicate = (select_ln295_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 70 'br' 'br_ln299' <Predicate = (select_ln295_1 == 0)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln299 = store i24 %v257_load, i12 %outp1_V_11_addr" [bert_layer.cpp:299]   --->   Operation 71 'store' 'store_ln299' <Predicate = (select_ln295_1 == 15) | (select_ln295_1 == 14) | (select_ln295_1 == 13) | (select_ln295_1 == 12) | (select_ln295_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln299 = br void %arrayidx163.i.exit" [bert_layer.cpp:299]   --->   Operation 72 'br' 'br_ln299' <Predicate = (select_ln295_1 == 15) | (select_ln295_1 == 14) | (select_ln295_1 == 13) | (select_ln295_1 == 12) | (select_ln295_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j8') [14]  (0 ns)
	'load' operation ('j8_load', bert_layer.cpp:296) on local variable 'j8' [28]  (0 ns)
	'icmp' operation ('icmp_ln296', bert_layer.cpp:296) [33]  (1.99 ns)
	'select' operation ('select_ln295', bert_layer.cpp:295) [34]  (0.697 ns)
	'getelementptr' operation ('v257_addr', bert_layer.cpp:299) [39]  (0 ns)
	'load' operation ('v257_load', bert_layer.cpp:299) on array 'v257' [40]  (3.25 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('v257_load', bert_layer.cpp:299) on array 'v257' [40]  (3.25 ns)
	'store' operation ('store_ln299', bert_layer.cpp:299) of variable 'v257_load', bert_layer.cpp:299 on array 'outp1_V_3' [76]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
