// Seed: 3677263072
module module_0;
  assign id_1 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1,
    output supply1 id_2
);
  reg  id_4;
  wire id_5;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_4 <= id_4;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  xnor primCall (id_1, id_10, id_12, id_2, id_3, id_4, id_6, id_8);
  genvar id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_11 = @(id_6) id_12;
endmodule
