-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s is
port (
    current_img_mat_434_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    current_img_mat_434_empty_n : IN STD_LOGIC;
    current_img_mat_434_read : OUT STD_LOGIC;
    next_img_mat_435_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    next_img_mat_435_empty_n : IN STD_LOGIC;
    next_img_mat_435_read : OUT STD_LOGIC;
    streamFlowin_mat_436_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    streamFlowin_mat_436_empty_n : IN STD_LOGIC;
    streamFlowin_mat_436_read : OUT STD_LOGIC;
    streamFlowout_mat_437_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    streamFlowout_mat_437_full_n : IN STD_LOGIC;
    streamFlowout_mat_437_write : OUT STD_LOGIC;
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    cols : IN STD_LOGIC_VECTOR (31 downto 0);
    prev_rows : IN STD_LOGIC_VECTOR (31 downto 0);
    prev_cols : IN STD_LOGIC_VECTOR (31 downto 0);
    level : IN STD_LOGIC_VECTOR (31 downto 0);
    scale_up_flag : IN STD_LOGIC_VECTOR (0 downto 0);
    scale_in : IN STD_LOGIC_VECTOR (31 downto 0);
    init_flag : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    prev_rows_ap_vld : IN STD_LOGIC;
    prev_cols_ap_vld : IN STD_LOGIC;
    rows_ap_vld : IN STD_LOGIC;
    cols_ap_vld : IN STD_LOGIC;
    level_ap_vld : IN STD_LOGIC;
    scale_up_flag_ap_vld : IN STD_LOGIC;
    scale_in_ap_vld : IN STD_LOGIC;
    init_flag_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of pyr_dense_optical_flow_accel_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_start : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_full_n : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_done : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_continue : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_idle : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_out : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_streamFlowin_mat_436_read : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowU_split15_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowU_split15_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowV_split16_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowV_split16_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out1_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out2_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out3_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out3_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out4_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out4_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_level_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_level_out_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out_din : STD_LOGIC_VECTOR (0 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out5_din : STD_LOGIC_VECTOR (0 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out5_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out6_write : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_init_flag_out_din : STD_LOGIC_VECTOR (0 downto 0);
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_init_flag_out_write : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_start : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_done : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_continue : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_idle : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_ready : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_strmFlowU_split_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_strmFlowU_scaled_din : STD_LOGIC_VECTOR (15 downto 0);
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_strmFlowU_scaled_write : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_prev_rows_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_prev_cols_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_rows_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_cols_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_scale_up_flag_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_scale_in_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_rows_out_write : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_cols_out_write : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_start : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_done : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_continue : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_idle : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_ready : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_strmFlowV_split_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_strmFlowV_scaled_din : STD_LOGIC_VECTOR (15 downto 0);
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_strmFlowV_scaled_write : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_prev_rows_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_prev_cols_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_rows_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_cols_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_scale_up_flag_read : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_scale_in_read : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_start : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_done : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_continue : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_idle : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_start_out : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_start_write : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_current_img_mat_434_read : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_next_img_mat_435_read : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIt_float8_din : STD_LOGIC_VECTOR (16 downto 0);
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIt_float8_write : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIx1_din : STD_LOGIC_VECTOR (8 downto 0);
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIx1_write : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIy2_din : STD_LOGIC_VECTOR (8 downto 0);
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIy2_write : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowU_scaled17_read : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowV_scaled18_read : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowU_in113_din : STD_LOGIC_VECTOR (15 downto 0);
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowU_in113_write : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowV_in114_din : STD_LOGIC_VECTOR (15 downto 0);
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowV_in114_write : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_rows_read : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_cols_read : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_level_read : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_rows_out_write : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_cols_out_write : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_start : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_done : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_continue : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_idle : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_ready : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_strmIx1_read : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_strmIy2_read : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_strmIt_float8_read : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIx23_din : STD_LOGIC_VECTOR (26 downto 0);
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIx23_write : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIy24_din : STD_LOGIC_VECTOR (26 downto 0);
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIy24_write : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIy7_din : STD_LOGIC_VECTOR (26 downto 0);
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIy7_write : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIt5_din : STD_LOGIC_VECTOR (33 downto 0);
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIt5_write : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIyIt6_din : STD_LOGIC_VECTOR (33 downto 0);
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIyIt6_write : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_rows_read : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_cols_read : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_rows_out_write : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_cols_out_write : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_start : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_start_full_n : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_done : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_continue : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_idle : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_ready : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_start_out : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_start_write : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIx23_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIy24_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIxIy7_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIxIt5_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIyIt6_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowU_in113_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowV_in114_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowU_fil9_din : STD_LOGIC_VECTOR (15 downto 0);
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowU_fil9_write : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowV_fil10_din : STD_LOGIC_VECTOR (15 downto 0);
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowV_fil10_write : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagU19_din : STD_LOGIC_VECTOR (0 downto 0);
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagU19_write : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagV20_din : STD_LOGIC_VECTOR (0 downto 0);
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagV20_write : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_init_flag_read : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out_write : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out1_write : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out_write : STD_LOGIC;
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out2_write : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_start : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_done : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_continue : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_idle : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_ready : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_start_out : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_start_write : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_strmFlowU_fil_read : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_strmFlowU_fil_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_strmFlowU_fil_out_write : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_flagU_read : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_rows_read : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_cols_read : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_rows_out_write : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_cols_out_write : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_start : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_done : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_continue : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_idle : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_ready : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_strmFlowV_fil_read : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_strmFlowV_fil_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_strmFlowV_fil_out_write : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_flagV_read : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_rows_read : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_cols_read : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_start : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_done : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_continue : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_idle : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_ready : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_strmFlowU_fil_out11_read : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_strmFlowV_fil_out12_read : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_streamFlowout_mat_437_din : STD_LOGIC_VECTOR (31 downto 0);
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_streamFlowout_mat_437_write : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_rows_read : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_cols_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal strmFlowU_split_full_n : STD_LOGIC;
    signal strmFlowU_split_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowU_split_empty_n : STD_LOGIC;
    signal strmFlowV_split_full_n : STD_LOGIC;
    signal strmFlowV_split_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowV_split_empty_n : STD_LOGIC;
    signal prev_rows_c_full_n : STD_LOGIC;
    signal prev_rows_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal prev_rows_c_empty_n : STD_LOGIC;
    signal prev_rows_c23_full_n : STD_LOGIC;
    signal prev_rows_c23_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal prev_rows_c23_empty_n : STD_LOGIC;
    signal prev_cols_c_full_n : STD_LOGIC;
    signal prev_cols_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal prev_cols_c_empty_n : STD_LOGIC;
    signal prev_cols_c24_full_n : STD_LOGIC;
    signal prev_cols_c24_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal prev_cols_c24_empty_n : STD_LOGIC;
    signal rows_c_full_n : STD_LOGIC;
    signal rows_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c_empty_n : STD_LOGIC;
    signal rows_c25_full_n : STD_LOGIC;
    signal rows_c25_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal rows_c25_empty_n : STD_LOGIC;
    signal cols_c_full_n : STD_LOGIC;
    signal cols_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c_empty_n : STD_LOGIC;
    signal cols_c26_full_n : STD_LOGIC;
    signal cols_c26_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal cols_c26_empty_n : STD_LOGIC;
    signal level_c_full_n : STD_LOGIC;
    signal level_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal level_c_empty_n : STD_LOGIC;
    signal scale_up_flag_c_full_n : STD_LOGIC;
    signal scale_up_flag_c_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_up_flag_c_empty_n : STD_LOGIC;
    signal scale_up_flag_c27_full_n : STD_LOGIC;
    signal scale_up_flag_c27_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_up_flag_c27_empty_n : STD_LOGIC;
    signal scale_in_c_full_n : STD_LOGIC;
    signal scale_in_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_in_c_empty_n : STD_LOGIC;
    signal scale_in_c28_full_n : STD_LOGIC;
    signal scale_in_c28_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_in_c28_empty_n : STD_LOGIC;
    signal init_flag_c_full_n : STD_LOGIC;
    signal init_flag_c_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal init_flag_c_empty_n : STD_LOGIC;
    signal strmFlowU_scaled_full_n : STD_LOGIC;
    signal strmFlowU_scaled_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowU_scaled_empty_n : STD_LOGIC;
    signal rows_c29_full_n : STD_LOGIC;
    signal rows_c29_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c29_empty_n : STD_LOGIC;
    signal cols_c30_full_n : STD_LOGIC;
    signal cols_c30_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c30_empty_n : STD_LOGIC;
    signal strmFlowV_scaled_full_n : STD_LOGIC;
    signal strmFlowV_scaled_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowV_scaled_empty_n : STD_LOGIC;
    signal strmIt_float_full_n : STD_LOGIC;
    signal strmIt_float_dout : STD_LOGIC_VECTOR (16 downto 0);
    signal strmIt_float_empty_n : STD_LOGIC;
    signal strmIx_full_n : STD_LOGIC;
    signal strmIx_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal strmIx_empty_n : STD_LOGIC;
    signal strmIy_full_n : STD_LOGIC;
    signal strmIy_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal strmIy_empty_n : STD_LOGIC;
    signal strmFlowU_in1_full_n : STD_LOGIC;
    signal strmFlowU_in1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowU_in1_empty_n : STD_LOGIC;
    signal strmFlowV_in1_full_n : STD_LOGIC;
    signal strmFlowV_in1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowV_in1_empty_n : STD_LOGIC;
    signal rows_c31_full_n : STD_LOGIC;
    signal rows_c31_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c31_empty_n : STD_LOGIC;
    signal cols_c32_full_n : STD_LOGIC;
    signal cols_c32_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c32_empty_n : STD_LOGIC;
    signal sigmaIx2_full_n : STD_LOGIC;
    signal sigmaIx2_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmaIx2_empty_n : STD_LOGIC;
    signal sigmaIy2_full_n : STD_LOGIC;
    signal sigmaIy2_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmaIy2_empty_n : STD_LOGIC;
    signal sigmaIxIy_full_n : STD_LOGIC;
    signal sigmaIxIy_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmaIxIy_empty_n : STD_LOGIC;
    signal sigmaIxIt_full_n : STD_LOGIC;
    signal sigmaIxIt_dout : STD_LOGIC_VECTOR (33 downto 0);
    signal sigmaIxIt_empty_n : STD_LOGIC;
    signal sigmaIyIt_full_n : STD_LOGIC;
    signal sigmaIyIt_dout : STD_LOGIC_VECTOR (33 downto 0);
    signal sigmaIyIt_empty_n : STD_LOGIC;
    signal rows_c33_full_n : STD_LOGIC;
    signal rows_c33_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c33_empty_n : STD_LOGIC;
    signal cols_c34_full_n : STD_LOGIC;
    signal cols_c34_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c34_empty_n : STD_LOGIC;
    signal strmFlowU_fil_full_n : STD_LOGIC;
    signal strmFlowU_fil_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowU_fil_empty_n : STD_LOGIC;
    signal strmFlowV_fil_full_n : STD_LOGIC;
    signal strmFlowV_fil_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowV_fil_empty_n : STD_LOGIC;
    signal flagU_full_n : STD_LOGIC;
    signal flagU_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal flagU_empty_n : STD_LOGIC;
    signal flagV_full_n : STD_LOGIC;
    signal flagV_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal flagV_empty_n : STD_LOGIC;
    signal rows_c35_full_n : STD_LOGIC;
    signal rows_c35_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c35_empty_n : STD_LOGIC;
    signal rows_c36_full_n : STD_LOGIC;
    signal rows_c36_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal rows_c36_empty_n : STD_LOGIC;
    signal cols_c37_full_n : STD_LOGIC;
    signal cols_c37_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c37_empty_n : STD_LOGIC;
    signal cols_c38_full_n : STD_LOGIC;
    signal cols_c38_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal cols_c38_empty_n : STD_LOGIC;
    signal strmFlowU_fil_out_full_n : STD_LOGIC;
    signal strmFlowU_fil_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowU_fil_out_empty_n : STD_LOGIC;
    signal rows_c39_full_n : STD_LOGIC;
    signal rows_c39_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c39_empty_n : STD_LOGIC;
    signal cols_c40_full_n : STD_LOGIC;
    signal cols_c40_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c40_empty_n : STD_LOGIC;
    signal strmFlowV_fil_out_full_n : STD_LOGIC;
    signal strmFlowV_fil_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal strmFlowV_fil_out_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready : STD_LOGIC;
    signal split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready : STD_LOGIC;
    signal findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_full_n : STD_LOGIC;
    signal start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_empty_n : STD_LOGIC;
    signal start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_full_n : STD_LOGIC;
    signal start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_empty_n : STD_LOGIC;
    signal start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_full_n : STD_LOGIC;
    signal start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_empty_n : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_start_full_n : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_start_write : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_start_full_n : STD_LOGIC;
    signal scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_start_write : STD_LOGIC;
    signal start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_full_n : STD_LOGIC;
    signal start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_empty_n : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_start_full_n : STD_LOGIC;
    signal find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_start_write : STD_LOGIC;
    signal start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_full_n : STD_LOGIC;
    signal start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_empty_n : STD_LOGIC;
    signal start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_full_n : STD_LOGIC;
    signal start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_empty_n : STD_LOGIC;
    signal start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_full_n : STD_LOGIC;
    signal start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_empty_n : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_start_full_n : STD_LOGIC;
    signal auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_start_write : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_start_full_n : STD_LOGIC;
    signal stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_start_write : STD_LOGIC;

    component pyr_dense_optical_flow_accel_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        streamFlowin_mat_436_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        streamFlowin_mat_436_empty_n : IN STD_LOGIC;
        streamFlowin_mat_436_read : OUT STD_LOGIC;
        strmFlowU_split15_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_split15_full_n : IN STD_LOGIC;
        strmFlowU_split15_write : OUT STD_LOGIC;
        strmFlowV_split16_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_split16_full_n : IN STD_LOGIC;
        strmFlowV_split16_write : OUT STD_LOGIC;
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        rows1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cols2 : IN STD_LOGIC_VECTOR (31 downto 0);
        level : IN STD_LOGIC_VECTOR (31 downto 0);
        scale_up_flag : IN STD_LOGIC_VECTOR (0 downto 0);
        scale_in : IN STD_LOGIC_VECTOR (31 downto 0);
        init_flag : IN STD_LOGIC_VECTOR (0 downto 0);
        rows_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        rows_out1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        rows_out1_full_n : IN STD_LOGIC;
        rows_out1_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC;
        cols_out2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        cols_out2_full_n : IN STD_LOGIC;
        cols_out2_write : OUT STD_LOGIC;
        rows1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows1_out_full_n : IN STD_LOGIC;
        rows1_out_write : OUT STD_LOGIC;
        rows1_out3_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        rows1_out3_full_n : IN STD_LOGIC;
        rows1_out3_write : OUT STD_LOGIC;
        cols2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols2_out_full_n : IN STD_LOGIC;
        cols2_out_write : OUT STD_LOGIC;
        cols2_out4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        cols2_out4_full_n : IN STD_LOGIC;
        cols2_out4_write : OUT STD_LOGIC;
        level_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        level_out_full_n : IN STD_LOGIC;
        level_out_write : OUT STD_LOGIC;
        scale_up_flag_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        scale_up_flag_out_full_n : IN STD_LOGIC;
        scale_up_flag_out_write : OUT STD_LOGIC;
        scale_up_flag_out5_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        scale_up_flag_out5_full_n : IN STD_LOGIC;
        scale_up_flag_out5_write : OUT STD_LOGIC;
        scale_in_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_in_out_full_n : IN STD_LOGIC;
        scale_in_out_write : OUT STD_LOGIC;
        scale_in_out6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_in_out6_full_n : IN STD_LOGIC;
        scale_in_out6_write : OUT STD_LOGIC;
        init_flag_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        init_flag_out_full_n : IN STD_LOGIC;
        init_flag_out_write : OUT STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strmFlowU_split_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_split_empty_n : IN STD_LOGIC;
        strmFlowU_split_read : OUT STD_LOGIC;
        strmFlowU_scaled_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_scaled_full_n : IN STD_LOGIC;
        strmFlowU_scaled_write : OUT STD_LOGIC;
        prev_rows_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        prev_rows_empty_n : IN STD_LOGIC;
        prev_rows_read : OUT STD_LOGIC;
        prev_cols_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        prev_cols_empty_n : IN STD_LOGIC;
        prev_cols_read : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        scale_up_flag_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        scale_up_flag_empty_n : IN STD_LOGIC;
        scale_up_flag_read : OUT STD_LOGIC;
        scale_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        scale_in_empty_n : IN STD_LOGIC;
        scale_in_read : OUT STD_LOGIC;
        rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strmFlowV_split_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_split_empty_n : IN STD_LOGIC;
        strmFlowV_split_read : OUT STD_LOGIC;
        strmFlowV_scaled_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_scaled_full_n : IN STD_LOGIC;
        strmFlowV_scaled_write : OUT STD_LOGIC;
        prev_rows_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        prev_rows_empty_n : IN STD_LOGIC;
        prev_rows_read : OUT STD_LOGIC;
        prev_cols_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        prev_cols_empty_n : IN STD_LOGIC;
        prev_cols_read : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        scale_up_flag_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        scale_up_flag_empty_n : IN STD_LOGIC;
        scale_up_flag_read : OUT STD_LOGIC;
        scale_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        scale_in_empty_n : IN STD_LOGIC;
        scale_in_read : OUT STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        current_img_mat_434_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        current_img_mat_434_empty_n : IN STD_LOGIC;
        current_img_mat_434_read : OUT STD_LOGIC;
        next_img_mat_435_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        next_img_mat_435_empty_n : IN STD_LOGIC;
        next_img_mat_435_read : OUT STD_LOGIC;
        strmIt_float8_din : OUT STD_LOGIC_VECTOR (16 downto 0);
        strmIt_float8_full_n : IN STD_LOGIC;
        strmIt_float8_write : OUT STD_LOGIC;
        strmIx1_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        strmIx1_full_n : IN STD_LOGIC;
        strmIx1_write : OUT STD_LOGIC;
        strmIy2_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        strmIy2_full_n : IN STD_LOGIC;
        strmIy2_write : OUT STD_LOGIC;
        strmFlowU_scaled17_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_scaled17_empty_n : IN STD_LOGIC;
        strmFlowU_scaled17_read : OUT STD_LOGIC;
        strmFlowV_scaled18_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_scaled18_empty_n : IN STD_LOGIC;
        strmFlowV_scaled18_read : OUT STD_LOGIC;
        strmFlowU_in113_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_in113_full_n : IN STD_LOGIC;
        strmFlowU_in113_write : OUT STD_LOGIC;
        strmFlowV_in114_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_in114_full_n : IN STD_LOGIC;
        strmFlowV_in114_write : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        level_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        level_empty_n : IN STD_LOGIC;
        level_read : OUT STD_LOGIC;
        rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strmIx1_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        strmIx1_empty_n : IN STD_LOGIC;
        strmIx1_read : OUT STD_LOGIC;
        strmIy2_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        strmIy2_empty_n : IN STD_LOGIC;
        strmIy2_read : OUT STD_LOGIC;
        strmIt_float8_dout : IN STD_LOGIC_VECTOR (16 downto 0);
        strmIt_float8_empty_n : IN STD_LOGIC;
        strmIt_float8_read : OUT STD_LOGIC;
        sigmaIx23_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        sigmaIx23_full_n : IN STD_LOGIC;
        sigmaIx23_write : OUT STD_LOGIC;
        sigmaIy24_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        sigmaIy24_full_n : IN STD_LOGIC;
        sigmaIy24_write : OUT STD_LOGIC;
        sigmaIxIy7_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        sigmaIxIy7_full_n : IN STD_LOGIC;
        sigmaIxIy7_write : OUT STD_LOGIC;
        sigmaIxIt5_din : OUT STD_LOGIC_VECTOR (33 downto 0);
        sigmaIxIt5_full_n : IN STD_LOGIC;
        sigmaIxIt5_write : OUT STD_LOGIC;
        sigmaIyIt6_din : OUT STD_LOGIC_VECTOR (33 downto 0);
        sigmaIyIt6_full_n : IN STD_LOGIC;
        sigmaIyIt6_write : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        sigmaIx23_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        sigmaIx23_empty_n : IN STD_LOGIC;
        sigmaIx23_read : OUT STD_LOGIC;
        sigmaIy24_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        sigmaIy24_empty_n : IN STD_LOGIC;
        sigmaIy24_read : OUT STD_LOGIC;
        sigmaIxIy7_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        sigmaIxIy7_empty_n : IN STD_LOGIC;
        sigmaIxIy7_read : OUT STD_LOGIC;
        sigmaIxIt5_dout : IN STD_LOGIC_VECTOR (33 downto 0);
        sigmaIxIt5_empty_n : IN STD_LOGIC;
        sigmaIxIt5_read : OUT STD_LOGIC;
        sigmaIyIt6_dout : IN STD_LOGIC_VECTOR (33 downto 0);
        sigmaIyIt6_empty_n : IN STD_LOGIC;
        sigmaIyIt6_read : OUT STD_LOGIC;
        strmFlowU_in113_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_in113_empty_n : IN STD_LOGIC;
        strmFlowU_in113_read : OUT STD_LOGIC;
        strmFlowV_in114_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_in114_empty_n : IN STD_LOGIC;
        strmFlowV_in114_read : OUT STD_LOGIC;
        strmFlowU_fil9_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_fil9_full_n : IN STD_LOGIC;
        strmFlowU_fil9_write : OUT STD_LOGIC;
        strmFlowV_fil10_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_fil10_full_n : IN STD_LOGIC;
        strmFlowV_fil10_write : OUT STD_LOGIC;
        flagU19_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        flagU19_full_n : IN STD_LOGIC;
        flagU19_write : OUT STD_LOGIC;
        flagV20_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        flagV20_full_n : IN STD_LOGIC;
        flagV20_write : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        init_flag_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        init_flag_empty_n : IN STD_LOGIC;
        init_flag_read : OUT STD_LOGIC;
        rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        rows_out1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        rows_out1_full_n : IN STD_LOGIC;
        rows_out1_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC;
        cols_out2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        cols_out2_full_n : IN STD_LOGIC;
        cols_out2_write : OUT STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        strmFlowU_fil_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_fil_empty_n : IN STD_LOGIC;
        strmFlowU_fil_read : OUT STD_LOGIC;
        strmFlowU_fil_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_fil_out_full_n : IN STD_LOGIC;
        strmFlowU_fil_out_write : OUT STD_LOGIC;
        flagU_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        flagU_empty_n : IN STD_LOGIC;
        flagU_read : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_out_full_n : IN STD_LOGIC;
        rows_out_write : OUT STD_LOGIC;
        cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_out_full_n : IN STD_LOGIC;
        cols_out_write : OUT STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strmFlowV_fil_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_fil_empty_n : IN STD_LOGIC;
        strmFlowV_fil_read : OUT STD_LOGIC;
        strmFlowV_fil_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_fil_out_full_n : IN STD_LOGIC;
        strmFlowV_fil_out_write : OUT STD_LOGIC;
        flagV_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        flagV_empty_n : IN STD_LOGIC;
        flagV_read : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strmFlowU_fil_out11_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowU_fil_out11_empty_n : IN STD_LOGIC;
        strmFlowU_fil_out11_read : OUT STD_LOGIC;
        strmFlowV_fil_out12_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        strmFlowV_fil_out12_empty_n : IN STD_LOGIC;
        strmFlowV_fil_out12_read : OUT STD_LOGIC;
        streamFlowout_mat_437_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        streamFlowout_mat_437_full_n : IN STD_LOGIC;
        streamFlowout_mat_437_write : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w1_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w17_d64_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (16 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (16 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w9_d64_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w16_d32640_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w27_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (26 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (26 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w34_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (33 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (33 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_fifo_w1_d5000_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_bMq IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_bNq IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10bOq IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9bPq IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pyr_dense_optical_flow_accel_start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_bQq IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0 : component pyr_dense_optical_flow_accel_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_start,
        start_full_n => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_full_n,
        ap_done => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_done,
        ap_continue => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_continue,
        ap_idle => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_idle,
        ap_ready => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready,
        start_out => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_out,
        start_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_write,
        streamFlowin_mat_436_dout => streamFlowin_mat_436_dout,
        streamFlowin_mat_436_empty_n => streamFlowin_mat_436_empty_n,
        streamFlowin_mat_436_read => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_streamFlowin_mat_436_read,
        strmFlowU_split15_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowU_split15_din,
        strmFlowU_split15_full_n => strmFlowU_split_full_n,
        strmFlowU_split15_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowU_split15_write,
        strmFlowV_split16_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowV_split16_din,
        strmFlowV_split16_full_n => strmFlowV_split_full_n,
        strmFlowV_split16_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowV_split16_write,
        rows => prev_rows,
        cols => prev_cols,
        rows1 => rows,
        cols2 => cols,
        level => level,
        scale_up_flag => scale_up_flag,
        scale_in => scale_in,
        init_flag => init_flag,
        rows_out_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out_din,
        rows_out_full_n => prev_rows_c_full_n,
        rows_out_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out_write,
        rows_out1_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out1_din,
        rows_out1_full_n => prev_rows_c23_full_n,
        rows_out1_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out1_write,
        cols_out_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out_din,
        cols_out_full_n => prev_cols_c_full_n,
        cols_out_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out_write,
        cols_out2_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out2_din,
        cols_out2_full_n => prev_cols_c24_full_n,
        cols_out2_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out2_write,
        rows1_out_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out_din,
        rows1_out_full_n => rows_c_full_n,
        rows1_out_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out_write,
        rows1_out3_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out3_din,
        rows1_out3_full_n => rows_c25_full_n,
        rows1_out3_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out3_write,
        cols2_out_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out_din,
        cols2_out_full_n => cols_c_full_n,
        cols2_out_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out_write,
        cols2_out4_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out4_din,
        cols2_out4_full_n => cols_c26_full_n,
        cols2_out4_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out4_write,
        level_out_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_level_out_din,
        level_out_full_n => level_c_full_n,
        level_out_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_level_out_write,
        scale_up_flag_out_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out_din,
        scale_up_flag_out_full_n => scale_up_flag_c_full_n,
        scale_up_flag_out_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out_write,
        scale_up_flag_out5_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out5_din,
        scale_up_flag_out5_full_n => scale_up_flag_c27_full_n,
        scale_up_flag_out5_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out5_write,
        scale_in_out_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out_din,
        scale_in_out_full_n => scale_in_c_full_n,
        scale_in_out_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out_write,
        scale_in_out6_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out6_din,
        scale_in_out6_full_n => scale_in_c28_full_n,
        scale_in_out6_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out6_write,
        init_flag_out_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_init_flag_out_din,
        init_flag_out_full_n => init_flag_c_full_n,
        init_flag_out_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_init_flag_out_write);

    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0 : component pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_start,
        ap_done => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_done,
        ap_continue => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_continue,
        ap_idle => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_idle,
        ap_ready => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_ready,
        strmFlowU_split_dout => strmFlowU_split_dout,
        strmFlowU_split_empty_n => strmFlowU_split_empty_n,
        strmFlowU_split_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_strmFlowU_split_read,
        strmFlowU_scaled_din => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_strmFlowU_scaled_din,
        strmFlowU_scaled_full_n => strmFlowU_scaled_full_n,
        strmFlowU_scaled_write => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_strmFlowU_scaled_write,
        prev_rows_dout => prev_rows_c_dout,
        prev_rows_empty_n => prev_rows_c_empty_n,
        prev_rows_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_prev_rows_read,
        prev_cols_dout => prev_cols_c_dout,
        prev_cols_empty_n => prev_cols_c_empty_n,
        prev_cols_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_prev_cols_read,
        rows_dout => rows_c_dout,
        rows_empty_n => rows_c_empty_n,
        rows_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_rows_read,
        cols_dout => cols_c_dout,
        cols_empty_n => cols_c_empty_n,
        cols_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_cols_read,
        scale_up_flag_dout => scale_up_flag_c_dout,
        scale_up_flag_empty_n => scale_up_flag_c_empty_n,
        scale_up_flag_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_scale_up_flag_read,
        scale_in_dout => scale_in_c_dout,
        scale_in_empty_n => scale_in_c_empty_n,
        scale_in_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_scale_in_read,
        rows_out_din => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_rows_out_din,
        rows_out_full_n => rows_c29_full_n,
        rows_out_write => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_rows_out_write,
        cols_out_din => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_cols_out_din,
        cols_out_full_n => cols_c30_full_n,
        cols_out_write => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_cols_out_write);

    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0 : component pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_start,
        ap_done => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_done,
        ap_continue => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_continue,
        ap_idle => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_idle,
        ap_ready => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_ready,
        strmFlowV_split_dout => strmFlowV_split_dout,
        strmFlowV_split_empty_n => strmFlowV_split_empty_n,
        strmFlowV_split_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_strmFlowV_split_read,
        strmFlowV_scaled_din => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_strmFlowV_scaled_din,
        strmFlowV_scaled_full_n => strmFlowV_scaled_full_n,
        strmFlowV_scaled_write => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_strmFlowV_scaled_write,
        prev_rows_dout => prev_rows_c23_dout,
        prev_rows_empty_n => prev_rows_c23_empty_n,
        prev_rows_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_prev_rows_read,
        prev_cols_dout => prev_cols_c24_dout,
        prev_cols_empty_n => prev_cols_c24_empty_n,
        prev_cols_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_prev_cols_read,
        rows_dout => rows_c25_dout,
        rows_empty_n => rows_c25_empty_n,
        rows_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_rows_read,
        cols_dout => cols_c26_dout,
        cols_empty_n => cols_c26_empty_n,
        cols_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_cols_read,
        scale_up_flag_dout => scale_up_flag_c27_dout,
        scale_up_flag_empty_n => scale_up_flag_c27_empty_n,
        scale_up_flag_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_scale_up_flag_read,
        scale_in_dout => scale_in_c28_dout,
        scale_in_empty_n => scale_in_c28_empty_n,
        scale_in_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_scale_in_read);

    findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0 : component pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_start,
        start_full_n => start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_full_n,
        ap_done => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_done,
        ap_continue => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_continue,
        ap_idle => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_idle,
        ap_ready => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready,
        start_out => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_start_out,
        start_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_start_write,
        current_img_mat_434_dout => current_img_mat_434_dout,
        current_img_mat_434_empty_n => current_img_mat_434_empty_n,
        current_img_mat_434_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_current_img_mat_434_read,
        next_img_mat_435_dout => next_img_mat_435_dout,
        next_img_mat_435_empty_n => next_img_mat_435_empty_n,
        next_img_mat_435_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_next_img_mat_435_read,
        strmIt_float8_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIt_float8_din,
        strmIt_float8_full_n => strmIt_float_full_n,
        strmIt_float8_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIt_float8_write,
        strmIx1_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIx1_din,
        strmIx1_full_n => strmIx_full_n,
        strmIx1_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIx1_write,
        strmIy2_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIy2_din,
        strmIy2_full_n => strmIy_full_n,
        strmIy2_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIy2_write,
        strmFlowU_scaled17_dout => strmFlowU_scaled_dout,
        strmFlowU_scaled17_empty_n => strmFlowU_scaled_empty_n,
        strmFlowU_scaled17_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowU_scaled17_read,
        strmFlowV_scaled18_dout => strmFlowV_scaled_dout,
        strmFlowV_scaled18_empty_n => strmFlowV_scaled_empty_n,
        strmFlowV_scaled18_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowV_scaled18_read,
        strmFlowU_in113_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowU_in113_din,
        strmFlowU_in113_full_n => strmFlowU_in1_full_n,
        strmFlowU_in113_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowU_in113_write,
        strmFlowV_in114_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowV_in114_din,
        strmFlowV_in114_full_n => strmFlowV_in1_full_n,
        strmFlowV_in114_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowV_in114_write,
        rows_dout => rows_c29_dout,
        rows_empty_n => rows_c29_empty_n,
        rows_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_rows_read,
        cols_dout => cols_c30_dout,
        cols_empty_n => cols_c30_empty_n,
        cols_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_cols_read,
        level_dout => level_c_dout,
        level_empty_n => level_c_empty_n,
        level_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_level_read,
        rows_out_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_rows_out_din,
        rows_out_full_n => rows_c31_full_n,
        rows_out_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_rows_out_write,
        cols_out_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_cols_out_din,
        cols_out_full_n => cols_c32_full_n,
        cols_out_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_cols_out_write);

    find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0 : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_start,
        ap_done => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_done,
        ap_continue => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_continue,
        ap_idle => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_idle,
        ap_ready => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_ready,
        strmIx1_dout => strmIx_dout,
        strmIx1_empty_n => strmIx_empty_n,
        strmIx1_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_strmIx1_read,
        strmIy2_dout => strmIy_dout,
        strmIy2_empty_n => strmIy_empty_n,
        strmIy2_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_strmIy2_read,
        strmIt_float8_dout => strmIt_float_dout,
        strmIt_float8_empty_n => strmIt_float_empty_n,
        strmIt_float8_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_strmIt_float8_read,
        sigmaIx23_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIx23_din,
        sigmaIx23_full_n => sigmaIx2_full_n,
        sigmaIx23_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIx23_write,
        sigmaIy24_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIy24_din,
        sigmaIy24_full_n => sigmaIy2_full_n,
        sigmaIy24_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIy24_write,
        sigmaIxIy7_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIy7_din,
        sigmaIxIy7_full_n => sigmaIxIy_full_n,
        sigmaIxIy7_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIy7_write,
        sigmaIxIt5_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIt5_din,
        sigmaIxIt5_full_n => sigmaIxIt_full_n,
        sigmaIxIt5_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIt5_write,
        sigmaIyIt6_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIyIt6_din,
        sigmaIyIt6_full_n => sigmaIyIt_full_n,
        sigmaIyIt6_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIyIt6_write,
        rows_dout => rows_c31_dout,
        rows_empty_n => rows_c31_empty_n,
        rows_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_rows_read,
        cols_dout => cols_c32_dout,
        cols_empty_n => cols_c32_empty_n,
        cols_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_cols_read,
        rows_out_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_rows_out_din,
        rows_out_full_n => rows_c33_full_n,
        rows_out_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_rows_out_write,
        cols_out_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_cols_out_din,
        cols_out_full_n => cols_c34_full_n,
        cols_out_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_cols_out_write);

    find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0 : component pyr_dense_optical_flow_accel_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_start,
        start_full_n => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_start_full_n,
        ap_done => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_done,
        ap_continue => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_continue,
        ap_idle => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_idle,
        ap_ready => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_ready,
        start_out => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_start_out,
        start_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_start_write,
        sigmaIx23_dout => sigmaIx2_dout,
        sigmaIx23_empty_n => sigmaIx2_empty_n,
        sigmaIx23_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIx23_read,
        sigmaIy24_dout => sigmaIy2_dout,
        sigmaIy24_empty_n => sigmaIy2_empty_n,
        sigmaIy24_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIy24_read,
        sigmaIxIy7_dout => sigmaIxIy_dout,
        sigmaIxIy7_empty_n => sigmaIxIy_empty_n,
        sigmaIxIy7_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIxIy7_read,
        sigmaIxIt5_dout => sigmaIxIt_dout,
        sigmaIxIt5_empty_n => sigmaIxIt_empty_n,
        sigmaIxIt5_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIxIt5_read,
        sigmaIyIt6_dout => sigmaIyIt_dout,
        sigmaIyIt6_empty_n => sigmaIyIt_empty_n,
        sigmaIyIt6_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIyIt6_read,
        strmFlowU_in113_dout => strmFlowU_in1_dout,
        strmFlowU_in113_empty_n => strmFlowU_in1_empty_n,
        strmFlowU_in113_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowU_in113_read,
        strmFlowV_in114_dout => strmFlowV_in1_dout,
        strmFlowV_in114_empty_n => strmFlowV_in1_empty_n,
        strmFlowV_in114_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowV_in114_read,
        strmFlowU_fil9_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowU_fil9_din,
        strmFlowU_fil9_full_n => strmFlowU_fil_full_n,
        strmFlowU_fil9_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowU_fil9_write,
        strmFlowV_fil10_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowV_fil10_din,
        strmFlowV_fil10_full_n => strmFlowV_fil_full_n,
        strmFlowV_fil10_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowV_fil10_write,
        flagU19_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagU19_din,
        flagU19_full_n => flagU_full_n,
        flagU19_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagU19_write,
        flagV20_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagV20_din,
        flagV20_full_n => flagV_full_n,
        flagV20_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagV20_write,
        rows_dout => rows_c33_dout,
        rows_empty_n => rows_c33_empty_n,
        rows_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_read,
        cols_dout => cols_c34_dout,
        cols_empty_n => cols_c34_empty_n,
        cols_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_read,
        init_flag_dout => init_flag_c_dout,
        init_flag_empty_n => init_flag_c_empty_n,
        init_flag_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_init_flag_read,
        rows_out_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out_din,
        rows_out_full_n => rows_c35_full_n,
        rows_out_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out_write,
        rows_out1_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out1_din,
        rows_out1_full_n => rows_c36_full_n,
        rows_out1_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out1_write,
        cols_out_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out_din,
        cols_out_full_n => cols_c37_full_n,
        cols_out_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out_write,
        cols_out2_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out2_din,
        cols_out2_full_n => cols_c38_full_n,
        cols_out2_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out2_write);

    auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0 : component pyr_dense_optical_flow_accel_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_start,
        start_full_n => start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_full_n,
        ap_done => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_done,
        ap_continue => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_continue,
        ap_idle => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_idle,
        ap_ready => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_ready,
        start_out => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_start_out,
        start_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_start_write,
        strmFlowU_fil_dout => strmFlowU_fil_dout,
        strmFlowU_fil_empty_n => strmFlowU_fil_empty_n,
        strmFlowU_fil_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_strmFlowU_fil_read,
        strmFlowU_fil_out_din => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_strmFlowU_fil_out_din,
        strmFlowU_fil_out_full_n => strmFlowU_fil_out_full_n,
        strmFlowU_fil_out_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_strmFlowU_fil_out_write,
        flagU_dout => flagU_dout,
        flagU_empty_n => flagU_empty_n,
        flagU_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_flagU_read,
        rows_dout => rows_c35_dout,
        rows_empty_n => rows_c35_empty_n,
        rows_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_rows_read,
        cols_dout => cols_c37_dout,
        cols_empty_n => cols_c37_empty_n,
        cols_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_cols_read,
        rows_out_din => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_rows_out_din,
        rows_out_full_n => rows_c39_full_n,
        rows_out_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_rows_out_write,
        cols_out_din => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_cols_out_din,
        cols_out_full_n => cols_c40_full_n,
        cols_out_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_cols_out_write);

    auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0 : component pyr_dense_optical_flow_accel_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_start,
        ap_done => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_done,
        ap_continue => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_continue,
        ap_idle => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_idle,
        ap_ready => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_ready,
        strmFlowV_fil_dout => strmFlowV_fil_dout,
        strmFlowV_fil_empty_n => strmFlowV_fil_empty_n,
        strmFlowV_fil_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_strmFlowV_fil_read,
        strmFlowV_fil_out_din => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_strmFlowV_fil_out_din,
        strmFlowV_fil_out_full_n => strmFlowV_fil_out_full_n,
        strmFlowV_fil_out_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_strmFlowV_fil_out_write,
        flagV_dout => flagV_dout,
        flagV_empty_n => flagV_empty_n,
        flagV_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_flagV_read,
        rows_dout => rows_c36_dout,
        rows_empty_n => rows_c36_empty_n,
        rows_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_rows_read,
        cols_dout => cols_c38_dout,
        cols_empty_n => cols_c38_empty_n,
        cols_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_cols_read);

    stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0 : component pyr_dense_optical_flow_accel_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_start,
        ap_done => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_done,
        ap_continue => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_continue,
        ap_idle => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_idle,
        ap_ready => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_ready,
        strmFlowU_fil_out11_dout => strmFlowU_fil_out_dout,
        strmFlowU_fil_out11_empty_n => strmFlowU_fil_out_empty_n,
        strmFlowU_fil_out11_read => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_strmFlowU_fil_out11_read,
        strmFlowV_fil_out12_dout => strmFlowV_fil_out_dout,
        strmFlowV_fil_out12_empty_n => strmFlowV_fil_out_empty_n,
        strmFlowV_fil_out12_read => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_strmFlowV_fil_out12_read,
        streamFlowout_mat_437_din => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_streamFlowout_mat_437_din,
        streamFlowout_mat_437_full_n => streamFlowout_mat_437_full_n,
        streamFlowout_mat_437_write => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_streamFlowout_mat_437_write,
        rows_dout => rows_c39_dout,
        rows_empty_n => rows_c39_empty_n,
        rows_read => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_rows_read,
        cols_dout => cols_c40_dout,
        cols_empty_n => cols_c40_empty_n,
        cols_read => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_cols_read);

    strmFlowU_split_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowU_split15_din,
        if_full_n => strmFlowU_split_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowU_split15_write,
        if_dout => strmFlowU_split_dout,
        if_empty_n => strmFlowU_split_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_strmFlowU_split_read);

    strmFlowV_split_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowV_split16_din,
        if_full_n => strmFlowV_split_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_strmFlowV_split16_write,
        if_dout => strmFlowV_split_dout,
        if_empty_n => strmFlowV_split_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_strmFlowV_split_read);

    prev_rows_c_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out_din,
        if_full_n => prev_rows_c_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out_write,
        if_dout => prev_rows_c_dout,
        if_empty_n => prev_rows_c_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_prev_rows_read);

    prev_rows_c23_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out1_din,
        if_full_n => prev_rows_c23_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows_out1_write,
        if_dout => prev_rows_c23_dout,
        if_empty_n => prev_rows_c23_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_prev_rows_read);

    prev_cols_c_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out_din,
        if_full_n => prev_cols_c_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out_write,
        if_dout => prev_cols_c_dout,
        if_empty_n => prev_cols_c_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_prev_cols_read);

    prev_cols_c24_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out2_din,
        if_full_n => prev_cols_c24_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols_out2_write,
        if_dout => prev_cols_c24_dout,
        if_empty_n => prev_cols_c24_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_prev_cols_read);

    rows_c_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out_din,
        if_full_n => rows_c_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out_write,
        if_dout => rows_c_dout,
        if_empty_n => rows_c_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_rows_read);

    rows_c25_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out3_din,
        if_full_n => rows_c25_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_rows1_out3_write,
        if_dout => rows_c25_dout,
        if_empty_n => rows_c25_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_rows_read);

    cols_c_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out_din,
        if_full_n => cols_c_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out_write,
        if_dout => cols_c_dout,
        if_empty_n => cols_c_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_cols_read);

    cols_c26_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out4_din,
        if_full_n => cols_c26_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_cols2_out4_write,
        if_dout => cols_c26_dout,
        if_empty_n => cols_c26_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_cols_read);

    level_c_U : component pyr_dense_optical_flow_accel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_level_out_din,
        if_full_n => level_c_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_level_out_write,
        if_dout => level_c_dout,
        if_empty_n => level_c_empty_n,
        if_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_level_read);

    scale_up_flag_c_U : component pyr_dense_optical_flow_accel_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out_din,
        if_full_n => scale_up_flag_c_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out_write,
        if_dout => scale_up_flag_c_dout,
        if_empty_n => scale_up_flag_c_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_scale_up_flag_read);

    scale_up_flag_c27_U : component pyr_dense_optical_flow_accel_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out5_din,
        if_full_n => scale_up_flag_c27_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_up_flag_out5_write,
        if_dout => scale_up_flag_c27_dout,
        if_empty_n => scale_up_flag_c27_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_scale_up_flag_read);

    scale_in_c_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out_din,
        if_full_n => scale_in_c_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out_write,
        if_dout => scale_in_c_dout,
        if_empty_n => scale_in_c_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_scale_in_read);

    scale_in_c28_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out6_din,
        if_full_n => scale_in_c28_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_scale_in_out6_write,
        if_dout => scale_in_c28_dout,
        if_empty_n => scale_in_c28_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_scale_in_read);

    init_flag_c_U : component pyr_dense_optical_flow_accel_fifo_w1_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_init_flag_out_din,
        if_full_n => init_flag_c_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_init_flag_out_write,
        if_dout => init_flag_c_dout,
        if_empty_n => init_flag_c_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_init_flag_read);

    strmFlowU_scaled_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_strmFlowU_scaled_din,
        if_full_n => strmFlowU_scaled_full_n,
        if_write => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_strmFlowU_scaled_write,
        if_dout => strmFlowU_scaled_dout,
        if_empty_n => strmFlowU_scaled_empty_n,
        if_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowU_scaled17_read);

    rows_c29_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_rows_out_din,
        if_full_n => rows_c29_full_n,
        if_write => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_rows_out_write,
        if_dout => rows_c29_dout,
        if_empty_n => rows_c29_empty_n,
        if_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_rows_read);

    cols_c30_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_cols_out_din,
        if_full_n => cols_c30_full_n,
        if_write => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_cols_out_write,
        if_dout => cols_c30_dout,
        if_empty_n => cols_c30_empty_n,
        if_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_cols_read);

    strmFlowV_scaled_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_strmFlowV_scaled_din,
        if_full_n => strmFlowV_scaled_full_n,
        if_write => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_strmFlowV_scaled_write,
        if_dout => strmFlowV_scaled_dout,
        if_empty_n => strmFlowV_scaled_empty_n,
        if_read => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowV_scaled18_read);

    strmIt_float_U : component pyr_dense_optical_flow_accel_fifo_w17_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIt_float8_din,
        if_full_n => strmIt_float_full_n,
        if_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIt_float8_write,
        if_dout => strmIt_float_dout,
        if_empty_n => strmIt_float_empty_n,
        if_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_strmIt_float8_read);

    strmIx_U : component pyr_dense_optical_flow_accel_fifo_w9_d64_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIx1_din,
        if_full_n => strmIx_full_n,
        if_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIx1_write,
        if_dout => strmIx_dout,
        if_empty_n => strmIx_empty_n,
        if_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_strmIx1_read);

    strmIy_U : component pyr_dense_optical_flow_accel_fifo_w9_d64_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIy2_din,
        if_full_n => strmIy_full_n,
        if_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmIy2_write,
        if_dout => strmIy_dout,
        if_empty_n => strmIy_empty_n,
        if_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_strmIy2_read);

    strmFlowU_in1_U : component pyr_dense_optical_flow_accel_fifo_w16_d32640_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowU_in113_din,
        if_full_n => strmFlowU_in1_full_n,
        if_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowU_in113_write,
        if_dout => strmFlowU_in1_dout,
        if_empty_n => strmFlowU_in1_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowU_in113_read);

    strmFlowV_in1_U : component pyr_dense_optical_flow_accel_fifo_w16_d32640_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowV_in114_din,
        if_full_n => strmFlowV_in1_full_n,
        if_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_strmFlowV_in114_write,
        if_dout => strmFlowV_in1_dout,
        if_empty_n => strmFlowV_in1_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowV_in114_read);

    rows_c31_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_rows_out_din,
        if_full_n => rows_c31_full_n,
        if_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_rows_out_write,
        if_dout => rows_c31_dout,
        if_empty_n => rows_c31_empty_n,
        if_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_rows_read);

    cols_c32_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_cols_out_din,
        if_full_n => cols_c32_full_n,
        if_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_cols_out_write,
        if_dout => cols_c32_dout,
        if_empty_n => cols_c32_empty_n,
        if_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_cols_read);

    sigmaIx2_U : component pyr_dense_optical_flow_accel_fifo_w27_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIx23_din,
        if_full_n => sigmaIx2_full_n,
        if_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIx23_write,
        if_dout => sigmaIx2_dout,
        if_empty_n => sigmaIx2_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIx23_read);

    sigmaIy2_U : component pyr_dense_optical_flow_accel_fifo_w27_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIy24_din,
        if_full_n => sigmaIy2_full_n,
        if_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIy24_write,
        if_dout => sigmaIy2_dout,
        if_empty_n => sigmaIy2_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIy24_read);

    sigmaIxIy_U : component pyr_dense_optical_flow_accel_fifo_w27_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIy7_din,
        if_full_n => sigmaIxIy_full_n,
        if_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIy7_write,
        if_dout => sigmaIxIy_dout,
        if_empty_n => sigmaIxIy_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIxIy7_read);

    sigmaIxIt_U : component pyr_dense_optical_flow_accel_fifo_w34_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIt5_din,
        if_full_n => sigmaIxIt_full_n,
        if_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIxIt5_write,
        if_dout => sigmaIxIt_dout,
        if_empty_n => sigmaIxIt_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIxIt5_read);

    sigmaIyIt_U : component pyr_dense_optical_flow_accel_fifo_w34_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIyIt6_din,
        if_full_n => sigmaIyIt_full_n,
        if_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_sigmaIyIt6_write,
        if_dout => sigmaIyIt_dout,
        if_empty_n => sigmaIyIt_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_sigmaIyIt6_read);

    rows_c33_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_rows_out_din,
        if_full_n => rows_c33_full_n,
        if_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_rows_out_write,
        if_dout => rows_c33_dout,
        if_empty_n => rows_c33_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_read);

    cols_c34_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_cols_out_din,
        if_full_n => cols_c34_full_n,
        if_write => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_cols_out_write,
        if_dout => cols_c34_dout,
        if_empty_n => cols_c34_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_read);

    strmFlowU_fil_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowU_fil9_din,
        if_full_n => strmFlowU_fil_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowU_fil9_write,
        if_dout => strmFlowU_fil_dout,
        if_empty_n => strmFlowU_fil_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_strmFlowU_fil_read);

    strmFlowV_fil_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowV_fil10_din,
        if_full_n => strmFlowV_fil_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_strmFlowV_fil10_write,
        if_dout => strmFlowV_fil_dout,
        if_empty_n => strmFlowV_fil_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_strmFlowV_fil_read);

    flagU_U : component pyr_dense_optical_flow_accel_fifo_w1_d5000_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagU19_din,
        if_full_n => flagU_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagU19_write,
        if_dout => flagU_dout,
        if_empty_n => flagU_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_flagU_read);

    flagV_U : component pyr_dense_optical_flow_accel_fifo_w1_d5000_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagV20_din,
        if_full_n => flagV_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_flagV20_write,
        if_dout => flagV_dout,
        if_empty_n => flagV_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_flagV_read);

    rows_c35_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out_din,
        if_full_n => rows_c35_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out_write,
        if_dout => rows_c35_dout,
        if_empty_n => rows_c35_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_rows_read);

    rows_c36_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out1_din,
        if_full_n => rows_c36_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_rows_out1_write,
        if_dout => rows_c36_dout,
        if_empty_n => rows_c36_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_rows_read);

    cols_c37_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out_din,
        if_full_n => cols_c37_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out_write,
        if_dout => cols_c37_dout,
        if_empty_n => cols_c37_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_cols_read);

    cols_c38_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out2_din,
        if_full_n => cols_c38_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_cols_out2_write,
        if_dout => cols_c38_dout,
        if_empty_n => cols_c38_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_cols_read);

    strmFlowU_fil_out_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_strmFlowU_fil_out_din,
        if_full_n => strmFlowU_fil_out_full_n,
        if_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_strmFlowU_fil_out_write,
        if_dout => strmFlowU_fil_out_dout,
        if_empty_n => strmFlowU_fil_out_empty_n,
        if_read => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_strmFlowU_fil_out11_read);

    rows_c39_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_rows_out_din,
        if_full_n => rows_c39_full_n,
        if_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_rows_out_write,
        if_dout => rows_c39_dout,
        if_empty_n => rows_c39_empty_n,
        if_read => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_rows_read);

    cols_c40_U : component pyr_dense_optical_flow_accel_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_cols_out_din,
        if_full_n => cols_c40_full_n,
        if_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_cols_out_write,
        if_dout => cols_c40_dout,
        if_empty_n => cols_c40_empty_n,
        if_read => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_cols_read);

    strmFlowV_fil_out_U : component pyr_dense_optical_flow_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_strmFlowV_fil_out_din,
        if_full_n => strmFlowV_fil_out_full_n,
        if_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_strmFlowV_fil_out_write,
        if_dout => strmFlowV_fil_out_dout,
        if_empty_n => strmFlowV_fil_out_empty_n,
        if_read => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_strmFlowV_fil_out12_read);

    start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_bMq_U : component pyr_dense_optical_flow_accel_start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_bMq
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_din,
        if_full_n => start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_write,
        if_dout => start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_dout,
        if_empty_n => start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_ready);

    start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_bNq_U : component pyr_dense_optical_flow_accel_start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_bNq
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_din,
        if_full_n => start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_write,
        if_dout => start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_dout,
        if_empty_n => start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_empty_n,
        if_read => scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_ready);

    start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10bOq_U : component pyr_dense_optical_flow_accel_start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10bOq
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_din,
        if_full_n => start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_full_n,
        if_write => split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_write,
        if_dout => start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_dout,
        if_empty_n => start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_empty_n,
        if_read => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_ready);

    start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9bPq_U : component pyr_dense_optical_flow_accel_start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9bPq
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_din,
        if_full_n => start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_full_n,
        if_write => findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_start_write,
        if_dout => start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_dout,
        if_empty_n => start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_empty_n,
        if_read => find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_ready);

    start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_U : component pyr_dense_optical_flow_accel_start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_din,
        if_full_n => start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_start_write,
        if_dout => start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_dout,
        if_empty_n => start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_ready);

    start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_U : component pyr_dense_optical_flow_accel_start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_din,
        if_full_n => start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_full_n,
        if_write => find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_start_write,
        if_dout => start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_dout,
        if_empty_n => start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_empty_n,
        if_read => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_ready);

    start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_bQq_U : component pyr_dense_optical_flow_accel_start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_bQq
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_din,
        if_full_n => start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_full_n,
        if_write => auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_start_write,
        if_dout => start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_dout,
        if_empty_n => start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_empty_n,
        if_read => stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_ready);





    ap_sync_reg_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready <= ap_sync_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready <= ap_sync_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready = ap_const_logic_0))) then 
                findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready_count <= std_logic_vector(unsigned(findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready = ap_const_logic_1))) then 
                findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready_count <= std_logic_vector(unsigned(findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready = ap_const_logic_0))) then 
                split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready_count <= std_logic_vector(unsigned(split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready = ap_const_logic_1))) then 
                split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready_count <= std_logic_vector(unsigned(split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    ap_done <= stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_done;
    ap_idle <= (stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_idle and split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_idle and scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_idle and scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_idle and find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_idle and find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_idle and findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_idle and auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_idle and auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_done;
    ap_sync_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready <= (findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready or ap_sync_reg_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready);
    ap_sync_ready <= (ap_sync_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready and ap_sync_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready);
    ap_sync_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready <= (split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready or ap_sync_reg_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready);
    auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_continue <= ap_const_logic_1;
    auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_ap_start <= start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_empty_n;
    auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_continue <= ap_const_logic_1;
    auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_ap_start <= start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_empty_n;
    auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_start_full_n <= ap_const_logic_1;
    auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_start_write <= ap_const_logic_0;
    current_img_mat_434_read <= findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_current_img_mat_434_read;
    findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_continue <= ap_const_logic_1;
    findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_start <= ((ap_sync_reg_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_ap_ready xor ap_const_logic_1) and ap_start);
    find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_continue <= ap_const_logic_1;
    find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_ap_start <= start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_empty_n;
    find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_start_full_n <= ap_const_logic_1;
    find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_start_write <= ap_const_logic_0;
    find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_continue <= ap_const_logic_1;
    find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_ap_start <= start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_empty_n;
    find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_start_full_n <= (start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_full_n and start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_full_n);
    next_img_mat_435_read <= findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0_next_img_mat_435_read;
    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_continue <= ap_const_logic_1;
    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_ap_start <= start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_empty_n;
    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_start_full_n <= ap_const_logic_1;
    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_start_write <= ap_const_logic_0;
    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_continue <= ap_const_logic_1;
    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_ap_start <= start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_empty_n;
    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_start_full_n <= ap_const_logic_1;
    scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_start_write <= ap_const_logic_0;
    split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_continue <= ap_const_logic_1;
    split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_start <= ((ap_sync_reg_split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_ap_ready xor ap_const_logic_1) and ap_start);
    split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_start_full_n <= (start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_full_n and start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_full_n and start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_full_n);
    start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_continue <= ap_continue;
    stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_ap_start <= start_for_stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_empty_n;
    stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_start_full_n <= ap_const_logic_1;
    stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_start_write <= ap_const_logic_0;
    streamFlowin_mat_436_read <= split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48_U0_streamFlowin_mat_436_read;
    streamFlowout_mat_437_din <= stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_streamFlowout_mat_437_din;
    streamFlowout_mat_437_write <= stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_U0_streamFlowout_mat_437_write;
end behav;
