The following files were generated for 'fir5_72M' in directory
E:\6-RSR-1G\1-ISEProjects\7-PSR\PSR_DDC_150_V1.3.1\ipcore_dir\

Model Parameter Resolution:
   Resolves generated model parameter values on the component instance.

   * fir5_72M.mif

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * fir5_72M.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * fir5_72M.ngc
   * fir5_72M.v
   * fir5_72M.veo
   * fir5_72MCOEFF_auto0_0.mif
   * fir5_72MCOEFF_auto0_1.mif
   * fir5_72MCOEFF_auto0_2.mif
   * fir5_72MCOEFF_auto0_3.mif
   * fir5_72Mfilt_decode_rom.mif

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * fir5_72M.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * fir5_72M.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * fir5_72M.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * fir5_72M_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * fir5_72M.gise
   * fir5_72M.xise

Deliver Readme:
   Readme file for the IP.

   * fir5_72M_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * fir5_72M_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

