set proj_name "generated_standalone_tcp"
set root_dir ${CMAKE_SOURCE_DIR}
set davos_root_dir ${CMAKE_CURRENT_SOURCE_DIR}
set proj_dir ${CMAKE_BINARY_DIR}/generated_standalone_tcp_project
set src_dir $davos_root_dir/hdl
set ip_dir $davos_root_dir/ip
set ip_repo ${CMAKE_SOURCE_DIR}/iprepo
set constraints_dir $davos_root_dir/constraints

# Check if iprepo is available
if { [file isdirectory $ip_repo] } {
	set lib_dir "$ip_repo"
} else {
	puts "iprepo directory could not be found."
	exit 1
}

# Create project
create_project -force $proj_name $proj_dir

# Set project properties
set obj [get_projects $proj_name]
set_property part {${FPGA_PART}} $obj
set_property "target_language" "Verilog" $obj

#set_property ip_repo_paths {$lib_dir ../../../spinalhdl/generated_ip} [current_fileset]
puts $lib_dir
set_property ip_repo_paths {../iprepo ../../../spinalhdl/generated_ip} [current_fileset]
update_ip_catalog -rebuild

# Add include files
set_property include_dirs ${CMAKE_BINARY_DIR} [current_fileset]
#add_files ${CMAKE_BINARY_DIR}/davos_config.svh
#set_property file_type "Verilog Header" [get_files davos_config.svh]

# Add sources
add_files $src_dir/standalone_tcp
#add_files -norecurse $src_dir/${FPGA_FAMILY}
#add_files $src_dir/${FPGA_FAMILY}/${DEVICE_NAME}

#
# NOTE: in os.sv
#
set_property top snic_tcp_top [current_fileset]
set_property top test_snic_tcp_top [get_filesets sim_1]

#add_files -fileset constrs_1 $constraints_dir/${DEVICE_NAME}.xdc
update_compile_order -fileset sources_1

#create ip directory
set device_ip_dir ${CMAKE_SOURCE_DIR}/ip/${DEVICE_NAME}
file mkdir $device_ip_dir

#Create IPs

#Network interface
#source ${CMAKE_CURRENT_SOURCE_DIR}/scripts/network_${FPGA_FAMILY}.tcl

#AXI Infrastructure: FIFOs, Register slices, Interconnect
source ${CMAKE_CURRENT_SOURCE_DIR}/scripts/axi_infrastructure.tcl

#Network stack
#Add HDL files of network stack
#TODO move to other repo
add_files $davos_root_dir/fpga-network-stack/hdl/common
#add_files $davos_root_dir/fpga-network-stack/ip/SmartCamCtl.dcp
source ${CMAKE_CURRENT_SOURCE_DIR}/fpga-network-stack/scripts/network_stack.tcl

#Memory interface
source ${CMAKE_CURRENT_SOURCE_DIR}/scripts/dram_${FPGA_FAMILY}.tcl

#DMA interface
#source ${CMAKE_CURRENT_SOURCE_DIR}/scripts/dma_${FPGA_FAMILY}.tcl

#Role
#add_files $src_dir/role_wrapper.sv
#source ${CMAKE_SOURCE_DIR}/scripts/${ROLE_NAME}.tcl

ipx::package_project -root_dir "${CMAKE_SOURCE_DIR}/iprepo/snic_tcp"       -vendor wuklab.io -library user -taxonomy /UserIP -import_files -set_current false
update_ip_catalog

source ${CMAKE_CURRENT_SOURCE_DIR}/scripts/create_bd.tcl

ipx::package_project -root_dir "${CMAKE_SOURCE_DIR}/iprepo/snic_top_final" -vendor wuklab.io -library user -taxonomy /UserIP -module design_1 -import_files
