Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 13 03:20:40 2025
| Host         : Plup1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: display_handler_inst/clk_6p25m/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.618        0.000                      0                 1238        0.097        0.000                      0                 1238        4.500        0.000                       0                   605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.618        0.000                      0                 1238        0.097        0.000                      0                 1238        4.500        0.000                       0                   605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_col_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.338ns (18.920%)  route 5.734ns (81.080%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.624     5.145    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  oled_keypad_inst/selected_col_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.564 f  oled_keypad_inst/selected_col_reg[0]_rep/Q
                         net (fo=173, routed)         1.033     6.597    oled_keypad_inst/selected_col_reg[0]_rep_n_0
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.299     6.896 f  oled_keypad_inst/expression_length[0]_i_4/O
                         net (fo=15, routed)          1.021     7.917    oled_keypad_inst/expression_length[0]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.041 r  oled_keypad_inst/expression_buffer[1][7]_i_9/O
                         net (fo=6, routed)           0.540     8.581    oled_keypad_inst/expression_buffer[1][7]_i_9_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I4_O)        0.124     8.705 f  oled_keypad_inst/expression_buffer[2][7]_i_7/O
                         net (fo=6, routed)           0.706     9.412    oled_keypad_inst/expression_buffer[2][7]_i_7_n_0
    SLICE_X8Y51          LUT5 (Prop_lut5_I3_O)        0.124     9.536 f  oled_keypad_inst/expression_buffer[26][7]_i_2/O
                         net (fo=2, routed)           0.997    10.533    oled_keypad_inst/expression_buffer[26][7]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  oled_keypad_inst/expression_buffer[6][7]_i_2/O
                         net (fo=2, routed)           0.596    11.253    oled_keypad_inst/expression_buffer[6][7]_i_2_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.124    11.377 r  oled_keypad_inst/expression_buffer[6][7]_i_1/O
                         net (fo=8, routed)           0.840    12.217    oled_keypad_inst/expression_buffer[6][7]_i_1_n_0
    SLICE_X10Y58         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.440    14.781    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][3]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X10Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.835    oled_keypad_inst/expression_buffer_reg[6][3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_col_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[6][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.338ns (18.920%)  route 5.734ns (81.080%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.624     5.145    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  oled_keypad_inst/selected_col_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.564 f  oled_keypad_inst/selected_col_reg[0]_rep/Q
                         net (fo=173, routed)         1.033     6.597    oled_keypad_inst/selected_col_reg[0]_rep_n_0
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.299     6.896 f  oled_keypad_inst/expression_length[0]_i_4/O
                         net (fo=15, routed)          1.021     7.917    oled_keypad_inst/expression_length[0]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.041 r  oled_keypad_inst/expression_buffer[1][7]_i_9/O
                         net (fo=6, routed)           0.540     8.581    oled_keypad_inst/expression_buffer[1][7]_i_9_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I4_O)        0.124     8.705 f  oled_keypad_inst/expression_buffer[2][7]_i_7/O
                         net (fo=6, routed)           0.706     9.412    oled_keypad_inst/expression_buffer[2][7]_i_7_n_0
    SLICE_X8Y51          LUT5 (Prop_lut5_I3_O)        0.124     9.536 f  oled_keypad_inst/expression_buffer[26][7]_i_2/O
                         net (fo=2, routed)           0.997    10.533    oled_keypad_inst/expression_buffer[26][7]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  oled_keypad_inst/expression_buffer[6][7]_i_2/O
                         net (fo=2, routed)           0.596    11.253    oled_keypad_inst/expression_buffer[6][7]_i_2_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.124    11.377 r  oled_keypad_inst/expression_buffer[6][7]_i_1/O
                         net (fo=8, routed)           0.840    12.217    oled_keypad_inst/expression_buffer[6][7]_i_1_n_0
    SLICE_X10Y58         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.440    14.781    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][5]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X10Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.835    oled_keypad_inst/expression_buffer_reg[6][5]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_col_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[6][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.338ns (18.920%)  route 5.734ns (81.080%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.624     5.145    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  oled_keypad_inst/selected_col_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.564 f  oled_keypad_inst/selected_col_reg[0]_rep/Q
                         net (fo=173, routed)         1.033     6.597    oled_keypad_inst/selected_col_reg[0]_rep_n_0
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.299     6.896 f  oled_keypad_inst/expression_length[0]_i_4/O
                         net (fo=15, routed)          1.021     7.917    oled_keypad_inst/expression_length[0]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.041 r  oled_keypad_inst/expression_buffer[1][7]_i_9/O
                         net (fo=6, routed)           0.540     8.581    oled_keypad_inst/expression_buffer[1][7]_i_9_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I4_O)        0.124     8.705 f  oled_keypad_inst/expression_buffer[2][7]_i_7/O
                         net (fo=6, routed)           0.706     9.412    oled_keypad_inst/expression_buffer[2][7]_i_7_n_0
    SLICE_X8Y51          LUT5 (Prop_lut5_I3_O)        0.124     9.536 f  oled_keypad_inst/expression_buffer[26][7]_i_2/O
                         net (fo=2, routed)           0.997    10.533    oled_keypad_inst/expression_buffer[26][7]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  oled_keypad_inst/expression_buffer[6][7]_i_2/O
                         net (fo=2, routed)           0.596    11.253    oled_keypad_inst/expression_buffer[6][7]_i_2_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.124    11.377 r  oled_keypad_inst/expression_buffer[6][7]_i_1/O
                         net (fo=8, routed)           0.840    12.217    oled_keypad_inst/expression_buffer[6][7]_i_1_n_0
    SLICE_X10Y58         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.440    14.781    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][6]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X10Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.835    oled_keypad_inst/expression_buffer_reg[6][6]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_col_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[6][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.338ns (18.920%)  route 5.734ns (81.080%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.624     5.145    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  oled_keypad_inst/selected_col_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.564 f  oled_keypad_inst/selected_col_reg[0]_rep/Q
                         net (fo=173, routed)         1.033     6.597    oled_keypad_inst/selected_col_reg[0]_rep_n_0
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.299     6.896 f  oled_keypad_inst/expression_length[0]_i_4/O
                         net (fo=15, routed)          1.021     7.917    oled_keypad_inst/expression_length[0]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.041 r  oled_keypad_inst/expression_buffer[1][7]_i_9/O
                         net (fo=6, routed)           0.540     8.581    oled_keypad_inst/expression_buffer[1][7]_i_9_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I4_O)        0.124     8.705 f  oled_keypad_inst/expression_buffer[2][7]_i_7/O
                         net (fo=6, routed)           0.706     9.412    oled_keypad_inst/expression_buffer[2][7]_i_7_n_0
    SLICE_X8Y51          LUT5 (Prop_lut5_I3_O)        0.124     9.536 f  oled_keypad_inst/expression_buffer[26][7]_i_2/O
                         net (fo=2, routed)           0.997    10.533    oled_keypad_inst/expression_buffer[26][7]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  oled_keypad_inst/expression_buffer[6][7]_i_2/O
                         net (fo=2, routed)           0.596    11.253    oled_keypad_inst/expression_buffer[6][7]_i_2_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.124    11.377 r  oled_keypad_inst/expression_buffer[6][7]_i_1/O
                         net (fo=8, routed)           0.840    12.217    oled_keypad_inst/expression_buffer[6][7]_i_1_n_0
    SLICE_X10Y58         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.440    14.781    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][7]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X10Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.835    oled_keypad_inst/expression_buffer_reg[6][7]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 oled_keypad_inst/selected_col_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_keypad_inst/expression_buffer_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 1.338ns (19.408%)  route 5.556ns (80.592%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.624     5.145    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  oled_keypad_inst/selected_col_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     5.564 f  oled_keypad_inst/selected_col_reg[0]_rep/Q
                         net (fo=173, routed)         1.033     6.597    oled_keypad_inst/selected_col_reg[0]_rep_n_0
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.299     6.896 f  oled_keypad_inst/expression_length[0]_i_4/O
                         net (fo=15, routed)          1.021     7.917    oled_keypad_inst/expression_length[0]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.041 r  oled_keypad_inst/expression_buffer[1][7]_i_9/O
                         net (fo=6, routed)           0.540     8.581    oled_keypad_inst/expression_buffer[1][7]_i_9_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I4_O)        0.124     8.705 f  oled_keypad_inst/expression_buffer[2][7]_i_7/O
                         net (fo=6, routed)           0.706     9.412    oled_keypad_inst/expression_buffer[2][7]_i_7_n_0
    SLICE_X8Y51          LUT5 (Prop_lut5_I3_O)        0.124     9.536 f  oled_keypad_inst/expression_buffer[26][7]_i_2/O
                         net (fo=2, routed)           0.997    10.533    oled_keypad_inst/expression_buffer[26][7]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.124    10.657 r  oled_keypad_inst/expression_buffer[6][7]_i_2/O
                         net (fo=2, routed)           0.596    11.253    oled_keypad_inst/expression_buffer[6][7]_i_2_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.124    11.377 r  oled_keypad_inst/expression_buffer[6][7]_i_1/O
                         net (fo=8, routed)           0.662    12.039    oled_keypad_inst/expression_buffer[6][7]_i_1_n_0
    SLICE_X1Y56          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.509    14.850    oled_keypad_inst/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  oled_keypad_inst/expression_buffer_reg[6][1]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y56          FDRE (Setup_fdre_C_CE)      -0.205    14.868    oled_keypad_inst/expression_buffer_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.456ns (22.861%)  route 4.913ns (77.139%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.614     5.135    display_handler_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=33, routed)          1.248     6.839    display_handler_inst/vga_sync_unit/Q[4]
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.152     6.991 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4/O
                         net (fo=3, routed)           0.845     7.835    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.326     8.161 f  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6/O
                         net (fo=2, routed)           0.300     8.461    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4/O
                         net (fo=3, routed)           0.747     9.332    display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4_n_0
    SLICE_X6Y68          LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3/O
                         net (fo=2, routed)           0.478     9.934    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_1/O
                         net (fo=8, routed)           0.716    10.774    display_handler_inst/vga_sync_unit/char_code_reg_reg[0]
    SLICE_X6Y68          LUT2 (Prop_lut2_I0_O)        0.150    10.924 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_1/O
                         net (fo=6, routed)           0.580    11.504    welcome_mode_module_inst/welcome_drawer_vga_inst/SR[0]
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.497    14.838    welcome_mode_module_inst/welcome_drawer_vga_inst/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[0]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.728    14.346    welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[0]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.456ns (22.861%)  route 4.913ns (77.139%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.614     5.135    display_handler_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=33, routed)          1.248     6.839    display_handler_inst/vga_sync_unit/Q[4]
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.152     6.991 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4/O
                         net (fo=3, routed)           0.845     7.835    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.326     8.161 f  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6/O
                         net (fo=2, routed)           0.300     8.461    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4/O
                         net (fo=3, routed)           0.747     9.332    display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4_n_0
    SLICE_X6Y68          LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3/O
                         net (fo=2, routed)           0.478     9.934    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_1/O
                         net (fo=8, routed)           0.716    10.774    display_handler_inst/vga_sync_unit/char_code_reg_reg[0]
    SLICE_X6Y68          LUT2 (Prop_lut2_I0_O)        0.150    10.924 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_1/O
                         net (fo=6, routed)           0.580    11.504    welcome_mode_module_inst/welcome_drawer_vga_inst/SR[0]
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.497    14.838    welcome_mode_module_inst/welcome_drawer_vga_inst/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[1]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.728    14.346    welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[1]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.456ns (22.861%)  route 4.913ns (77.139%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.614     5.135    display_handler_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=33, routed)          1.248     6.839    display_handler_inst/vga_sync_unit/Q[4]
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.152     6.991 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4/O
                         net (fo=3, routed)           0.845     7.835    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.326     8.161 f  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6/O
                         net (fo=2, routed)           0.300     8.461    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4/O
                         net (fo=3, routed)           0.747     9.332    display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4_n_0
    SLICE_X6Y68          LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3/O
                         net (fo=2, routed)           0.478     9.934    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_1/O
                         net (fo=8, routed)           0.716    10.774    display_handler_inst/vga_sync_unit/char_code_reg_reg[0]
    SLICE_X6Y68          LUT2 (Prop_lut2_I0_O)        0.150    10.924 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_1/O
                         net (fo=6, routed)           0.580    11.504    welcome_mode_module_inst/welcome_drawer_vga_inst/SR[0]
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.497    14.838    welcome_mode_module_inst/welcome_drawer_vga_inst/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[2]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.728    14.346    welcome_mode_module_inst/welcome_drawer_vga_inst/pixel_column_d_reg[2]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            welcome_mode_module_inst/welcome_drawer_vga_inst/row_index_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.456ns (22.861%)  route 4.913ns (77.139%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.614     5.135    display_handler_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=33, routed)          1.248     6.839    display_handler_inst/vga_sync_unit/Q[4]
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.152     6.991 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4/O
                         net (fo=3, routed)           0.845     7.835    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.326     8.161 f  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6/O
                         net (fo=2, routed)           0.300     8.461    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4/O
                         net (fo=3, routed)           0.747     9.332    display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4_n_0
    SLICE_X6Y68          LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3/O
                         net (fo=2, routed)           0.478     9.934    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_1/O
                         net (fo=8, routed)           0.716    10.774    display_handler_inst/vga_sync_unit/char_code_reg_reg[0]
    SLICE_X6Y68          LUT2 (Prop_lut2_I0_O)        0.150    10.924 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_1/O
                         net (fo=6, routed)           0.580    11.504    welcome_mode_module_inst/welcome_drawer_vga_inst/SR[0]
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/row_index_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.497    14.838    welcome_mode_module_inst/welcome_drawer_vga_inst/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/row_index_reg_reg[0]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.728    14.346    welcome_mode_module_inst/welcome_drawer_vga_inst/row_index_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            welcome_mode_module_inst/welcome_drawer_vga_inst/row_index_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.456ns (22.861%)  route 4.913ns (77.139%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.614     5.135    display_handler_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  display_handler_inst/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=33, routed)          1.248     6.839    display_handler_inst/vga_sync_unit/Q[4]
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.152     6.991 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4/O
                         net (fo=3, routed)           0.845     7.835    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_4_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.326     8.161 f  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6/O
                         net (fo=2, routed)           0.300     8.461    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_6_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4/O
                         net (fo=3, routed)           0.747     9.332    display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_4_n_0
    SLICE_X6Y68          LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3/O
                         net (fo=2, routed)           0.478     9.934    display_handler_inst/vga_sync_unit/char_code_reg[6]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  display_handler_inst/vga_sync_unit/char_code_reg[6]_i_1/O
                         net (fo=8, routed)           0.716    10.774    display_handler_inst/vga_sync_unit/char_code_reg_reg[0]
    SLICE_X6Y68          LUT2 (Prop_lut2_I0_O)        0.150    10.924 r  display_handler_inst/vga_sync_unit/pixel_column_d[2]_i_1/O
                         net (fo=6, routed)           0.580    11.504    welcome_mode_module_inst/welcome_drawer_vga_inst/SR[0]
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/row_index_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.497    14.838    welcome_mode_module_inst/welcome_drawer_vga_inst/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  welcome_mode_module_inst/welcome_drawer_vga_inst/row_index_reg_reg[1]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.728    14.346    welcome_mode_module_inst/welcome_drawer_vga_inst/row_index_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  2.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 button_debouncer_array_inst/debouncer_inst_3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer_array_inst/debouncer_inst_3/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.594     1.477    button_debouncer_array_inst/debouncer_inst_3/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  button_debouncer_array_inst/debouncer_inst_3/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.768    button_debouncer_array_inst/debouncer_inst_3/count_reg[18]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  button_debouncer_array_inst/debouncer_inst_3/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.924    button_debouncer_array_inst/debouncer_inst_3/count_reg[16]_i_1__2_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.977 r  button_debouncer_array_inst/debouncer_inst_3/count_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.977    button_debouncer_array_inst/debouncer_inst_3/count_reg[20]_i_1__2_n_7
    SLICE_X6Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_3/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.863     1.990    button_debouncer_array_inst/debouncer_inst_3/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_3/count_reg[20]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    button_debouncer_array_inst/debouncer_inst_3/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer_array_inst/debouncer_inst_1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.596     1.479    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.737    button_debouncer_array_inst/debouncer_inst_1/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.952 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.952    button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0_n_7
    SLICE_X1Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.864     1.992    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[16]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    button_debouncer_array_inst/debouncer_inst_1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer_array_inst/debouncer_inst_1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.596     1.479    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.737    button_debouncer_array_inst/debouncer_inst_1/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.963 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.963    button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0_n_5
    SLICE_X1Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.864     1.992    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[18]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    button_debouncer_array_inst/debouncer_inst_1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 button_debouncer_array_inst/debouncer_inst_3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer_array_inst/debouncer_inst_3/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.594     1.477    button_debouncer_array_inst/debouncer_inst_3/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  button_debouncer_array_inst/debouncer_inst_3/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.768    button_debouncer_array_inst/debouncer_inst_3/count_reg[18]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  button_debouncer_array_inst/debouncer_inst_3/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.924    button_debouncer_array_inst/debouncer_inst_3/count_reg[16]_i_1__2_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.990 r  button_debouncer_array_inst/debouncer_inst_3/count_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.990    button_debouncer_array_inst/debouncer_inst_3/count_reg[20]_i_1__2_n_5
    SLICE_X6Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_3/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.863     1.990    button_debouncer_array_inst/debouncer_inst_3/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_3/count_reg[22]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    button_debouncer_array_inst/debouncer_inst_3/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 display_handler_inst/clk_6p25m/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_handler_inst/clk_6p25m/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.564     1.447    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display_handler_inst/clk_6p25m/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.134     1.722    display_handler_inst/clk_6p25m/COUNT_reg[2]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  display_handler_inst/clk_6p25m/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    display_handler_inst/clk_6p25m/COUNT_reg[0]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  display_handler_inst/clk_6p25m/COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    display_handler_inst/clk_6p25m/COUNT_reg[4]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.832     1.959    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    display_handler_inst/clk_6p25m/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 display_handler_inst/clk_6p25m/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_handler_inst/clk_6p25m/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.564     1.447    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display_handler_inst/clk_6p25m/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.134     1.722    display_handler_inst/clk_6p25m/COUNT_reg[2]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  display_handler_inst/clk_6p25m/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    display_handler_inst/clk_6p25m/COUNT_reg[0]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  display_handler_inst/clk_6p25m/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    display_handler_inst/clk_6p25m/COUNT_reg[4]_i_1_n_5
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.832     1.959    display_handler_inst/clk_6p25m/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  display_handler_inst/clk_6p25m/COUNT_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    display_handler_inst/clk_6p25m/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 button_debouncer_array_inst/debouncer_inst_3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer_array_inst/debouncer_inst_3/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.594     1.477    button_debouncer_array_inst/debouncer_inst_3/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  button_debouncer_array_inst/debouncer_inst_3/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.768    button_debouncer_array_inst/debouncer_inst_3/count_reg[18]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  button_debouncer_array_inst/debouncer_inst_3/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.924    button_debouncer_array_inst/debouncer_inst_3/count_reg[16]_i_1__2_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.013 r  button_debouncer_array_inst/debouncer_inst_3/count_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.013    button_debouncer_array_inst/debouncer_inst_3/count_reg[20]_i_1__2_n_6
    SLICE_X6Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_3/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.863     1.990    button_debouncer_array_inst/debouncer_inst_3/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_3/count_reg[21]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    button_debouncer_array_inst/debouncer_inst_3/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer_array_inst/debouncer_inst_1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.596     1.479    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.737    button_debouncer_array_inst/debouncer_inst_1/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.988 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.988    button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0_n_6
    SLICE_X1Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.864     1.992    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[17]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    button_debouncer_array_inst/debouncer_inst_1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer_array_inst/debouncer_inst_1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.596     1.479    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.737    button_debouncer_array_inst/debouncer_inst_1/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.988 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.988    button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0_n_4
    SLICE_X1Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.864     1.992    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[19]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    button_debouncer_array_inst/debouncer_inst_1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer_array_inst/debouncer_inst_1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.993%)  route 0.118ns (23.007%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.596     1.479    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.737    button_debouncer_array_inst/debouncer_inst_1/count_reg[15]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    button_debouncer_array_inst/debouncer_inst_1/count_reg[12]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    button_debouncer_array_inst/debouncer_inst_1/count_reg[16]_i_1__0_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  button_debouncer_array_inst/debouncer_inst_1/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.991    button_debouncer_array_inst/debouncer_inst_1/count_reg[20]_i_1__0_n_7
    SLICE_X1Y51          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.864     1.992    button_debouncer_array_inst/debouncer_inst_1/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  button_debouncer_array_inst/debouncer_inst_1/count_reg[20]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    button_debouncer_array_inst/debouncer_inst_1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   oled_keypad_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y27   welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y27   welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y43    button_debouncer_array_inst/debouncer_inst_0/btn_ff_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y50    button_debouncer_array_inst/debouncer_inst_0/btn_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y43    button_debouncer_array_inst/debouncer_inst_0/btn_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y48    button_debouncer_array_inst/debouncer_inst_1/count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y52    button_debouncer_array_inst/debouncer_inst_2/btn_ff_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y62    welcome_mode_module_inst/welcome_drawer_vga_inst/mode_req_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y62    welcome_mode_module_inst/welcome_drawer_vga_inst/mode_target_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y62    welcome_mode_module_inst/welcome_drawer_vga_inst/mode_target_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y58    oled_keypad_inst/cursor_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y61    oled_keypad_inst/cursor_pos_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y60    oled_keypad_inst/cursor_pos_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y58    oled_keypad_inst/expression_length_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59    oled_keypad_inst/expression_length_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y60    oled_keypad_inst/expression_length_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y60    oled_keypad_inst/expression_length_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    button_debouncer_array_inst/debouncer_inst_0/btn_ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    button_debouncer_array_inst/debouncer_inst_0/btn_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48    button_debouncer_array_inst/debouncer_inst_1/count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y50    button_debouncer_array_inst/debouncer_inst_4/btn_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   display_handler_inst/clk_6p25m/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   display_handler_inst/clk_6p25m/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   display_handler_inst/clk_6p25m/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y49   display_handler_inst/clk_6p25m/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   display_handler_inst/clk_6p25m/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   display_handler_inst/clk_6p25m/COUNT_reg[21]/C



