module ram32x4(addr, data, wren, clk, q);
	input logic [4:0] addr;
	input logic [3:0] data;
	input logic wren, clk;
	output logic [3:0] q;
endmodule
