// Seed: 3155842712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  for (id_6 = id_2 || 1; id_2; id_5 = -1'b0) wire id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1;
  wire id_1;
  always assume (1) id_2 <= 1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3
  );
  id_4(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(|id_2)
  );
endmodule
