#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr 12 13:53:49 2025
# Process ID: 9396
# Current directory: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19168 C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.xpr
# Log file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/vivado.log
# Journal file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation\vivado.jou
# Running On: Shri, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 12622 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.xpr
WWARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1532.770 ; gain = 439.582
update_compile_order -fileset sources_1WWARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 14:37:25 2025...
. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/utils_1/imports/synth_1/seven_seg_display.dcp with file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/synth_1/seven_segment.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 12 13:57:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/synth_1/runme.log
[Sat Apr 12 13:57:20 2025] Launched impl_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-09:31:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1571.484 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1136A
set_property PROGRAM.FILE {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/seven_segment.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/seven_segment.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/utils_1/imports/synth_1/seven_seg_display.dcp with file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/synth_1/seven_segment.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/synth_1

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1136A
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1136A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 12 14:02:24 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/synth_1/runme.log
[Sat Apr 12 14:02:24 2025] Launched impl_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-09:31:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1642.773 ; gain = 9.934
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1136A
set_property PROGRAM.FILE {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/seven_segment.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/seven_segment.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'lipsi_top2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2012.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'seven_segment' is not ideal for floorplanning, since the cellview 'memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2132.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2242.957 ; gain = 600.184
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/func/xsim/lipsi_top2_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/func/xsim/lipsi_top2_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'lipsi_top2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj lipsi_top2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/func/xsim/lipsi_top2_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-311] analyzing module clk_div_by_100K
INFO: [VRFC 10-311] analyzing module clk_div_by_50M
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module lipsi_top2
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'accumulator' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/accumulator.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/addr_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3609] overwriting previous definition of module 'controller' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/controller.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/reg_file.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lipsi_top2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lipsi_top2' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot lipsi_top2_func_synth xil_defaultlib.lipsi_top2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot lipsi_top2_func_synth xil_defaultlib.lipsi_top2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:23]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.addr_mux
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.data_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.lipsi_top2
Compiling module xil_defaultlib.glbl
Built simulation snapshot lipsi_top2_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lipsi_top2_func_synth -key {Post-Synthesis:sim_1:Functional:lipsi_top2} -tclbatch {lipsi_top2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lipsi_top2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lipsi_top2_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2747.656 ; gain = 1104.883
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA1136A
add_force {/lipsi_top2/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/lipsi_top2/reset} -radix hex {1 0ns} -cancel_after 13
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'lipsi_top2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'lipsi_top2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj lipsi_top2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-311] analyzing module clk_div_by_100K
INFO: [VRFC 10-311] analyzing module clk_div_by_50M
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module lipsi_top2
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'accumulator' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/accumulator.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/addr_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3609] overwriting previous definition of module 'controller' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/controller.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/reg_file.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lipsi_top2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lipsi_top2' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lipsi_top2_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lipsi_top2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lipsi_top2_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lipsi_top2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:23]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.addr_mux
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.data_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.lipsi_top2
Compiling module xil_defaultlib.glbl
Built simulation snapshot lipsi_top2_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lipsi_top2_time_synth -key {Post-Synthesis:sim_1:Timing:lipsi_top2} -tclbatch {lipsi_top2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source lipsi_top2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lipsi_top2_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3827.105 ; gain = 0.000
add_force {/lipsi_top2/clk} -radix hex {1 0ns} {0 100ps} -repeat_every 10000ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'lipsi_top2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'lipsi_top2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj lipsi_top2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/lipsi_top2_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-311] analyzing module clk_div_by_100K
INFO: [VRFC 10-311] analyzing module clk_div_by_50M
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module lipsi_top2
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/PC_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'accumulator' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/accumulator.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/addr_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3609] overwriting previous definition of module 'controller' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/controller.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/reg_file.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lipsi_top2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lipsi_top2' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'lipsi_top2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
"xvlog --incr --relax -prj lipsi_top2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'lipsi_top2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lipsi_top2_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lipsi_top2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lipsi_top2_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lipsi_top2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:23]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.addr_mux
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.data_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.lipsi_top2
Compiling module xil_defaultlib.glbl
Built simulation snapshot lipsi_top2_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3827.105 ; gain = 0.000
add_force {/lipsi_top2/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/lipsi_top2/reset} -radix hex {q 0ns} -cancel_after 13
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value 'q': Character 'q' is not a legal hexadecimal literal for the object's type.
add_force {/lipsi_top2/reset} -radix hex {1 0ns} -cancel_after 13
add_force {/lipsi_top2/reset} -radix hex {1 0ns} -cancel_after 13ns
run 10 us
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 12 14:41:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1136A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/seven_segment.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/utils_1/imports/synth_1/seven_seg_display.dcp with file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/synth_1/seven_segment.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\lipsi_top2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\clk_div_by_50M.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_Project\simulation\controller.srcs\sources_1\new\seven_segment.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Apr 12 14:45:40 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/synth_1/runme.log
[Sat Apr 12 14:45:40 2025] Launched impl_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-09:31:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3833.488 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1136A
set_property PROGRAM.FILE {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/seven_segment.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.runs/impl_1/seven_segment.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 14:51:37 2025...
