// Seed: 1044162961
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  assign module_2.id_14 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    inout tri1 id_0,
    output wand id_1,
    output wand id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire id_11;
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand id_8,
    input wor id_9
);
  supply0 id_11;
  uwire   id_12;
  id_13(
      .id_0('b0)
  );
  tri0 id_14 = -1'h0 - {id_12{-1'b0}};
  wand id_15 = id_11;
  assign id_11 = -1;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12
  );
  wire id_16, id_17;
  import id_18::id_19;
  wire id_20;
  wire id_21;
endmodule
