// Seed: 3503535788
module module_0 (
    output wor id_0
);
  wire  id_2 = id_2;
  logic id_3;
  assign module_1.id_3 = 0;
  assign id_0 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output logic id_4
);
  always @(posedge -1) begin : LABEL_0
    id_4 <= 1 | 1;
  end
  or primCall (id_3, id_0, id_2, id_1);
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[1'b0] = id_2;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
