{"Source Block": ["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@431:444@HdlStmAssign", "assign {mxfe0_gpio10_o,\n        mxfe1_gpio10_o,\n        mxfe2_gpio10_o,\n        mxfe3_gpio10_o} = {4{gpio_o[74]}};\n\nassign {mxfe0_syncin_1_n_o,\n        mxfe1_syncin_1_n_o,\n        mxfe2_syncin_1_n_o,\n        mxfe3_syncin_1_n_o} = {4{gpio_o[75]}};\n\nassign {mxfe0_syncin_1_p_o,\n        mxfe1_syncin_1_p_o,\n        mxfe2_syncin_1_p_o,\n        mxfe3_syncin_1_p_o} = {4{gpio_o[76]}};\n"], "Clone Blocks": [["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@426:439", "assign {mxfe0_gpio9_o,\n        mxfe1_gpio9_o,\n        mxfe2_gpio9_o,\n        mxfe3_gpio9_o} = {4{gpio_o[73]}};\n\nassign {mxfe0_gpio10_o,\n        mxfe1_gpio10_o,\n        mxfe2_gpio10_o,\n        mxfe3_gpio10_o} = {4{gpio_o[74]}};\n\nassign {mxfe0_syncin_1_n_o,\n        mxfe1_syncin_1_n_o,\n        mxfe2_syncin_1_n_o,\n        mxfe3_syncin_1_n_o} = {4{gpio_o[75]}};\n"], ["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@436:449", "assign {mxfe0_syncin_1_n_o,\n        mxfe1_syncin_1_n_o,\n        mxfe2_syncin_1_n_o,\n        mxfe3_syncin_1_n_o} = {4{gpio_o[75]}};\n\nassign {mxfe0_syncin_1_p_o,\n        mxfe1_syncin_1_p_o,\n        mxfe2_syncin_1_p_o,\n        mxfe3_syncin_1_p_o} = {4{gpio_o[76]}};\n\nassign {mxfe0_syncout_1_n_o,\n        mxfe1_syncout_1_n_o,\n        mxfe2_syncout_1_n_o,\n        mxfe3_syncout_1_n_o} = {4{gpio_o[77]}};\n"], ["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@365:378", "assign {mxfe0_gpio10_t,\n        mxfe1_gpio10_t,\n        mxfe2_gpio10_t,\n        mxfe3_gpio10_t} = {4{gpio_t[74]}};\n\nassign {mxfe0_syncin_1_n_t,\n        mxfe1_syncin_1_n_t,\n        mxfe2_syncin_1_n_t,\n        mxfe3_syncin_1_n_t} = {4{gpio_t[75]}};\n\nassign {mxfe0_syncin_1_p_t,\n        mxfe1_syncin_1_p_t,\n        mxfe2_syncin_1_p_t,\n        mxfe3_syncin_1_p_t} = {4{gpio_t[76]}};\n"], ["hdl/projects/ad_quadmxfe1_ebz/common/quad_mxfe_gpio_mux.v@499:512", "assign gpio_i[74] = |{mxfe0_gpio10_i,\n                      mxfe1_gpio10_i,\n                      mxfe2_gpio10_i,\n                      mxfe3_gpio10_i};\n\nassign gpio_i[75] = |{mxfe0_syncin_1_n_i,\n                      mxfe1_syncin_1_n_i,\n                      mxfe2_syncin_1_n_i,\n                      mxfe3_syncin_1_n_i};\n\nassign gpio_i[76] = |{mxfe0_syncin_1_p_i,\n                      mxfe1_syncin_1_p_i,\n                      mxfe2_syncin_1_p_i,\n                      mxfe3_syncin_1_p_i};\n"]], "Diff Content": {"Delete": [[436, "assign {mxfe0_syncin_1_n_o,\n"], [437, "        mxfe1_syncin_1_n_o,\n"], [438, "        mxfe2_syncin_1_n_o,\n"], [439, "        mxfe3_syncin_1_n_o} = {4{gpio_o[75]}};\n"]], "Add": []}}