{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687153630239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687153630244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 07:47:10 2023 " "Processing started: Mon Jun 19 07:47:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687153630244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153630244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TeleEcran -c TeleEcran " "Command: quartus_map --read_settings_files=on --write_settings_files=off TeleEcran -c TeleEcran" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153630244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687153630793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687153630793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "teleecran.vhd 2 1 " "Using design file teleecran.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TeleEcran-arch " "Found design unit 1: TeleEcran-arch" {  } { { "teleecran.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153639529 ""} { "Info" "ISGN_ENTITY_NAME" "1 TeleEcran " "Found entity 1: TeleEcran" {  } { { "teleecran.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153639529 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687153639529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TeleEcran " "Elaborating entity \"TeleEcran\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687153639529 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll.vhd 2 1 " "Using design file pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153639622 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153639622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687153639622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "teleecran.vhd" "pll_inst" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153639622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153639799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153639827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153639828 ""}  } { { "pll.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687153639828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153639900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153639900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153639900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hlsm.vhd 2 1 " "Using design file hlsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hlsm-arch " "Found design unit 1: hlsm-arch" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153639941 ""} { "Info" "ISGN_ENTITY_NAME" "1 hlsm " "Found entity 1: hlsm" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153639941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687153639941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hlsm hlsm:hlsm_inst " "Elaborating entity \"hlsm\" for hierarchy \"hlsm:hlsm_inst\"" {  } { { "teleecran.vhd" "hlsm_inst" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153639952 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(69) " "VHDL Process Statement warning at hlsm.vhd(69): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639955 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lines hlsm.vhd(73) " "VHDL Process Statement warning at hlsm.vhd(73): signal \"lines\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639955 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lines hlsm.vhd(75) " "VHDL Process Statement warning at hlsm.vhd(75): signal \"lines\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639955 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(77) " "VHDL Process Statement warning at hlsm.vhd(77): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639955 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lines hlsm.vhd(78) " "VHDL Process Statement warning at hlsm.vhd(78): signal \"lines\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639955 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lines hlsm.vhd(79) " "VHDL Process Statement warning at hlsm.vhd(79): signal \"lines\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639955 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lines hlsm.vhd(84) " "VHDL Process Statement warning at hlsm.vhd(84): signal \"lines\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639956 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(94) " "VHDL Process Statement warning at hlsm.vhd(94): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639956 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hlsm.vhd(98) " "VHDL Process Statement warning at hlsm.vhd(98): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639956 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(98) " "VHDL Process Statement warning at hlsm.vhd(98): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639956 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_pwm hlsm.vhd(99) " "VHDL Process Statement warning at hlsm.vhd(99): signal \"cnt_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639956 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(105) " "VHDL Process Statement warning at hlsm.vhd(105): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639956 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(108) " "VHDL Process Statement warning at hlsm.vhd(108): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639956 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(111) " "VHDL Process Statement warning at hlsm.vhd(111): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639956 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(121) " "VHDL Process Statement warning at hlsm.vhd(121): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hlsm.vhd(125) " "VHDL Process Statement warning at hlsm.vhd(125): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(125) " "VHDL Process Statement warning at hlsm.vhd(125): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hlsm.vhd(126) " "VHDL Process Statement warning at hlsm.vhd(126): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hlsm.vhd(128) " "VHDL Process Statement warning at hlsm.vhd(128): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(132) " "VHDL Process Statement warning at hlsm.vhd(132): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hlsm.vhd(135) " "VHDL Process Statement warning at hlsm.vhd(135): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(145) " "VHDL Process Statement warning at hlsm.vhd(145): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hlsm.vhd(149) " "VHDL Process Statement warning at hlsm.vhd(149): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(149) " "VHDL Process Statement warning at hlsm.vhd(149): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639957 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_add hlsm.vhd(150) " "VHDL Process Statement warning at hlsm.vhd(150): signal \"ram_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639958 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_add hlsm.vhd(152) " "VHDL Process Statement warning at hlsm.vhd(152): signal \"ram_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639958 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(155) " "VHDL Process Statement warning at hlsm.vhd(155): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639958 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lines hlsm.vhd(157) " "VHDL Process Statement warning at hlsm.vhd(157): signal \"lines\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639958 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_add hlsm.vhd(159) " "VHDL Process Statement warning at hlsm.vhd(159): signal \"ram_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639958 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(162) " "VHDL Process Statement warning at hlsm.vhd(162): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639958 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_add hlsm.vhd(163) " "VHDL Process Statement warning at hlsm.vhd(163): signal \"ram_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639958 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_add hlsm.vhd(164) " "VHDL Process Statement warning at hlsm.vhd(164): signal \"ram_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639958 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_add hlsm.vhd(169) " "VHDL Process Statement warning at hlsm.vhd(169): signal \"ram_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639958 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(180) " "VHDL Process Statement warning at hlsm.vhd(180): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(184) " "VHDL Process Statement warning at hlsm.vhd(184): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(185) " "VHDL Process Statement warning at hlsm.vhd(185): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(190) " "VHDL Process Statement warning at hlsm.vhd(190): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(191) " "VHDL Process Statement warning at hlsm.vhd(191): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(204) " "VHDL Process Statement warning at hlsm.vhd(204): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_pwm hlsm.vhd(208) " "VHDL Process Statement warning at hlsm.vhd(208): signal \"cnt_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(210) " "VHDL Process Statement warning at hlsm.vhd(210): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_pwm hlsm.vhd(211) " "VHDL Process Statement warning at hlsm.vhd(211): signal \"cnt_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_pwm hlsm.vhd(213) " "VHDL Process Statement warning at hlsm.vhd(213): signal \"cnt_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(228) " "VHDL Process Statement warning at hlsm.vhd(228): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(232) " "VHDL Process Statement warning at hlsm.vhd(232): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(249) " "VHDL Process Statement warning at hlsm.vhd(249): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639959 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(266) " "VHDL Process Statement warning at hlsm.vhd(266): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639960 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(272) " "VHDL Process Statement warning at hlsm.vhd(272): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639960 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt hlsm.vhd(279) " "VHDL Process Statement warning at hlsm.vhd(279): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639960 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hlsm.vhd(289) " "VHDL Process Statement warning at hlsm.vhd(289): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hlsm.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/hlsm.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153639960 "|TeleEcran|hlsm:hlsm_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "quadraturedecoder.vhd 2 1 " "Using design file quadraturedecoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-logic " "Found design unit 1: QuadratureDecoder-logic" {  } { { "quadraturedecoder.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/quadraturedecoder.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153639971 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "quadraturedecoder.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/quadraturedecoder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153639971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687153639971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder QuadratureDecoder:xposition_inst " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"QuadratureDecoder:xposition_inst\"" {  } { { "teleecran.vhd" "xposition_inst" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153639971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder QuadratureDecoder:yposition_inst " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"QuadratureDecoder:yposition_inst\"" {  } { { "teleecran.vhd" "yposition_inst" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153639990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder QuadratureDecoder:rposition_inst " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"QuadratureDecoder:rposition_inst\"" {  } { { "teleecran.vhd" "rposition_inst" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153639998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder QuadratureDecoder:bposition_inst " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"QuadratureDecoder:bposition_inst\"" {  } { { "teleecran.vhd" "bposition_inst" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153640008 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memcontroller.vhd 2 1 " "Using design file memcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemController-arch " "Found design unit 1: MemController-arch" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153640021 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemController " "Found entity 1: MemController" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153640021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687153640021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemController MemController:MemController_inst " "Elaborating entity \"MemController\" for hierarchy \"MemController:MemController_inst\"" {  } { { "teleecran.vhd" "MemController_inst" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153640021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yposition memcontroller.vhd(31) " "VHDL Process Statement warning at memcontroller.vhd(31): signal \"yposition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153640028 "|TeleEcran|MemController:MemController_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xposition memcontroller.vhd(31) " "VHDL Process Statement warning at memcontroller.vhd(31): signal \"xposition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687153640028 "|TeleEcran|MemController:MemController_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_a memcontroller.vhd(25) " "VHDL Process Statement warning at memcontroller.vhd(25): inferring latch(es) for signal or variable \"add_a\", which holds its previous value in one or more paths through the process" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687153640028 "|TeleEcran|MemController:MemController_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_a\[0\] memcontroller.vhd(25) " "Inferred latch for \"add_a\[0\]\" at memcontroller.vhd(25)" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640029 "|TeleEcran|MemController:MemController_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_a\[1\] memcontroller.vhd(25) " "Inferred latch for \"add_a\[1\]\" at memcontroller.vhd(25)" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640029 "|TeleEcran|MemController:MemController_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_a\[2\] memcontroller.vhd(25) " "Inferred latch for \"add_a\[2\]\" at memcontroller.vhd(25)" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640029 "|TeleEcran|MemController:MemController_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_a\[3\] memcontroller.vhd(25) " "Inferred latch for \"add_a\[3\]\" at memcontroller.vhd(25)" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640030 "|TeleEcran|MemController:MemController_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_a\[4\] memcontroller.vhd(25) " "Inferred latch for \"add_a\[4\]\" at memcontroller.vhd(25)" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640030 "|TeleEcran|MemController:MemController_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_a\[5\] memcontroller.vhd(25) " "Inferred latch for \"add_a\[5\]\" at memcontroller.vhd(25)" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640030 "|TeleEcran|MemController:MemController_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_a\[6\] memcontroller.vhd(25) " "Inferred latch for \"add_a\[6\]\" at memcontroller.vhd(25)" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640030 "|TeleEcran|MemController:MemController_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_a\[7\] memcontroller.vhd(25) " "Inferred latch for \"add_a\[7\]\" at memcontroller.vhd(25)" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640030 "|TeleEcran|MemController:MemController_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_a\[8\] memcontroller.vhd(25) " "Inferred latch for \"add_a\[8\]\" at memcontroller.vhd(25)" {  } { { "memcontroller.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/memcontroller.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640030 "|TeleEcran|MemController:MemController_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "redram.vhd 2 1 " "Using design file redram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 redram-SYN " "Found design unit 1: redram-SYN" {  } { { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153640034 ""} { "Info" "ISGN_ENTITY_NAME" "1 RedRAM " "Found entity 1: RedRAM" {  } { { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153640034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687153640034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RedRAM RedRAM:RedRam_inst " "Elaborating entity \"RedRAM\" for hierarchy \"RedRAM:RedRam_inst\"" {  } { { "teleecran.vhd" "RedRam_inst" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/teleecran.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153640045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RedRAM:RedRam_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RedRAM:RedRam_inst\|altsyncram:altsyncram_component\"" {  } { { "redram.vhd" "altsyncram_component" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153640153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RedRAM:RedRam_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RedRAM:RedRam_inst\|altsyncram:altsyncram_component\"" {  } { { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153640179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RedRAM:RedRam_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RedRAM:RedRam_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file redROM.hex " "Parameter \"init_file\" = \"redROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687153640179 ""}  } { { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687153640179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mv14 " "Found entity 1: altsyncram_mv14" {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687153640238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mv14 RedRAM:RedRam_inst\|altsyncram:altsyncram_component\|altsyncram_mv14:auto_generated " "Elaborating entity \"altsyncram_mv14\" for hierarchy \"RedRAM:RedRam_inst\|altsyncram:altsyncram_component\|altsyncram_mv14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153640238 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a0 " "WYSIWYG RAM primitive \"ram_block1a0\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 41 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640247 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a0 " "WYSIWYG RAM primitive \"ram_block1a0\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 41 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640247 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a1 " "WYSIWYG RAM primitive \"ram_block1a1\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 79 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640247 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a1 " "WYSIWYG RAM primitive \"ram_block1a1\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 79 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640247 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a2 " "WYSIWYG RAM primitive \"ram_block1a2\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 117 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640247 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a2 " "WYSIWYG RAM primitive \"ram_block1a2\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 117 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640247 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a3 " "WYSIWYG RAM primitive \"ram_block1a3\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 155 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640249 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a3 " "WYSIWYG RAM primitive \"ram_block1a3\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 155 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640249 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a4 " "WYSIWYG RAM primitive \"ram_block1a4\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 193 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640249 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a4 " "WYSIWYG RAM primitive \"ram_block1a4\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 193 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640249 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a5 " "WYSIWYG RAM primitive \"ram_block1a5\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 231 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640250 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a5 " "WYSIWYG RAM primitive \"ram_block1a5\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 231 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640250 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a6 " "WYSIWYG RAM primitive \"ram_block1a6\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 269 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640250 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a6 " "WYSIWYG RAM primitive \"ram_block1a6\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 269 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640250 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a7 " "WYSIWYG RAM primitive \"ram_block1a7\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 307 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640250 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a7 " "WYSIWYG RAM primitive \"ram_block1a7\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_mv14.tdf" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/db/altsyncram_mv14.tdf" 307 2 0 } } { "redram.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/TeleEcran_V2/redram.vhd" 68 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1687153640250 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RedRAM:RedRam_inst\|altsyncram:altsyncram_component\|altsyncram_mv14:auto_generated " "Can't elaborate user hierarchy \"RedRAM:RedRam_inst\|altsyncram:altsyncram_component\|altsyncram_mv14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687153640250 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 60 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687153640380 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 19 07:47:20 2023 " "Processing ended: Mon Jun 19 07:47:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687153640380 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687153640380 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687153640380 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687153640380 ""}
