<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MachineRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MachineRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::MachineRegisterInfo Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.  
 <a href="classllvm_1_1MachineRegisterInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html" title="reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register wit...">defusechain_iterator</a> - This class provides iterator support for machine operands in the function that use or define a specific register.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register within the <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> that corresponds to this <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> object.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9ad833072520047643998c0086c06d54"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:a9ad833072520047643998c0086c06d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register.  <br /></td></tr>
<tr class="separator:a9ad833072520047643998c0086c06d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee910bfb3cde58b0b8834643db86dbdd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false &gt;</td></tr>
<tr class="memdesc:aee910bfb3cde58b0b8834643db86dbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <br /></td></tr>
<tr class="separator:aee910bfb3cde58b0b8834643db86dbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c8ef80a42dc5b502a59d0589f33174"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a> &gt;</td></tr>
<tr class="memdesc:a78c8ef80a42dc5b502a59d0589f33174"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle.  <br /></td></tr>
<tr class="separator:a78c8ef80a42dc5b502a59d0589f33174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e21e988464268f39bf33577a0e6338d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:a9e21e988464268f39bf33577a0e6338d"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug.  <br /></td></tr>
<tr class="separator:a9e21e988464268f39bf33577a0e6338d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373997aa28d573f4b0261825d7b35dae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false &gt;</td></tr>
<tr class="memdesc:a373997aa28d573f4b0261825d7b35dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug.  <br /></td></tr>
<tr class="separator:a373997aa28d573f4b0261825d7b35dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fc575960a7a7fcc9050082175a41e6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a> &gt;</td></tr>
<tr class="memdesc:a03fc575960a7a7fcc9050082175a41e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug.  <br /></td></tr>
<tr class="separator:a03fc575960a7a7fcc9050082175a41e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_iterator/def_begin/def_end - Walk all defs of the specified register.  <br /></td></tr>
<tr class="separator:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f79efa184c5ee606e291c818e223561"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false &gt;</td></tr>
<tr class="memdesc:a1f79efa184c5ee606e291c818e223561"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst.  <br /></td></tr>
<tr class="separator:a1f79efa184c5ee606e291c818e223561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0123573fe275c10b05854230317a3cf9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a> &gt;</td></tr>
<tr class="memdesc:a0123573fe275c10b05854230317a3cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle.  <br /></td></tr>
<tr class="separator:a0123573fe275c10b05854230317a3cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67006003227c154cbadfb7d8350dfc95"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:a67006003227c154cbadfb7d8350dfc95"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_iterator/use_begin/use_end - Walk all uses of the specified register.  <br /></td></tr>
<tr class="separator:a67006003227c154cbadfb7d8350dfc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false &gt;</td></tr>
<tr class="memdesc:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <br /></td></tr>
<tr class="separator:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7161ee1354698f61aac698061dfb162b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a> &gt;</td></tr>
<tr class="memdesc:a7161ee1354698f61aac698061dfb162b"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle.  <br /></td></tr>
<tr class="separator:a7161ee1354698f61aac698061dfb162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42af5458dfaa5dcd5ca474495e6710e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:ab42af5458dfaa5dcd5ca474495e6710e"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug.  <br /></td></tr>
<tr class="separator:ab42af5458dfaa5dcd5ca474495e6710e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false &gt;</td></tr>
<tr class="memdesc:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug.  <br /></td></tr>
<tr class="separator:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780eeaf8400eefb448708024e0e88f4d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a> &gt;</td></tr>
<tr class="memdesc:a780eeaf8400eefb448708024e0e88f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug.  <br /></td></tr>
<tr class="separator:a780eeaf8400eefb448708024e0e88f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e47be34b4486b62126ef922943d6542"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a> = std::vector&lt; std::pair&lt; <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &gt;<a class="el" href="classSymbolsMapType_1_1const__iterator.html">::const_iterator</a></td></tr>
<tr class="separator:a7e47be34b4486b62126ef922943d6542"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3e736a38ebafb662ddd8645d83a1d534"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)</td></tr>
<tr class="separator:a3e736a38ebafb662ddd8645d83a1d534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac451b8ac7ac62bfe24225bfddeb35943"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac451b8ac7ac62bfe24225bfddeb35943">MachineRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;)=delete</td></tr>
<tr class="separator:ac451b8ac7ac62bfe24225bfddeb35943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7b4a4d3bc5d9c524083b7cea0649ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2f7b4a4d3bc5d9c524083b7cea0649ac">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;)=delete</td></tr>
<tr class="separator:a2f7b4a4d3bc5d9c524083b7cea0649ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79ea5367e2539a9cca11f9db6f92c06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab79ea5367e2539a9cca11f9db6f92c06">getTargetRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab79ea5367e2539a9cca11f9db6f92c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff1430f9e38299f37b3ce2b84d5b2d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8ff1430f9e38299f37b3ce2b84d5b2d8">addDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a8ff1430f9e38299f37b3ce2b84d5b2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8694a1d461a5b2c58bd83bf50c9f46f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa8694a1d461a5b2c58bd83bf50c9f46f">noteNewVirtualRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:aa8694a1d461a5b2c58bd83bf50c9f46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc037e4e3484a814f8258868db79c758"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adc037e4e3484a814f8258868db79c758">noteCloneVirtualRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> NewReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg)</td></tr>
<tr class="separator:adc037e4e3484a814f8258868db79c758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035f850aa2492716906dbb0610e98c90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a> ()</td></tr>
<tr class="separator:a035f850aa2492716906dbb0610e98c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218bf4a49a8808ebb854ec9b89907904"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a218bf4a49a8808ebb854ec9b89907904"><td class="mdescLeft">&#160;</td><td class="mdescRight">tracksLiveness - Returns true when tracking register liveness accurately.  <br /></td></tr>
<tr class="separator:a218bf4a49a8808ebb854ec9b89907904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721b3ae1a20e295cc4f1143958ad3884"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a> ()</td></tr>
<tr class="memdesc:a721b3ae1a20e295cc4f1143958ad3884"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidateLiveness - Indicates that register liveness is no longer being tracked accurately.  <br /></td></tr>
<tr class="separator:a721b3ae1a20e295cc4f1143958ad3884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2602cf77af82396115293302557ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">shouldTrackSubRegLiveness</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f2602cf77af82396115293302557ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level.  <br /></td></tr>
<tr class="separator:a7f2602cf77af82396115293302557ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4214f202c6a3b5b3933489a6edc49b6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4214f202c6a3b5b3933489a6edc49b6b">shouldTrackSubRegLiveness</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4214f202c6a3b5b3933489a6edc49b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ad9eedacb98923ab00074ec4760db2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a48ad9eedacb98923ab00074ec4760db2">subRegLivenessEnabled</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a48ad9eedacb98923ab00074ec4760db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3076649c65eeacac14b0aa8eaa75bcdf">isUpdatedCSRsInitialized</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the updated CSR list was initialized and false otherwise.  <br /></td></tr>
<tr class="separator:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebff5fc2c4d35be2efe63688140a9aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aebff5fc2c4d35be2efe63688140a9aaa">isArgumentRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aebff5fc2c4d35be2efe63688140a9aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a register can be used as an argument to a function.  <br /></td></tr>
<tr class="separator:aebff5fc2c4d35be2efe63688140a9aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cb9ee9974fb25fb4bba959762f531e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a11cb9ee9974fb25fb4bba959762f531e">isFixedRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a11cb9ee9974fb25fb4bba959762f531e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a register is a fixed register.  <br /></td></tr>
<tr class="separator:a11cb9ee9974fb25fb4bba959762f531e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4d454c1dab8299604c4d3dc742a518"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6b4d454c1dab8299604c4d3dc742a518">isGeneralPurposeRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6b4d454c1dab8299604c4d3dc742a518"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a register is a general purpose register.  <br /></td></tr>
<tr class="separator:a6b4d454c1dab8299604c4d3dc742a518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3dfee03e12575026fa0a0461348a756"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa3dfee03e12575026fa0a0461348a756">disableCalleeSavedRegister</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:aa3dfee03e12575026fa0a0461348a756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the register from the list of CSRs.  <br /></td></tr>
<tr class="separator:aa3dfee03e12575026fa0a0461348a756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns list of callee saved registers.  <br /></td></tr>
<tr class="separator:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">setCalleeSavedRegs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; CSRs)</td></tr>
<tr class="memdesc:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the updated Callee Saved Registers list.  <br /></td></tr>
<tr class="separator:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add MO to the linked list of operands for its register.  <br /></td></tr>
<tr class="separator:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove MO from its use-def list.  <br /></td></tr>
<tr class="separator:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557ce2bfb3c946e43d65d750b2537987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, <a class="el" href="classunsigned.html">unsigned</a> NumOps)</td></tr>
<tr class="memdesc:a557ce2bfb3c946e43d65d750b2537987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move NumOps operands from Src to Dst, updating use-def lists as needed.  <br /></td></tr>
<tr class="separator:a557ce2bfb3c946e43d65d750b2537987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015233fe94a42e2294533334811ab899"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a015233fe94a42e2294533334811ab899">verifyUseList</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a015233fe94a42e2294533334811ab899"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the sanity of the use list for Reg.  <br /></td></tr>
<tr class="separator:a015233fe94a42e2294533334811ab899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">verifyUseLists</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the use list of all registers.  <br /></td></tr>
<tr class="separator:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9e89a17faecbca7d2409bf9817973e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3e9e89a17faecbca7d2409bf9817973e">reg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3e9e89a17faecbca7d2409bf9817973e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ee456cc6716cfbc16261e544100b12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a26ee456cc6716cfbc16261e544100b12">reg_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a26ee456cc6716cfbc16261e544100b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dbcf8b92514fc55ff83db9312dcec4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29dbcf8b92514fc55ff83db9312dcec4">reg_instr_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a29dbcf8b92514fc55ff83db9312dcec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bc06ec30359044cffdc3ccd58bfacf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa7bc06ec30359044cffdc3ccd58bfacf">reg_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa7bc06ec30359044cffdc3ccd58bfacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bac2504c6f8f8bf191f3d919426095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa7bac2504c6f8f8bf191f3d919426095">reg_bundle_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa7bac2504c6f8f8bf191f3d919426095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e05a48717dda8a0ca99449587367660"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0e05a48717dda8a0ca99449587367660">reg_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0e05a48717dda8a0ca99449587367660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecfd94e60d64656d8b19f2ea69bb02af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aecfd94e60d64656d8b19f2ea69bb02af">reg_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aecfd94e60d64656d8b19f2ea69bb02af"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in).  <br /></td></tr>
<tr class="separator:aecfd94e60d64656d8b19f2ea69bb02af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a5fd48b56cb883a30104fd811fd8c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a04a5fd48b56cb883a30104fd811fd8c4">reg_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a04a5fd48b56cb883a30104fd811fd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac055593361bdcb9d0093f0881ce7f286"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac055593361bdcb9d0093f0881ce7f286">reg_nodbg_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac055593361bdcb9d0093f0881ce7f286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae43ef10e056198d73d7c688d0649c9b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae43ef10e056198d73d7c688d0649c9b2">reg_instr_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae43ef10e056198d73d7c688d0649c9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae916811c548f67c9ed178fa8a38ac7f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae916811c548f67c9ed178fa8a38ac7f1">reg_nodbg_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae916811c548f67c9ed178fa8a38ac7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c62f1e9ddcab1cde851a3df8de377b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a38c62f1e9ddcab1cde851a3df8de377b">reg_bundle_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a38c62f1e9ddcab1cde851a3df8de377b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52760341a18bcab24705161c498aa6f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a52760341a18bcab24705161c498aa6f5">reg_nodbg_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a52760341a18bcab24705161c498aa6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666dc30b9326da6b9e69740a241df89d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a666dc30b9326da6b9e69740a241df89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions.  <br /></td></tr>
<tr class="separator:a666dc30b9326da6b9e69740a241df89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c15f3294c62d7590bb98e4d08ddeef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a56c15f3294c62d7590bb98e4d08ddeef">def_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a56c15f3294c62d7590bb98e4d08ddeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6432877c30fca6601db52f92573998"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8c6432877c30fca6601db52f92573998">def_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8c6432877c30fca6601db52f92573998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d327d7e53eaaaf9bb8cbac86c819ab2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5d327d7e53eaaaf9bb8cbac86c819ab2">def_instr_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5d327d7e53eaaaf9bb8cbac86c819ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415a4642beaee4a3156251faaacab646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a415a4642beaee4a3156251faaacab646">def_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a415a4642beaee4a3156251faaacab646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa02bb7124c3907948df9957bed1e9b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afa02bb7124c3907948df9957bed1e9b3">def_bundle_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afa02bb7124c3907948df9957bed1e9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad269c6964062a546ea51482abf030796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad269c6964062a546ea51482abf030796">def_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad269c6964062a546ea51482abf030796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f95077d52fb7c8cd08ce6338b107bcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5f95077d52fb7c8cd08ce6338b107bcf">def_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f95077d52fb7c8cd08ce6338b107bcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_empty - Return true if there are no instructions defining the specified register (it may be live-in).  <br /></td></tr>
<tr class="separator:a5f95077d52fb7c8cd08ce6338b107bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed28a3ee377374468972d5ba4e5cc15f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aed28a3ee377374468972d5ba4e5cc15f">getVRegName</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed28a3ee377374468972d5ba4e5cc15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c212d531fb6d95129ce86a5491bae06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0c212d531fb6d95129ce86a5491bae06">insertVRegByName</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a0c212d531fb6d95129ce86a5491bae06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d46fa856af865f8c997f97596990ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a92d46fa856af865f8c997f97596990ec">hasOneDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a92d46fa856af865f8c997f97596990ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if there is exactly one operand defining the specified register.  <br /></td></tr>
<tr class="separator:a92d46fa856af865f8c997f97596990ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564aa23c9a5cf95820535f59182aedd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a564aa23c9a5cf95820535f59182aedd4">getOneDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a564aa23c9a5cf95820535f59182aedd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the defining operand if there is exactly one operand defining the specified register, otherwise nullptr.  <br /></td></tr>
<tr class="separator:a564aa23c9a5cf95820535f59182aedd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87a00eb296cb02039f5a5580a54efd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab87a00eb296cb02039f5a5580a54efd1">use_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab87a00eb296cb02039f5a5580a54efd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade188fadae5a455fcc4bd8d70142851d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ade188fadae5a455fcc4bd8d70142851d">use_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ade188fadae5a455fcc4bd8d70142851d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489d8c4ed3ae8b1ca4f68e580b074bf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a489d8c4ed3ae8b1ca4f68e580b074bf1">use_instr_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a489d8c4ed3ae8b1ca4f68e580b074bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c2de27f8d8c4a7de72d6415952473f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab1c2de27f8d8c4a7de72d6415952473f">use_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab1c2de27f8d8c4a7de72d6415952473f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40a0f52d1e6d37f89c8bfe4113e15b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa40a0f52d1e6d37f89c8bfe4113e15b8">use_bundle_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa40a0f52d1e6d37f89c8bfe4113e15b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef898731887fc99f3a5e62710cb5bade"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aef898731887fc99f3a5e62710cb5bade">use_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aef898731887fc99f3a5e62710cb5bade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae86e9004476412ca754a7de4ee8a0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aeae86e9004476412ca754a7de4ee8a0c">use_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeae86e9004476412ca754a7de4ee8a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_empty - Return true if there are no instructions using the specified register.  <br /></td></tr>
<tr class="separator:aeae86e9004476412ca754a7de4ee8a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600a2d410c09a9486e828ea34e5a9566"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a600a2d410c09a9486e828ea34e5a9566">hasOneUse</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a600a2d410c09a9486e828ea34e5a9566"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneUse - Return true if there is exactly one instruction using the specified register.  <br /></td></tr>
<tr class="separator:a600a2d410c09a9486e828ea34e5a9566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ccda750131c296a86bd6dc10331a77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03ccda750131c296a86bd6dc10331a77">use_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a03ccda750131c296a86bd6dc10331a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4361906d7698e8b1a912f6affc8e9151"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4361906d7698e8b1a912f6affc8e9151">use_nodbg_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4361906d7698e8b1a912f6affc8e9151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741b5105cca6e98538c79acf275ca733"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a741b5105cca6e98538c79acf275ca733">use_instr_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a741b5105cca6e98538c79acf275ca733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1a48aa3d3155a0e942c785932d9723"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8c1a48aa3d3155a0e942c785932d9723">use_nodbg_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8c1a48aa3d3155a0e942c785932d9723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755b516aa2acc499e777c112a93a9f2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a755b516aa2acc499e777c112a93a9f2f">use_bundle_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a755b516aa2acc499e777c112a93a9f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa433099910dc844bc8466933779e58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5aa433099910dc844bc8466933779e58">use_nodbg_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5aa433099910dc844bc8466933779e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea277721b4e63804715a62de87e9a72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4ea277721b4e63804715a62de87e9a72">use_nodbg_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4ea277721b4e63804715a62de87e9a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register.  <br /></td></tr>
<tr class="separator:a4ea277721b4e63804715a62de87e9a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bf72631b0bc836a8c07fe840b13233"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a01bf72631b0bc836a8c07fe840b13233">hasOneNonDBGUse</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a01bf72631b0bc836a8c07fe840b13233"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register.  <br /></td></tr>
<tr class="separator:a01bf72631b0bc836a8c07fe840b13233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfb8467bcaf53e7e0215aa831985de6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7dfb8467bcaf53e7e0215aa831985de6">hasOneNonDBGUser</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7dfb8467bcaf53e7e0215aa831985de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register.  <br /></td></tr>
<tr class="separator:a7dfb8467bcaf53e7e0215aa831985de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0d4a6526dc873f6af0b248247bc503"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7a0d4a6526dc873f6af0b248247bc503">hasAtMostUserInstrs</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> MaxUsers) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7a0d4a6526dc873f6af0b248247bc503"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasAtMostUses - Return true if the given register has at most <code>MaxUsers</code> non-debug user instructions.  <br /></td></tr>
<tr class="separator:a7a0d4a6526dc873f6af0b248247bc503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16c39ee36e4633f821b6820f8bd52ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af16c39ee36e4633f821b6820f8bd52ef">replaceRegWith</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> FromReg, <a class="el" href="classllvm_1_1Register.html">Register</a> ToReg)</td></tr>
<tr class="memdesc:af16c39ee36e4633f821b6820f8bd52ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function.  <br /></td></tr>
<tr class="separator:af16c39ee36e4633f821b6820f8bd52ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d954b9cf9ee8b545a78725f2549cba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a40d954b9cf9ee8b545a78725f2549cba">getVRegDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a40d954b9cf9ee8b545a78725f2549cba"><td class="mdescLeft">&#160;</td><td class="mdescRight">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found.  <br /></td></tr>
<tr class="separator:a40d954b9cf9ee8b545a78725f2549cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af988c2b4f62506108843a0fdc04b43a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af988c2b4f62506108843a0fdc04b43a2">getUniqueVRegDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af988c2b4f62506108843a0fdc04b43a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found.  <br /></td></tr>
<tr class="separator:af988c2b4f62506108843a0fdc04b43a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da9727b1d452d6dcab08fde547ab634"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3da9727b1d452d6dcab08fde547ab634">clearKillFlags</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3da9727b1d452d6dcab08fde547ab634"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a>.  <br /></td></tr>
<tr class="separator:a3da9727b1d452d6dcab08fde547ab634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a553593c083449cc4db546a757010a2f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a553593c083449cc4db546a757010a2f4">dumpUses</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a553593c083449cc4db546a757010a2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe36a37a2974f73af12228bccbaef0b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe36a37a2974f73af12228bccbaef0b4">isConstantPhysReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abe36a37a2974f73af12228bccbaef0b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if PhysReg is unallocatable and constant throughout the function.  <br /></td></tr>
<tr class="separator:abe36a37a2974f73af12228bccbaef0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1fe08378fadccbf77405721be835ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acc1fe08378fadccbf77405721be835ae">getPressureSets</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acc1fe08378fadccbf77405721be835ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an iterator over the pressure sets affected by the given physical or virtual register.  <br /></td></tr>
<tr class="separator:acc1fe08378fadccbf77405721be835ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b5ca1a1228655842826f4bad8c44c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a34b5ca1a1228655842826f4bad8c44c2">getRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a34b5ca1a1228655842826f4bad8c44c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class of the specified virtual register.  <br /></td></tr>
<tr class="separator:a34b5ca1a1228655842826f4bad8c44c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa008940be15669d5b380a1423dae87c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa008940be15669d5b380a1423dae87c8">getRegClassOrNull</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa008940be15669d5b380a1423dae87c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class of <code>Reg</code>, or null if Reg has not been assigned a register class yet.  <br /></td></tr>
<tr class="separator:aa008940be15669d5b380a1423dae87c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718b488ac3350a59380b5070f54061ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a718b488ac3350a59380b5070f54061ca">getRegBankOrNull</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a718b488ac3350a59380b5070f54061ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register bank of <code>Reg</code>, or null if Reg has not been assigned a register bank or has been assigned a register class.  <br /></td></tr>
<tr class="separator:a718b488ac3350a59380b5070f54061ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd10e1bf2e5ffae96be5b2cef4d17af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4fd10e1bf2e5ffae96be5b2cef4d17af">getRegClassOrRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4fd10e1bf2e5ffae96be5b2cef4d17af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register bank or register class of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a4fd10e1bf2e5ffae96be5b2cef4d17af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965a15cef77a97f0e17f9f26fd5be53e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a965a15cef77a97f0e17f9f26fd5be53e">setRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a965a15cef77a97f0e17f9f26fd5be53e"><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegClass - Set the register class of the specified virtual register.  <br /></td></tr>
<tr class="separator:a965a15cef77a97f0e17f9f26fd5be53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81763ced27ec9b0c42f8848f4ebe5bd1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank)</td></tr>
<tr class="memdesc:a81763ced27ec9b0c42f8848f4ebe5bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the register bank to <code>RegBank</code> for <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a81763ced27ec9b0c42f8848f4ebe5bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ada07773b69dd6a5e99d47fe368d313"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ada07773b69dd6a5e99d47fe368d313">setRegClassOrRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;RCOrRB)</td></tr>
<tr class="separator:a5ada07773b69dd6a5e99d47fe368d313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85285685fc46db3f2b3b0bf90bf9184"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad85285685fc46db3f2b3b0bf90bf9184">constrainRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> MinNumRegs=0)</td></tr>
<tr class="memdesc:ad85285685fc46db3f2b3b0bf90bf9184"><td class="mdescLeft">&#160;</td><td class="mdescRight">constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers.  <br /></td></tr>
<tr class="separator:ad85285685fc46db3f2b3b0bf90bf9184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd28b31b311bb88a92825ed630dd4269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acd28b31b311bb88a92825ed630dd4269">constrainRegAttrs</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> ConstrainingReg, <a class="el" href="classunsigned.html">unsigned</a> MinNumRegs=0)</td></tr>
<tr class="memdesc:acd28b31b311bb88a92825ed630dd4269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the register class or the register bank of the virtual register <code>Reg</code> (and low-level type) to be a common subclass or a common bank of both registers provided respectively (and a common low-level type).  <br /></td></tr>
<tr class="separator:acd28b31b311bb88a92825ed630dd4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2786870c4807261593ac11e734db2f76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2786870c4807261593ac11e734db2f76">recomputeRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a2786870c4807261593ac11e734db2f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg.  <br /></td></tr>
<tr class="separator:a2786870c4807261593ac11e734db2f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c77792a06583e0fe7a0379ad94a2809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:a5c77792a06583e0fe7a0379ad94a2809"><td class="mdescLeft">&#160;</td><td class="mdescRight">createVirtualRegister - Create and return a new virtual register in the function with the specified register class.  <br /></td></tr>
<tr class="separator:a5c77792a06583e0fe7a0379ad94a2809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27689339b95eeb89bc9e40aa1e394f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">cloneVirtualRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:ac27689339b95eeb89bc9e40aa1e394f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create and return a new virtual register in the function with the same attributes as the given register.  <br /></td></tr>
<tr class="separator:ac27689339b95eeb89bc9e40aa1e394f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc0a32516ce31f495b440d47287028b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5dc0a32516ce31f495b440d47287028b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the low-level type of <code>Reg</code> or <a class="el" href="classllvm_1_1LLT.html">LLT</a>{} if Reg is not a generic (target independent) virtual register.  <br /></td></tr>
<tr class="separator:a5dc0a32516ce31f495b440d47287028b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d65688eb3408e2f26bf75b83a1b3448"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d65688eb3408e2f26bf75b83a1b3448">setType</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="memdesc:a8d65688eb3408e2f26bf75b83a1b3448"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the low-level type of <code>VReg</code> to <code>Ty</code>.  <br /></td></tr>
<tr class="separator:a8d65688eb3408e2f26bf75b83a1b3448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create and return a new generic virtual register with low-level type <code>Ty</code>.  <br /></td></tr>
<tr class="separator:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d53825c081045b4e59ed65576130ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">clearVirtRegTypes</a> ()</td></tr>
<tr class="memdesc:a99d53825c081045b4e59ed65576130ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove all types associated to virtual registers (after instruction selection and constraining of all generic virtual registers).  <br /></td></tr>
<tr class="separator:a99d53825c081045b4e59ed65576130ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed74de0e85d45f32fe8aca572f0c63d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7ed74de0e85d45f32fe8aca572f0c63d">createIncompleteVirtualRegister</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:a7ed74de0e85d45f32fe8aca572f0c63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new virtual register that has no register class, register bank or size assigned yet.  <br /></td></tr>
<tr class="separator:a7ed74de0e85d45f32fe8aca572f0c63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae73582bbbc71758dcac70cd8c56210e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae73582bbbc71758dcac70cd8c56210e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">getNumVirtRegs - Return the number of virtual registers created.  <br /></td></tr>
<tr class="separator:ae73582bbbc71758dcac70cd8c56210e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2e403e3e1f758b87c25302090c96c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a> ()</td></tr>
<tr class="memdesc:a7e2e403e3e1f758b87c25302090c96c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearVirtRegs - Remove all virtual registers (after physreg assignment).  <br /></td></tr>
<tr class="separator:a7e2e403e3e1f758b87c25302090c96c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e27d94e24a9bc2d6c7d719bed9637e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8e27d94e24a9bc2d6c7d719bed9637e3">setRegAllocationHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1Type.html">Type</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> PrefReg)</td></tr>
<tr class="memdesc:a8e27d94e24a9bc2d6c7d719bed9637e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegAllocationHint - Specify a register allocation hint for the specified virtual register.  <br /></td></tr>
<tr class="separator:a8e27d94e24a9bc2d6c7d719bed9637e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc82dfed5cd6e963934d2d0f8d6e7272"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc82dfed5cd6e963934d2d0f8d6e7272">addRegAllocationHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1Register.html">Register</a> PrefReg)</td></tr>
<tr class="memdesc:abc82dfed5cd6e963934d2d0f8d6e7272"><td class="mdescLeft">&#160;</td><td class="mdescRight">addRegAllocationHint - Add a register allocation hint to the hints vector for VReg.  <br /></td></tr>
<tr class="separator:abc82dfed5cd6e963934d2d0f8d6e7272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18b5ef8a2c55e42b08affe5d0323e12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa18b5ef8a2c55e42b08affe5d0323e12">setSimpleHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1Register.html">Register</a> PrefReg)</td></tr>
<tr class="memdesc:aa18b5ef8a2c55e42b08affe5d0323e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify the preferred (target independent) register allocation hint for the specified virtual register.  <br /></td></tr>
<tr class="separator:aa18b5ef8a2c55e42b08affe5d0323e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7156041a724bb8620c6fe72d241b09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ada7156041a724bb8620c6fe72d241b09">clearSimpleHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg)</td></tr>
<tr class="separator:ada7156041a724bb8620c6fe72d241b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc629292d5cf14604e9b35b42ac4706"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8bc629292d5cf14604e9b35b42ac4706">getRegAllocationHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8bc629292d5cf14604e9b35b42ac4706"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegAllocationHint - Return the register allocation hint for the specified virtual register.  <br /></td></tr>
<tr class="separator:a8bc629292d5cf14604e9b35b42ac4706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021a3cabd072c6984bf30b0f8a3fc0a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a021a3cabd072c6984bf30b0f8a3fc0a6">getSimpleHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a021a3cabd072c6984bf30b0f8a3fc0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint.  <br /></td></tr>
<tr class="separator:a021a3cabd072c6984bf30b0f8a3fc0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1994d5ccbffd5cc93063dabc6986796f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1994d5ccbffd5cc93063dabc6986796f">getRegAllocationHints</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1994d5ccbffd5cc93063dabc6986796f"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg.  <br /></td></tr>
<tr class="separator:a1994d5ccbffd5cc93063dabc6986796f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a213df9204c030effa8d56a05564997a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a213df9204c030effa8d56a05564997a7">markUsesInDebugValueAsUndef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a213df9204c030effa8d56a05564997a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis.  <br /></td></tr>
<tr class="separator:a213df9204c030effa8d56a05564997a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af392a602d843857153b656823dad4d08"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af392a602d843857153b656823dad4d08">updateDbgUsersToReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> OldReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> NewReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; <a class="el" href="IVUsers_8cpp.html#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af392a602d843857153b656823dad4d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">updateDbgUsersToReg - Update a collection of debug instructions to refer to the designated register.  <br /></td></tr>
<tr class="separator:af392a602d843857153b656823dad4d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a209ffefa8ca1df76b99fe3c2e2cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af2a209ffefa8ca1df76b99fe3c2e2cc4">isPhysRegModified</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, <a class="el" href="classbool.html">bool</a> SkipNoReturnDef=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af2a209ffefa8ca1df76b99fe3c2e2cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is modified in this function.  <br /></td></tr>
<tr class="separator:af2a209ffefa8ca1df76b99fe3c2e2cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd23983bb9fb4af65e27b56cc506edbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afd23983bb9fb4af65e27b56cc506edbc">isPhysRegUsed</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, <a class="el" href="classbool.html">bool</a> SkipRegMaskTest=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afd23983bb9fb4af65e27b56cc506edbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is modified or read in this function.  <br /></td></tr>
<tr class="separator:afd23983bb9fb4af65e27b56cc506edbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac386aa863d0dc665f4b7da757f60054b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *RegMask)</td></tr>
<tr class="memdesc:ac386aa863d0dc665f4b7da757f60054b"><td class="mdescLeft">&#160;</td><td class="mdescRight">addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.  <br /></td></tr>
<tr class="separator:ac386aa863d0dc665f4b7da757f60054b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24866efe4b1cbbfe4532330064dbef04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a24866efe4b1cbbfe4532330064dbef04">getUsedPhysRegsMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a24866efe4b1cbbfe4532330064dbef04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32d5b4fe86449641427a131c27c03f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="memdesc:ad32d5b4fe86449641427a131c27c03f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins.  <br /></td></tr>
<tr class="separator:ad32d5b4fe86449641427a131c27c03f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab490792bb2387856aeb83267a1bd55d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab490792bb2387856aeb83267a1bd55d2">reserveReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ab490792bb2387856aeb83267a1bd55d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">reserveReg &ndash; Mark a register as reserved so checks like isAllocatable will not suggest using it.  <br /></td></tr>
<tr class="separator:ab490792bb2387856aeb83267a1bd55d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant.  <br /></td></tr>
<tr class="separator:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb3ab76b2a615f1fac4fdb8105095a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a96bb3ab76b2a615f1fac4fdb8105095a">canReserveReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a96bb3ab76b2a615f1fac4fdb8105095a"><td class="mdescLeft">&#160;</td><td class="mdescRight">canReserveReg - Returns true if PhysReg can be used as a reserved register.  <br /></td></tr>
<tr class="separator:a96bb3ab76b2a615f1fac4fdb8105095a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a78e01b4db3aacb72ddc22debed3269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5a78e01b4db3aacb72ddc22debed3269">getReservedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5a78e01b4db3aacb72ddc22debed3269"><td class="mdescLeft">&#160;</td><td class="mdescRight">getReservedRegs - Returns a reference to the frozen set of reserved registers.  <br /></td></tr>
<tr class="separator:a5a78e01b4db3aacb72ddc22debed3269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ca7cff9e929ba372da9780fdd44b02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a53ca7cff9e929ba372da9780fdd44b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">isReserved - Returns true when PhysReg is a reserved register.  <br /></td></tr>
<tr class="separator:a53ca7cff9e929ba372da9780fdd44b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7de8e2cf4949a58445f955d4d98caa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">isReservedRegUnit</a> (<a class="el" href="classunsigned.html">unsigned</a> Unit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ada7de8e2cf4949a58445f955d4d98caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true when the given register unit is considered reserved.  <br /></td></tr>
<tr class="separator:ada7de8e2cf4949a58445f955d4d98caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f39116ef8979cff64ea1c666228e7d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7f39116ef8979cff64ea1c666228e7d9">isAllocatable</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f39116ef8979cff64ea1c666228e7d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved.  <br /></td></tr>
<tr class="separator:a7f39116ef8979cff64ea1c666228e7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac889107f09b05137fd5964343a935a6c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac889107f09b05137fd5964343a935a6c">addLiveIn</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> vreg=<a class="el" href="classllvm_1_1Register.html">Register</a>())</td></tr>
<tr class="memdesc:ac889107f09b05137fd5964343a935a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">addLiveIn - Add the specified register as a live-in.  <br /></td></tr>
<tr class="separator:ac889107f09b05137fd5964343a935a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade38103c28d56389d7848497aae70bba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">livein_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ade38103c28d56389d7848497aae70bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c135f0c45228e88b1927c069fc1d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">livein_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa5c135f0c45228e88b1927c069fc1d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9eecf2b6aa6f212610a87813955328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1c9eecf2b6aa6f212610a87813955328">livein_empty</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1c9eecf2b6aa6f212610a87813955328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c5924111ebe86dd174fe793a52f327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a74c5924111ebe86dd174fe793a52f327">liveins</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a74c5924111ebe86dd174fe793a52f327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640f34062e7189756ce67e60d5dfd629"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a640f34062e7189756ce67e60d5dfd629">isLiveIn</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a640f34062e7189756ce67e60d5dfd629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8826883c66d420e0b7a9dd216eeaa388"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8826883c66d420e0b7a9dd216eeaa388">getLiveInPhysReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8826883c66d420e0b7a9dd216eeaa388"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register.  <br /></td></tr>
<tr class="separator:a8826883c66d420e0b7a9dd216eeaa388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc1aea4b14234362915bdb5c776573f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9cc1aea4b14234362915bdb5c776573f">getLiveInVirtReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9cc1aea4b14234362915bdb5c776573f"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in virtual register.  <br /></td></tr>
<tr class="separator:a9cc1aea4b14234362915bdb5c776573f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="mdescLeft">&#160;</td><td class="mdescRight">EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block.  <br /></td></tr>
<tr class="separator:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e720f69b70ef3973d672936a9fa0ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab7e720f69b70ef3973d672936a9fa0ec">getMaxLaneMaskForVReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab7e720f69b70ef3973d672936a9fa0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>.  <br /></td></tr>
<tr class="separator:ab7e720f69b70ef3973d672936a9fa0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a> ()</td></tr>
<tr class="separator:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a> ()</td></tr>
<tr class="separator:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bea8bf7513acba82ca339c74de2de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a> ()</td></tr>
<tr class="separator:ab05bea8bf7513acba82ca339c74de2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728707da8d5c6832316ff91231f3c2ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a> ()</td></tr>
<tr class="separator:a728707da8d5c6832316ff91231f3c2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94275a1edd38ff90ce524665a268d71e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:a94275a1edd38ff90ce524665a268d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21b132afc12ed3cead7a879506f277a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a> ()</td></tr>
<tr class="separator:aa21b132afc12ed3cead7a879506f277a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a> ()</td></tr>
<tr class="separator:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a> ()</td></tr>
<tr class="separator:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8347c6938efe4d9a4426b92ef57851e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a> ()</td></tr>
<tr class="separator:ac8347c6938efe4d9a4426b92ef57851e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a73104304bf1f9d344ad495283561b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a> ()</td></tr>
<tr class="separator:a7a73104304bf1f9d344ad495283561b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9cb3eb3b146477bb4a708a246607be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a> ()</td></tr>
<tr class="separator:a6d9cb3eb3b146477bb4a708a246607be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ba266da19094cc0948311c431768e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a> ()</td></tr>
<tr class="separator:a355ba266da19094cc0948311c431768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc6af82327a6f208f586e90cc48dbed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:aacc6af82327a6f208f586e90cc48dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="friends" name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> &gt; </td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">defusechain_iterator</a></td></tr>
<tr class="separator:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> &gt; </td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">defusechain_instr_iterator</a></td></tr>
<tr class="separator:a3b000c853733de927f22652f954eca68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00051">51</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a0123573fe275c10b05854230317a3cf9" name="a0123573fe275c10b05854230317a3cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0123573fe275c10b05854230317a3cf9">&#9670;&#160;</a></span>def_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">llvm::MachineRegisterInfo::def_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00435">435</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a1f79efa184c5ee606e291c818e223561" name="a1f79efa184c5ee606e291c818e223561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f79efa184c5ee606e291c818e223561">&#9670;&#160;</a></span>def_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">llvm::MachineRegisterInfo::def_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00419">419</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a5af36ddc8f223c0df75cab0afc9f3be5" name="a5af36ddc8f223c0df75cab0afc9f3be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af36ddc8f223c0df75cab0afc9f3be5">&#9670;&#160;</a></span>def_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">llvm::MachineRegisterInfo::def_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_iterator/def_begin/def_end - Walk all defs of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00406">406</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7e47be34b4486b62126ef922943d6542" name="a7e47be34b4486b62126ef922943d6542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e47be34b4486b62126ef922943d6542">&#9670;&#160;</a></span>livein_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">llvm::MachineRegisterInfo::livein_iterator</a> =  std::vector&lt;std::pair&lt;<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>,<a class="el" href="classllvm_1_1Register.html">Register</a>&gt; &gt;<a class="el" href="classSymbolsMapType_1_1const__iterator.html">::const_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00991">991</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a78c8ef80a42dc5b502a59d0589f33174" name="a78c8ef80a42dc5b502a59d0589f33174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c8ef80a42dc5b502a59d0589f33174">&#9670;&#160;</a></span>reg_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">llvm::MachineRegisterInfo::reg_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">332</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a03fc575960a7a7fcc9050082175a41e6" name="a03fc575960a7a7fcc9050082175a41e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03fc575960a7a7fcc9050082175a41e6">&#9670;&#160;</a></span>reg_bundle_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00385">385</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aee910bfb3cde58b0b8834643db86dbdd" name="aee910bfb3cde58b0b8834643db86dbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee910bfb3cde58b0b8834643db86dbdd">&#9670;&#160;</a></span>reg_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">llvm::MachineRegisterInfo::reg_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00316">316</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a373997aa28d573f4b0261825d7b35dae" name="a373997aa28d573f4b0261825d7b35dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373997aa28d573f4b0261825d7b35dae">&#9670;&#160;</a></span>reg_instr_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00368">368</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a9ad833072520047643998c0086c06d54" name="a9ad833072520047643998c0086c06d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad833072520047643998c0086c06d54">&#9670;&#160;</a></span>reg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">llvm::MachineRegisterInfo::reg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00303">303</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a9e21e988464268f39bf33577a0e6338d" name="a9e21e988464268f39bf33577a0e6338d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e21e988464268f39bf33577a0e6338d">&#9670;&#160;</a></span>reg_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">llvm::MachineRegisterInfo::reg_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00351">351</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7161ee1354698f61aac698061dfb162b" name="a7161ee1354698f61aac698061dfb162b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7161ee1354698f61aac698061dfb162b">&#9670;&#160;</a></span>use_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">llvm::MachineRegisterInfo::use_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00515">515</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a780eeaf8400eefb448708024e0e88f4d" name="a780eeaf8400eefb448708024e0e88f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780eeaf8400eefb448708024e0e88f4d">&#9670;&#160;</a></span>use_bundle_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00574">574</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aaf20ba00cf60393b0507754bc8ceb1c7" name="aaf20ba00cf60393b0507754bc8ceb1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf20ba00cf60393b0507754bc8ceb1c7">&#9670;&#160;</a></span>use_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">llvm::MachineRegisterInfo::use_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00499">499</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ac659520ff7ad7ccab5c4eab4eaf1f078" name="ac659520ff7ad7ccab5c4eab4eaf1f078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac659520ff7ad7ccab5c4eab4eaf1f078">&#9670;&#160;</a></span>use_instr_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00557">557</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a67006003227c154cbadfb7d8350dfc95" name="a67006003227c154cbadfb7d8350dfc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67006003227c154cbadfb7d8350dfc95">&#9670;&#160;</a></span>use_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">llvm::MachineRegisterInfo::use_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_iterator/use_begin/use_end - Walk all uses of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">486</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ab42af5458dfaa5dcd5ca474495e6710e" name="ab42af5458dfaa5dcd5ca474495e6710e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42af5458dfaa5dcd5ca474495e6710e">&#9670;&#160;</a></span>use_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">llvm::MachineRegisterInfo::use_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00540">540</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a3e736a38ebafb662ddd8645d83a1d534" name="a3e736a38ebafb662ddd8645d83a1d534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e736a38ebafb662ddd8645d83a1d534">&#9670;&#160;</a></span>MachineRegisterInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00043">43</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00404">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00341">llvm::BitVector::resize()</a>.</p>

</div>
</div>
<a id="ac451b8ac7ac62bfe24225bfddeb35943" name="ac451b8ac7ac62bfe24225bfddeb35943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac451b8ac7ac62bfe24225bfddeb35943">&#9670;&#160;</a></span>MachineRegisterInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a8ff1430f9e38299f37b3ce2b84d5b2d8" name="a8ff1430f9e38299f37b3ce2b84d5b2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ff1430f9e38299f37b3ce2b84d5b2d8">&#9670;&#160;</a></span>addDelegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00169">169</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00384">llvm::SmallPtrSetImpl&lt; PtrType &gt;::count()</a>, and <a class="el" href="SmallPtrSet_8h_source.html#l00366">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01485">llvm::GCNTargetMachine::registerMachineRegisterInfoCallback()</a>.</p>

</div>
</div>
<a id="ac889107f09b05137fd5964343a935a6c" name="ac889107f09b05137fd5964343a935a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac889107f09b05137fd5964343a935a6c">&#9670;&#160;</a></span>addLiveIn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>vreg</em> = <code><a class="el" href="classllvm_1_1Register.html">Register</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addLiveIn - Add the specified register as a live-in. </p>
<p>Note that it is an error to add the same register to the same set more than once. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00985">985</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsISelLowering_8cpp_source.html#l01261">addLiveIn()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00177">buildGitPtr()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00070">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l03849">llvm::LoongArchTargetLowering::LowerFormalArguments()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l18075">llvm::RISCVTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00431">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, and <a class="el" href="MIRParser_8cpp_source.html#l00592">llvm::MIRParserImpl::parseRegisterInfo()</a>.</p>

</div>
</div>
<a id="ac386aa863d0dc665f4b7da757f60054b" name="ac386aa863d0dc665f4b7da757f60054b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac386aa863d0dc665f4b7da757f60054b">&#9670;&#160;</a></span>addPhysRegsUsedFromRegMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. </p>
<p>This corresponds to the bit mask attached to register mask operands. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00895">895</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="abc82dfed5cd6e963934d2d0f8d6e7272" name="abc82dfed5cd6e963934d2d0f8d6e7272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc82dfed5cd6e963934d2d0f8d6e7272">&#9670;&#160;</a></span>addRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addRegAllocationHint - Add a register allocation hint to the hints vector for VReg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00803">803</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>.</p>

</div>
</div>
<a id="af7f7e5eb5b55add81ed8fe39ac83b9c2" name="af7f7e5eb5b55add81ed8fe39ac83b9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f7e5eb5b55add81ed8fe39ac83b9c2">&#9670;&#160;</a></span>addRegOperandToUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::addRegOperandToUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add MO to the linked list of operands for its register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00265">265</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00384">llvm::MachineOperand::isDef()</a>, and <a class="el" href="namespacellvm.html#ac10d13c57a7adf4a1f140afd5321309bad55b30607c2a9a2616347d6edb789f6b">llvm::Last</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineOperand_8cpp_source.html#l00273">llvm::MachineOperand::ChangeToRegister()</a>.</p>

</div>
</div>
<a id="a96bb3ab76b2a615f1fac4fdb8105095a" name="a96bb3ab76b2a615f1fac4fdb8105095a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bb3ab76b2a615f1fac4fdb8105095a">&#9670;&#160;</a></span>canReserveReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::canReserveReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canReserveReg - Returns true if PhysReg can be used as a reserved register. </p>
<p><a class="el" href="classllvm_1_1Any.html">Any</a> register can be reserved before <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> is called. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">938</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00931">reservedRegsFrozen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00284">llvm::MipsRegisterInfo::canRealignStack()</a>.</p>

</div>
</div>
<a id="a3da9727b1d452d6dcab08fde547ab634" name="a3da9727b1d452d6dcab08fde547ab634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da9727b1d452d6dcab08fde547ab634">&#9670;&#160;</a></span>clearKillFlags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearKillFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a>. </p>
<p>This function is used by optimization passes which extend register lifetimes and need only preserve conservative kill flag information. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00435">435</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00493">use_operands()</a>.</p>

</div>
</div>
<a id="ada7156041a724bb8620c6fe72d241b09" name="ada7156041a724bb8620c6fe72d241b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7156041a724bb8620c6fe72d241b09">&#9670;&#160;</a></span>clearSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::clearSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00814">814</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IndexedMap_8h_source.html#l00065">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>.</p>

</div>
</div>
<a id="a7e2e403e3e1f758b87c25302090c96c2" name="a7e2e403e3e1f758b87c25302090c96c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2e403e3e1f758b87c25302090c96c2">&#9670;&#160;</a></span>clearVirtRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearVirtRegs - Remove all virtual registers (after physreg assignment). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">198</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="raw__ostream_8cpp_source.html#l00908">llvm::errs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00786">getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00084">llvm::Register::index2VirtReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">llvm::printReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00326">reg_instructions()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

</div>
</div>
<a id="a99d53825c081045b4e59ed65576130ec" name="a99d53825c081045b4e59ed65576130ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d53825c081045b4e59ed65576130ec">&#9670;&#160;</a></span>clearVirtRegTypes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegTypes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove all types associated to virtual registers (after instruction selection and constraining of all generic virtual registers). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00065">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>.</p>

</div>
</div>
<a id="ac27689339b95eeb89bc9e40aa1e394f9" name="ac27689339b95eeb89bc9e40aa1e394f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27689339b95eeb89bc9e40aa1e394f9">&#9670;&#160;</a></span>cloneVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::cloneVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create and return a new virtual register in the function with the same attributes as the given register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">170</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00761">getType()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00077">Name</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00182">noteCloneVirtualRegister()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00179">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00278">llvm::CombinerHelper::applyCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00624">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00385">llvm::CombinerHelper::applyCombineShuffleVector()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00055">llvm::LiveRangeEdit::createFrom()</a>, and <a class="el" href="CombinerHelper_8cpp_source.html#l03768">llvm::CombinerHelper::matchLoadOrCombine()</a>.</p>

</div>
</div>
<a id="acd28b31b311bb88a92825ed630dd4269" name="acd28b31b311bb88a92825ed630dd4269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd28b31b311bb88a92825ed630dd4269">&#9670;&#160;</a></span>constrainRegAttrs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::constrainRegAttrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>ConstrainingReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constrain the register class or the register bank of the virtual register <code>Reg</code> (and low-level type) to be a common subclass or a common bank of both registers provided respectively (and a common low-level type). </p>
<p>Do nothing if any of the attributes (classes, banks, or low-level types) of the registers are deemed incompatible, or if the resulting register will have a class smaller than before and of size less than <code>MinNumRegs</code>. Return true if such register attributes exist, false otherwise.</p>
<dl class="section note"><dt>Note</dt><dd><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> this method instead of constrainRegClass and <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC.">RegisterBankInfo::constrainGenericRegister</a> everywhere but <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> ISel / <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> and GlobalISel's <a class="el" href="classllvm_1_1InstructionSelect.html" title="This pass is responsible for selecting generic machine instructions to target-specific instructions.">InstructionSelect</a> pass respectively. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">91</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00697">getRegClassOrRegBank()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00761">getType()</a>, <a class="el" href="LowLevelType_8h_source.html#l00137">llvm::LLT::isValid()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00707">setRegClassOrRegBank()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00179">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00161">llvm::CombinerHelper::replaceRegWith()</a>.</p>

</div>
</div>
<a id="ad85285685fc46db3f2b3b0bf90bf9184" name="ad85285685fc46db3f2b3b0bf90bf9184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85285685fc46db3f2b3b0bf90bf9184">&#9670;&#160;</a></span>constrainRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * MachineRegisterInfo::constrainRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers. </p>
<p>Return the new register class, or NULL if no such class exists. This should only be used when the constraint is known to be trivial, like GR32 -&gt; GR32_NOSP. Beware of increasing register pressure.</p>
<dl class="section note"><dt>Note</dt><dd>Assumes that the register has a register class assigned. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC.">RegisterBankInfo::constrainGenericRegister</a> in GlobalISel's <a class="el" href="classllvm_1_1InstructionSelect.html" title="This pass is responsible for selecting generic machine instructions to target-specific instructions.">InstructionSelect</a> pass and constrainRegAttrs in every other pass, including non-select passes of GlobalISel, instead. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">83</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00663">getRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l01137">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l01979">llvm::FastISel::constrainOperandRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01383">llvm::X86InstrInfo::convertToThreeAddress()</a>, <a class="el" href="FastISel_8cpp_source.html#l02188">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05465">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04948">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04765">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>.</p>

</div>
</div>
<a id="a9694f2906cfe1d6d35bbe6742c67dff0" name="a9694f2906cfe1d6d35bbe6742c67dff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9694f2906cfe1d6d35bbe6742c67dff0">&#9670;&#160;</a></span>createGenericVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createGenericVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create and return a new generic virtual register with low-level type <code>Ty</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00185">185</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00077">Name</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00177">noteNewVirtualRegister()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00179">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00261">AMDGPUCombinerHelper::applyFoldableFneg()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01772">llvm::LegalizerHelper::bitcastDst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00277">llvm::buildBoolRegister()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00225">llvm::MachineIRBuilder::buildMaskLowPtrBits()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04146">llvm::LegalizerHelper::fewerElementsVectorPhi()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01123">llvm::generateImageSizeQueryInst()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00420">llvm::SPIRVGlobalRegistry::getOrCreateConstNullPtr()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l01157">llvm::SPIRVGlobalRegistry::getOrCreateUndef()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l01365">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03611">llvm::LegalizerHelper::lower()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00445">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03297">llvm::LegalizerHelper::lowerLoad()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07047">llvm::LegalizerHelper::lowerMergeValues()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05548">llvm::CombinerHelper::matchCombineFAddFMAFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05889">llvm::CombinerHelper::matchCombineFSubFpExtFNegFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02981">llvm::CombinerHelper::matchHoistLogicOpWithSameOpcodeHands()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00210">llvm::MachineIRBuilder::materializePtrAdd()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01750">llvm::LegalizerHelper::moreElementsVectorDst()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01179">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05517">llvm::LegalizerHelper::narrowScalarAddSub()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01741">llvm::LegalizerHelper::narrowScalarDst()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05668">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05736">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05029">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04940">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04404">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02311">llvm::LegalizerHelper::widenScalar()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01732">llvm::LegalizerHelper::widenScalarDst()</a>.</p>

</div>
</div>
<a id="a7ed74de0e85d45f32fe8aca572f0c63d" name="a7ed74de0e85d45f32fe8aca572f0c63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed74de0e85d45f32fe8aca572f0c63d">&#9670;&#160;</a></span>createIncompleteVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createIncompleteVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Creates a new virtual register that has no register class, register bank or size assigned yet. </p>
<p>This is only allowed to be used temporarily while constructing machine instructions. Most operations are undefined on an incomplete register until one of <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a965a15cef77a97f0e17f9f26fd5be53e" title="setRegClass - Set the register class of the specified virtual register.">setRegClass()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1" title="Set the register bank to RegBank for Reg.">setRegBank()</a> or setSize() has been called on it. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">145</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00786">getNumVirtRegs()</a>, <a class="el" href="Register_8h_source.html#l00084">llvm::Register::index2VirtReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00456">insertVRegByName()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00077">Name</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">cloneVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00185">createGenericVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">createVirtualRegister()</a>, and <a class="el" href="MIParser_8cpp_source.html#l00331">llvm::PerFunctionMIParsingState::getVRegInfoNamed()</a>.</p>

</div>
</div>
<a id="a5c77792a06583e0fe7a0379ad94a2809" name="a5c77792a06583e0fe7a0379ad94a2809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c77792a06583e0fe7a0379ad94a2809">&#9670;&#160;</a></span>createVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>createVirtualRegister - Create and return a new virtual register in the function with the specified register class. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">157</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00120">llvm::TargetRegisterClass::isAllocatable()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00077">Name</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00177">noteNewVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsISelLowering_8cpp_source.html#l01261">addLiveIn()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00342">llvm::buildBuiltinVariableLoad()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00440">llvm::SPIRVGlobalRegistry::buildConstantSampler()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01137">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00115">llvm::SwiftErrorValueTracking::createEntriesInEntryBlock()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01855">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00364">llvm::FunctionLoweringInfo::CreateReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l01975">llvm::FastISel::createResultReg()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00490">llvm::AArch64FrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00867">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00790">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00541">llvm::ThumbRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01580">llvm::PPCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00285">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11840">llvm::PPCTargetLowering::EmitAtomicBinary()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05276">emitFrameOffsetAdj()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12665">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35960">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12015">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00078">llvm::CSKYFrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00462">llvm::RISCVFrameLowering::emitPrologue()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01416">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00124">emitThumbRegPlusImmInReg()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00055">llvm::MipsFunctionInfo::getGlobalBaseReg()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00781">llvm::M68kInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00606">llvm::SparcInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08784">llvm::X86InstrInfo::getGlobalBaseReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00026">llvm::SwiftErrorValueTracking::getOrCreateVReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00050">llvm::SwiftErrorValueTracking::getOrCreateVRegDefAt()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00070">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00587">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04948">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04578">llvm::X86InstrInfo::loadStoreTileReg()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01896">llvm::SPIRV::lowerBuiltin()</a>, <a class="el" href="SPIRVCallLowering_8cpp_source.html#l00402">llvm::SPIRVCallLowering::lowerCall()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00542">LowerCallResults()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01161">llvm::PPCRegisterInfo::lowerCRBitRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01042">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00999">llvm::PPCRegisterInfo::lowerCRRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00954">llvm::PPCRegisterInfo::lowerCRSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00734">llvm::PPCRegisterInfo::lowerDynamicAlloc()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l03849">llvm::LoongArchTargetLowering::LowerFormalArguments()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l18075">llvm::RISCVTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00431">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01425">llvm::PPCRegisterInfo::lowerWACCRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01391">llvm::PPCRegisterInfo::lowerWACCSpilling()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00623">llvm::RISCVRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01636">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00791">llvm::PPCRegisterInfo::prepareDynamicAlloca()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00147">llvm::SwiftErrorValueTracking::propagateVRegs()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00424">llvm::ThumbRegisterInfo::rewriteFrameIndex()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04765">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a56c15f3294c62d7590bb98e4d08ddeef" name="a56c15f3294c62d7590bb98e4d08ddeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c15f3294c62d7590bb98e4d08ddeef">&#9670;&#160;</a></span>def_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> llvm::MachineRegisterInfo::def_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00408">408</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="DetectDeadLanes_8cpp_source.html#l00453">llvm::DeadLaneDetector::computeSubRegisterLaneBitInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00450">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00413">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00474">getOneDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00574">isPhysRegModified()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l00270">MustSaveLR()</a>.</p>

</div>
</div>
<a id="afa02bb7124c3907948df9957bed1e9b3" name="afa02bb7124c3907948df9957bed1e9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa02bb7124c3907948df9957bed1e9b3">&#9670;&#160;</a></span>def_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00437">437</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">def_bundles()</a>.</p>

</div>
</div>
<a id="a595a7a24c293a79d1f19a3ae2337bb49" name="a595a7a24c293a79d1f19a3ae2337bb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a595a7a24c293a79d1f19a3ae2337bb49">&#9670;&#160;</a></span>def_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00440">440</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">def_bundles()</a>.</p>

</div>
</div>
<a id="ad269c6964062a546ea51482abf030796" name="ad269c6964062a546ea51482abf030796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad269c6964062a546ea51482abf030796">&#9670;&#160;</a></span>def_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> &gt; llvm::MachineRegisterInfo::def_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">444</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00437">def_bundle_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00440">def_bundle_end()</a>, <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

</div>
</div>
<a id="a5f95077d52fb7c8cd08ce6338b107bcf" name="a5f95077d52fb7c8cd08ce6338b107bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f95077d52fb7c8cd08ce6338b107bcf">&#9670;&#160;</a></span>def_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::def_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>def_empty - Return true if there are no instructions defining the specified register (it may be live-in). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00450">450</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00408">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">def_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">getUniqueVRegDef()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">isConstantPhysReg()</a>.</p>

</div>
</div>
<a id="aa21b132afc12ed3cead7a879506f277a" name="aa21b132afc12ed3cead7a879506f277a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21b132afc12ed3cead7a879506f277a">&#9670;&#160;</a></span>def_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> llvm::MachineRegisterInfo::def_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">411</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00450">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00413">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00474">getOneDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00574">isPhysRegModified()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l00270">MustSaveLR()</a>.</p>

</div>
</div>
<a id="a5d327d7e53eaaaf9bb8cbac86c819ab2" name="a5d327d7e53eaaaf9bb8cbac86c819ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d327d7e53eaaaf9bb8cbac86c819ab2">&#9670;&#160;</a></span>def_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00421">421</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00429">def_instructions()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00761">llvm::InstrEmitter::EmitDbgInstrRef()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01150">llvm::MachineFunction::finalizeDebugInstrRefs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">getUniqueVRegDef()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">getVRegDef()</a>.</p>

</div>
</div>
<a id="a54dd0a5ebf7dbe5aab5fe51979356645" name="a54dd0a5ebf7dbe5aab5fe51979356645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54dd0a5ebf7dbe5aab5fe51979356645">&#9670;&#160;</a></span>def_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00424">424</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00429">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">getUniqueVRegDef()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">getVRegDef()</a>.</p>

</div>
</div>
<a id="a415a4642beaee4a3156251faaacab646" name="a415a4642beaee4a3156251faaacab646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415a4642beaee4a3156251faaacab646">&#9670;&#160;</a></span>def_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> &gt; llvm::MachineRegisterInfo::def_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00429">429</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00421">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00424">def_instr_end()</a>, <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

</div>
</div>
<a id="a8c6432877c30fca6601db52f92573998" name="a8c6432877c30fca6601db52f92573998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6432877c30fca6601db52f92573998">&#9670;&#160;</a></span>def_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> &gt; llvm::MachineRegisterInfo::def_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00413">413</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00408">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">def_end()</a>, <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00468">hasOneDef()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l01841">hasTiedDef()</a>.</p>

</div>
</div>
<a id="aa3dfee03e12575026fa0a0461348a756" name="aa3dfee03e12575026fa0a0461348a756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3dfee03e12575026fa0a0461348a756">&#9670;&#160;</a></span>disableCalleeSavedRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::disableCalleeSavedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the register from the list of CSRs. </p>
<p>I.e. the register will not appear as part of the CSR mask. </p><dl class="section see"><dt>See also</dt><dd>UpdatedCalleeSavedRegs. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00602">602</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l02033">llvm::erase()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00762">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

</div>
</div>
<a id="a553593c083449cc4db546a757010a2f4" name="a553593c083449cc4db546a757010a2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a553593c083449cc4db546a757010a2f4">&#9670;&#160;</a></span>dumpUses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void MachineRegisterInfo::dumpUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00505">505</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00509">use_instructions()</a>.</p>

</div>
</div>
<a id="a44ddc08d3e0ee02a2a8fb36fb4c8ac18" name="a44ddc08d3e0ee02a2a8fb36fb4c8ac18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">&#9670;&#160;</a></span>EmitLiveInCopies()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::EmitLiveInCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>EntryMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00468">468</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00428">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00329">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00363">llvm::BuildMI()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00590">use_nodbg_empty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="ad32d5b4fe86449641427a131c27c03f7" name="ad32d5b4fe86449641427a131c27c03f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32d5b4fe86449641427a131c27c03f7">&#9670;&#160;</a></span>freezeReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::freezeReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00511">511</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00159">llvm::BitVector::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64LowerHomogeneousPrologEpilog_8cpp_source.html#l00160">createFrameHelperMachineFunction()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l02294">llvm::TargetLoweringBase::finalizeLowering()</a>, and <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>.</p>

</div>
</div>
<a id="a8ae9c5d17b40aa7be0189dd4f12dc315" name="a8ae9c5d17b40aa7be0189dd4f12dc315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae9c5d17b40aa7be0189dd4f12dc315">&#9670;&#160;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * MachineRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns list of callee saved registers. </p>
<p>The function returns the updated CSR list (after taking into account registers that are disabled from the CSR list). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00625">625</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad71b5bc0aa81f5dec06cbfecaf2f7183">llvm::TargetRegisterInfo::getCalleeSavedRegs()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00308">llvm::MIRPrinter::convert()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03226">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00976">llvm::RISCVFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00082">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01489">llvm::SIFrameLowering::determinePrologEpilogSGPRSaves()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02375">llvm::VETargetLowering::emitSjLjDispatchBlock()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00995">getLiveRegsForEntryMBB()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00580">isACalleeSavedRegister()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00025">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00292">llvm::SIMachineFunctionInfo::splitWWMSpillRegisters()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00146">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, and <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00050">llvm::CriticalAntiDepBreaker::StartBlock()</a>.</p>

</div>
</div>
<a id="a8826883c66d420e0b7a9dd216eeaa388" name="a8826883c66d420e0b7a9dd216eeaa388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8826883c66d420e0b7a9dd216eeaa388">&#9670;&#160;</a></span>getLiveInPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> MachineRegisterInfo::getLiveInPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00449">449</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00997">liveins()</a>.</p>

</div>
</div>
<a id="a9cc1aea4b14234362915bdb5c776573f" name="a9cc1aea4b14234362915bdb5c776573f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc1aea4b14234362915bdb5c776573f">&#9670;&#160;</a></span>getLiveInVirtReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::getLiveInVirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in virtual register. </p>
<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00458">458</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00997">liveins()</a>.</p>

</div>
</div>
<a id="ab7e720f69b70ef3973d672936a9fa0ec" name="ab7e720f69b70ef3973d672936a9fa0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e720f69b70ef3973d672936a9fa0ec">&#9670;&#160;</a></span>getMaxLaneMaskForVReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> MachineRegisterInfo::getMaxLaneMaskForVReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00497">497</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00209">llvm::TargetRegisterClass::getLaneMask()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00663">getRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00686">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01352">getInstReadLaneMask()</a>, and <a class="el" href="DetectDeadLanes_8cpp_source.html#l00226">llvm::DeadLaneDetector::transferDefinedLanes()</a>.</p>

</div>
</div>
<a id="ae73582bbbc71758dcac70cd8c56210e4" name="ae73582bbbc71758dcac70cd8c56210e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae73582bbbc71758dcac70cd8c56210e4">&#9670;&#160;</a></span>getNumVirtRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MachineRegisterInfo::getNumVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getNumVirtRegs - Return the number of virtual registers created. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00786">786</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00686">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00821">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00737">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">clearVirtRegs()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00453">llvm::DeadLaneDetector::computeSubRegisterLaneBitInfo()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00308">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00078">llvm::VirtRegMap::grow()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00263">llvm::RegPressureTracker::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01219">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l02126">llvm::SPIRV::lowerBuiltinType()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00148">llvm::LiveIntervals::print()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00145">llvm::VirtRegMap::print()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00120">llvm::LiveIntervals::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a564aa23c9a5cf95820535f59182aedd4" name="a564aa23c9a5cf95820535f59182aedd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564aa23c9a5cf95820535f59182aedd4">&#9670;&#160;</a></span>getOneDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * llvm::MachineRegisterInfo::getOneDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the defining operand if there is exactly one operand defining the specified register, otherwise nullptr. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00474">474</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00408">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">def_end()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

</div>
</div>
<a id="acc1fe08378fadccbf77405721be835ae" name="acc1fe08378fadccbf77405721be835ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1fe08378fadccbf77405721be835ae">&#9670;&#160;</a></span>getPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a> llvm::MachineRegisterInfo::getPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get an iterator over the pressure sets affected by the given physical or virtual register. </p>
<p>If RegUnit is physical, it must be a register unit (from <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l01269">1269</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l01860">llvm::SIScheduleDAGMI::fillVgprSgprCost()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00155">llvm::RegPressureTracker::increaseRegPressure()</a>.</p>

</div>
</div>
<a id="a8bc629292d5cf14604e9b35b42ac4706" name="a8bc629292d5cf14604e9b35b42ac4706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc629292d5cf14604e9b35b42ac4706">&#9670;&#160;</a></span>getRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; llvm::MachineRegisterInfo::getRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegAllocationHint - Return the register allocation hint for the specified virtual register. </p>
<p>If there are many hints, this returns the one with the greatest weight. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00823">823</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Register_8h_source.html#l00103">llvm::Register::id()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00114">Register</a>, and <a class="el" href="IndexedMap_8h_source.html#l00079">llvm::IndexedMap&lt; T, ToIndexT &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00832">getSimpleHint()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00118">llvm::VirtRegMap::hasKnownPreference()</a>.</p>

</div>
</div>
<a id="a1994d5ccbffd5cc93063dabc6986796f" name="a1994d5ccbffd5cc93063dabc6986796f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1994d5ccbffd5cc93063dabc6986796f">&#9670;&#160;</a></span>getRegAllocationHints()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &gt; &amp; llvm::MachineRegisterInfo::getRegAllocationHints </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00841">841</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>.</p>

</div>
</div>
<a id="a718b488ac3350a59380b5070f54061ca" name="a718b488ac3350a59380b5070f54061ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718b488ac3350a59380b5070f54061ca">&#9670;&#160;</a></span>getRegBankOrNull()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> * llvm::MachineRegisterInfo::getRegBankOrNull </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register bank of <code>Reg</code>, or null if Reg has not been assigned a register bank or has been assigned a register class. </p>
<dl class="section note"><dt>Note</dt><dd>It is possible to get the register bank from the register class via <a class="el" href="classllvm_1_1RegisterBankInfo.html#a9a3a4079fc2830c334da4406288bce24" title="Get a register bank that covers RC.">RegisterBankInfo::getRegBankFromRegClass</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00689">689</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00176">llvm::printRegClassOrBank()</a>.</p>

</div>
</div>
<a id="a34b5ca1a1228655842826f4bad8c44c2" name="a34b5ca1a1228655842826f4bad8c44c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34b5ca1a1228655842826f4bad8c44c2">&#9670;&#160;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::MachineRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class of the specified virtual register. </p>
<p>This shouldn't be used directly unless <code>Reg</code> has a register class. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa008940be15669d5b380a1423dae87c8" title="Return the register class of Reg, or null if Reg has not been assigned a register class yet.">getRegClassOrNull</a> when this might happen. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00663">663</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00127">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00496">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">constrainRegClass()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::create()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01855">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12665">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00176">llvm::RegAllocBase::enqueue()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00185">llvm::HexagonEvaluator::evaluate()</a>, <a class="el" href="FastISel_8cpp_source.html#l02188">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01006">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00503">foldPatchpoint()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00348">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00310">GetCostForDef()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00376">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00497">getMaxLaneMaskForVReg()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00533">llvm::RegAllocEvictionAdvisor::getOrderLimit()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00136">getRegTy()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00061">llvm::WebAssemblyAsmPrinter::getRegType()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00583">llvm::NVPTXAsmPrinter::getVirtualRegisterName()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00063">llvm::MachineSSAUpdater::Initialize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07551">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00089">llvm::HexagonEvaluator::mask()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01636">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00145">llvm::VirtRegMap::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00176">llvm::printRegClassOrBank()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">recomputeRegClass()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01906">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, and <a class="el" href="DetectDeadLanes_8cpp_source.html#l00145">llvm::DeadLaneDetector::transferUsedLanes()</a>.</p>

</div>
</div>
<a id="aa008940be15669d5b380a1423dae87c8" name="aa008940be15669d5b380a1423dae87c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa008940be15669d5b380a1423dae87c8">&#9670;&#160;</a></span>getRegClassOrNull()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::MachineRegisterInfo::getRegClassOrNull </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class of <code>Reg</code>, or null if Reg has not been assigned a register class yet. </p>
<dl class="section note"><dt>Note</dt><dd>A null register class can only happen when these two conditions are met:<ol type="1">
<li>Generic virtual registers are created.</li>
<li>The machine function has not completely been through the instruction selection process. None of this condition is possible without GlobalISel for now. In other words, if GlobalISel is not used or if the query happens after the select pass, using getRegClass is safe. </li>
</ol>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00680">680</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04101">getRegClass()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01896">llvm::SPIRV::lowerBuiltin()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00176">llvm::printRegClassOrBank()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a4fd10e1bf2e5ffae96be5b2cef4d17af" name="a4fd10e1bf2e5ffae96be5b2cef4d17af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd10e1bf2e5ffae96be5b2cef4d17af">&#9670;&#160;</a></span>getRegClassOrRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp; llvm::MachineRegisterInfo::getRegClassOrRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register bank or register class of <code>Reg</code>. </p>
<dl class="section note"><dt>Note</dt><dd>Before the register bank gets assigned (i.e., before the <a class="el" href="classllvm_1_1RegBankSelect.html" title="This pass implements the reg bank selector pass used in the GlobalISel pipeline.">RegBankSelect</a> pass) <code>Reg</code> may not have either. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00697">697</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEInfo_8cpp_source.html#l00391">llvm::GISelInstProfileBuilder::addNodeIDReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01985">llvm::CombinerHelper::applyCombineUnmergeMergeToPlainValues()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>.</p>

</div>
</div>
<a id="a5a78e01b4db3aacb72ddc22debed3269" name="a5a78e01b4db3aacb72ddc22debed3269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a78e01b4db3aacb72ddc22debed3269">&#9670;&#160;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp; llvm::MachineRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getReservedRegs - Returns a reference to the frozen set of reserved registers. </p>
<p>This method should always be preferred to calling TRI::getReservedRegs() when possible. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00945">945</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00931">reservedRegsFrozen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">isReserved()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00042">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a021a3cabd072c6984bf30b0f8a3fc0a6" name="a021a3cabd072c6984bf30b0f8a3fc0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021a3cabd072c6984bf30b0f8a3fc0a6">&#9670;&#160;</a></span>getSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::MachineRegisterInfo::getSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00832">832</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00823">getRegAllocationHint()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, and <a class="el" href="Mem2Reg_8cpp_source.html#l00114">Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00308">llvm::MIRPrinter::convert()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00109">llvm::VirtRegMap::hasPreferredPhys()</a>.</p>

</div>
</div>
<a id="ab79ea5367e2539a9cca11f9db6f92c06" name="ab79ea5367e2539a9cca11f9db6f92c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79ea5367e2539a9cca11f9db6f92c06">&#9670;&#160;</a></span>getTargetRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> * llvm::MachineRegisterInfo::getTargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">157</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00128">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getSubtarget()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">clearVirtRegs()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01855">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00602">disableCalleeSavedRegister()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01607">llvm::PeelingModuloScheduleExpander::filterInstructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00511">freezeReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00625">getCalleeSavedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">isAllocatable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00654">isArgumentRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">isConstantPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00659">isFixedRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00664">isGeneralPurposeRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00574">isPhysRegModified()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00589">isPhysRegUsed()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00644">isReservedRegUnit()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00463">llvm::GCNUpwardRPTracker::isValid()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00043">MachineRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">recomputeRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01906">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02508">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00853">updateDbgUsersToReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a5dc0a32516ce31f495b440d47287028b" name="a5dc0a32516ce31f495b440d47287028b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc0a32516ce31f495b440d47287028b">&#9670;&#160;</a></span>getType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LLT.html">LLT</a> llvm::MachineRegisterInfo::getType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the low-level type of <code>Reg</code> or <a class="el" href="classllvm_1_1LLT.html">LLT</a>{} if Reg is not a generic (target independent) virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00761">761</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEInfo_8cpp_source.html#l00391">llvm::GISelInstProfileBuilder::addNodeIDReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03106">llvm::CombinerHelper::applyAshShlToSextInreg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02323">llvm::CombinerHelper::applyCombineAddP2IToPtrAdd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00624">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01279">llvm::CombinerHelper::applyCombineIndexedLoadStore()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02953">llvm::CombinerHelper::applyCombineInsertVecElts()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01867">llvm::CombinerHelper::applyCombineMulToShl()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02189">llvm::CombinerHelper::applyCombineShiftToUnmerge()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01920">llvm::CombinerHelper::applyCombineShlOfExtend()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02468">llvm::CombinerHelper::applyCombineTruncOfExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02567">llvm::CombinerHelper::applyCombineTruncOfShift()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01985">llvm::CombinerHelper::applyCombineUnmergeMergeToPlainValues()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02083">llvm::CombinerHelper::applyCombineUnmergeWithDeadLanesToTrunc()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02130">llvm::CombinerHelper::applyCombineUnmergeZExtToZExt()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00431">AMDGPUCombinerHelper::applyExpandPromotedF16FMed3()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03935">llvm::CombinerHelper::applyExtendThroughPhis()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04014">llvm::CombinerHelper::applyExtractVecEltBuildVec()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00261">AMDGPUCombinerHelper::applyFoldableFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03498">llvm::CombinerHelper::applyFoldBinOpIntoSelect()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05384">llvm::CombinerHelper::applyFsubToFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02800">llvm::CombinerHelper::applyFunnelShiftConstantModulo()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01450">llvm::CombinerHelper::applyOptBrCondByInvertingCond()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01608">llvm::CombinerHelper::applyPtrAddImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04192">llvm::CombinerHelper::applyRotateOutOfRange()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01666">llvm::CombinerHelper::applyShiftImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01780">llvm::CombinerHelper::applyShiftOfShiftedLogic()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00408">llvm::CombinerHelper::applyShuffleToExtract()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03430">llvm::CombinerHelper::applySimplifyURemByPow2()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05297">llvm::CombinerHelper::applyUMulHToLShr()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03389">llvm::CombinerHelper::applyXorOfAndWithSameReg()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03534">llvm::LegalizerHelper::bitcast()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00908">llvm::MachineIRBuilder::buildAtomicCmpXchg()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00880">llvm::MachineIRBuilder::buildAtomicCmpXchgWithSuccess()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05213">llvm::CombinerHelper::buildSDivUsingMul()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05026">llvm::CombinerHelper::buildUDivUsingMul()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05408">llvm::CombinerHelper::canCombineFMadOrFMA()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">cloneVirtualRegister()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01696">llvm::LegalizerHelper::coerceToScalar()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00139">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00442">llvm::RegBankSelect::computeMapping()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00611">llvm::GISelKnownBits::computeNumSignBits()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04499">llvm::LegalizerHelper::fewerElementsVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04330">llvm::LegalizerHelper::fewerElementsVectorExtractInsertVectorElt()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04244">llvm::LegalizerHelper::fewerElementsVectorMerge()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04075">llvm::LegalizerHelper::fewerElementsVectorMultiEltType()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04146">llvm::LegalizerHelper::fewerElementsVectorPhi()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04195">llvm::LegalizerHelper::fewerElementsVectorUnmergeValues()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00065">llvm::GISelKnownBits::getKnownBits()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03965">llvm::LegalizerHelper::getVectorElementPointer()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01006">llvm::LegalizerHelper::libcall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03611">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l08020">llvm::LegalizerHelper::lowerAbsToAddXor()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l08037">llvm::LegalizerHelper::lowerAbsToMaxNeg()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07557">llvm::LegalizerHelper::lowerAddSubSatToAddoSubo()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07482">llvm::LegalizerHelper::lowerAddSubSatToMinMax()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06042">llvm::LegalizerHelper::lowerBitCount()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07699">llvm::LegalizerHelper::lowerBitreverse()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07654">llvm::LegalizerHelper::lowerBswap()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07259">llvm::LegalizerHelper::lowerDynStackAlloc()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06331">llvm::LegalizerHelper::lowerEXT()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07125">llvm::LegalizerHelper::lowerExtractInsertVectorElt()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02984">llvm::LegalizerHelper::lowerFConstant()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07021">llvm::LegalizerHelper::lowerFFloor()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06974">llvm::LegalizerHelper::lowerFMad()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06946">llvm::LegalizerHelper::lowerFMinNumMaxNum()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06869">llvm::LegalizerHelper::lowerFPOWI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06741">llvm::LegalizerHelper::lowerFPTRUNC_F64_TO_F16()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06308">llvm::LegalizerHelper::lowerFunnelShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06253">llvm::LegalizerHelper::lowerFunnelShiftAsShifts()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06214">llvm::LegalizerHelper::lowerFunnelShiftWithInverse()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07358">llvm::LegalizerHelper::lowerInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06988">llvm::LegalizerHelper::lowerIntrinsicRound()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03297">llvm::LegalizerHelper::lowerLoad()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06894">llvm::LegalizerHelper::lowerMinMax()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07729">llvm::LegalizerHelper::lowerReadWriteRegister()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07623">llvm::LegalizerHelper::lowerShlSat()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07755">llvm::LegalizerHelper::lowerSMULH_UMULH()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03434">llvm::LegalizerHelper::lowerStore()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06512">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07085">llvm::LegalizerHelper::lowerUnmergeValues()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l08072">llvm::LegalizerHelper::lowerVAArg()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l08052">llvm::LegalizerHelper::lowerVectorReduction()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04931">llvm::CombinerHelper::matchAddOBy0()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04303">llvm::CombinerHelper::matchAndOrDisjointMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03088">llvm::CombinerHelper::matchAshrShlToSextInreg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04367">llvm::CombinerHelper::matchBitfieldExtractFromAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04338">llvm::CombinerHelper::matchBitfieldExtractFromSExtInReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04402">llvm::CombinerHelper::matchBitfieldExtractFromShr()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04451">llvm::CombinerHelper::matchBitfieldExtractFromShrAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05992">llvm::CombinerHelper::matchBuildVectorIdentityFold()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02298">llvm::CombinerHelper::matchCombineAddP2IToPtrAdd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02373">llvm::CombinerHelper::matchCombineAnyExtTrunc()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00233">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02342">llvm::CombinerHelper::matchCombineConstPtrAddToI2P()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01315">llvm::CombinerHelper::matchCombineDivRem()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00548">llvm::CombinerHelper::matchCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01168">llvm::CombinerHelper::matchCombineExtractedVectorLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05548">llvm::CombinerHelper::matchCombineFAddFMAFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05489">llvm::CombinerHelper::matchCombineFAddFpExtFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05613">llvm::CombinerHelper::matchCombineFAddFpExtFMulToFMadOrFMAAggressive()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05739">llvm::CombinerHelper::matchCombineFSubFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05791">llvm::CombinerHelper::matchCombineFSubFNegFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05838">llvm::CombinerHelper::matchCombineFSubFpExtFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05889">llvm::CombinerHelper::matchCombineFSubFpExtFNegFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02273">llvm::CombinerHelper::matchCombineI2PToP2I()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02912">llvm::CombinerHelper::matchCombineInsertVecElts()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00730">llvm::CombinerHelper::matchCombineLoadWithAndMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02164">llvm::CombinerHelper::matchCombineShiftToUnmerge()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01880">llvm::CombinerHelper::matchCombineShlOfExtend()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00309">llvm::CombinerHelper::matchCombineShuffleVector()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02506">llvm::CombinerHelper::matchCombineTruncOfShift()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02017">llvm::CombinerHelper::matchCombineUnmergeConstant()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01961">llvm::CombinerHelper::matchCombineUnmergeMergeToPlainValues()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02104">llvm::CombinerHelper::matchCombineUnmergeZExtToZExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02385">llvm::CombinerHelper::matchCombineZextTrunc()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01820">llvm::CombinerHelper::matchCommuteShift()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04746">llvm::CombinerHelper::matchConstantFoldCastOp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02786">llvm::CombinerHelper::matchConstantLargerBitWidth()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00418">AMDGPUCombinerHelper::matchExpandPromotedF16FMed3()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03881">llvm::CombinerHelper::matchExtendThroughPhis()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04032">llvm::CombinerHelper::matchExtractAllEltsFromBuildVector()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03980">llvm::CombinerHelper::matchExtractVecEltBuildVec()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05360">llvm::CombinerHelper::matchFsubToFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04153">llvm::CombinerHelper::matchFunnelShiftToRotate()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02981">llvm::CombinerHelper::matchHoistLogicOpWithSameOpcodeHands()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04260">llvm::CombinerHelper::matchICmpToLHSKnownBits()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04207">llvm::CombinerHelper::matchICmpToTrueFalseKnownBits()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02626">llvm::CombinerHelper::matchInsertExtractVecEltOutOfBounds()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03768">llvm::CombinerHelper::matchLoadOrCombine()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04913">llvm::CombinerHelper::matchMulOBy0()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04804">llvm::CombinerHelper::matchNarrowBinopFeedingAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03249">llvm::CombinerHelper::matchNotCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04099">llvm::CombinerHelper::matchOrShiftToFunnelShift()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03119">llvm::CombinerHelper::matchOverlappingAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01546">llvm::CombinerHelper::matchPtrAddImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03403">llvm::CombinerHelper::matchPtrAddZero()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04597">llvm::CombinerHelper::matchReassocConstantInnerLHS()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04573">llvm::CombinerHelper::matchReassocConstantInnerRHS()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04628">llvm::CombinerHelper::matchReassocFoldConstantsInSubTree()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l06195">llvm::CombinerHelper::matchRedundantBinOpInEquality()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05314">llvm::CombinerHelper::matchRedundantNegOperands()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03234">llvm::CombinerHelper::matchRedundantSExtInReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04177">llvm::CombinerHelper::matchRotateOutOfRange()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05179">llvm::CombinerHelper::matchSDivByConst()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00872">llvm::CombinerHelper::matchSextInRegOfLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00839">llvm::CombinerHelper::matchSextTruncSextLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01621">llvm::CombinerHelper::matchShiftImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01699">llvm::CombinerHelper::matchShiftOfShiftedLogic()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l06227">llvm::CombinerHelper::matchShiftsTooBig()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04982">llvm::CombinerHelper::matchSubAddSameReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l06038">llvm::CombinerHelper::matchTruncBuildVectorFold()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l06049">llvm::CombinerHelper::matchTruncLshrBuildVectorFold()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05131">llvm::CombinerHelper::matchUDivByConst()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05281">llvm::CombinerHelper::matchUMulHToLShr()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05157">llvm::LegalizerHelper::moreElementsVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01179">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05517">llvm::LegalizerHelper::narrowScalarAddSub()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05820">llvm::LegalizerHelper::narrowScalarBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05861">llvm::LegalizerHelper::narrowScalarExt()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05668">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06017">llvm::LegalizerHelper::narrowScalarFLDEXP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05643">llvm::LegalizerHelper::narrowScalarFPTOI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05736">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05613">llvm::LegalizerHelper::narrowScalarMul()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05882">llvm::LegalizerHelper::narrowScalarSelect()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05029">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04404">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00133">llvm::RegBankSelect::repairReg()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00083">llvm::GISelKnownBits::signBitIsZero()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04689">llvm::CombinerHelper::tryReassocBinOp()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l02311">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="af988c2b4f62506108843a0fdc04b43a2" name="af988c2b4f62506108843a0fdc04b43a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af988c2b4f62506108843a0fdc04b43a2">&#9670;&#160;</a></span>getUniqueVRegDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getUniqueVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found. </p>
<p>If there are multiple definitions or no definition, return null. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">409</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00450">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00421">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00424">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l01279">llvm::CombinerHelper::applyCombineIndexedLoadStore()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06709">genIndexedMultiply()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01899">llvm::PeelingModuloScheduleExpander::getEquivalentRegisterIn()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00924">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeByOpcode()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00729">llvm::PhiLoweringHelper::isConstantLaneMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01621">llvm::CombinerHelper::matchShiftImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01699">llvm::CombinerHelper::matchShiftOfShiftedLogic()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01636">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01738">llvm::PeelingModuloScheduleExpander::peelPrologAndEpilogs()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00655">llvm::LiveVariables::recomputeForSingleDefVirtReg()</a>, and <a class="el" href="ModuloSchedule_8cpp_source.html#l01906">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>.</p>

</div>
</div>
<a id="a24866efe4b1cbbfe4532330064dbef04" name="a24866efe4b1cbbfe4532330064dbef04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24866efe4b1cbbfe4532330064dbef04">&#9670;&#160;</a></span>getUsedPhysRegsMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp; llvm::MachineRegisterInfo::getUsedPhysRegsMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00899">899</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a40d954b9cf9ee8b545a78725f2549cba" name="a40d954b9cf9ee8b545a78725f2549cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d954b9cf9ee8b545a78725f2549cba">&#9670;&#160;</a></span>getVRegDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found. </p>
<p>This assumes that the code is in SSA form, so there should only be one definition. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">398</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00421">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00424">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l01279">llvm::CombinerHelper::applyCombineIndexedLoadStore()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02130">llvm::CombinerHelper::applyCombineUnmergeZExtToZExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03935">llvm::CombinerHelper::applyExtendThroughPhis()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03498">llvm::CombinerHelper::applyFoldBinOpIntoSelect()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03326">llvm::CombinerHelper::applyNotCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00924">llvm::CombinerHelper::applySextInRegOfLoad()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00037">llvm::GISelKnownBits::computeKnownAlignment()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00139">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00611">llvm::GISelKnownBits::computeNumSignBits()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12015">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00909">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeSampledImage()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01721">llvm::PeelingModuloScheduleExpander::getPhiCanonicalReg()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00127">llvm::LiveVariables::HandleVirtRegUse()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02665">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00233">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02399">llvm::CombinerHelper::matchCombineExtOfExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05548">llvm::CombinerHelper::matchCombineFAddFMAFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05441">llvm::CombinerHelper::matchCombineFAddFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05489">llvm::CombinerHelper::matchCombineFAddFpExtFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05613">llvm::CombinerHelper::matchCombineFAddFpExtFMulToFMadOrFMAAggressive()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05739">llvm::CombinerHelper::matchCombineFSubFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00730">llvm::CombinerHelper::matchCombineLoadWithAndMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01880">llvm::CombinerHelper::matchCombineShlOfExtend()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02454">llvm::CombinerHelper::matchCombineTruncOfExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02017">llvm::CombinerHelper::matchCombineUnmergeConstant()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02058">llvm::CombinerHelper::matchCombineUnmergeUndef()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l06237">llvm::CombinerHelper::matchCommuteConstantToRHS()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01820">llvm::CombinerHelper::matchCommuteShift()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02748">llvm::CombinerHelper::matchConstantOp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02639">llvm::CombinerHelper::matchConstantSelectCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03980">llvm::CombinerHelper::matchExtractVecEltBuildVec()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00192">AMDGPUCombinerHelper::matchFoldableFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03444">llvm::CombinerHelper::matchFoldBinOpIntoSelect()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03249">llvm::CombinerHelper::matchNotCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01546">llvm::CombinerHelper::matchPtrAddImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03403">llvm::CombinerHelper::matchPtrAddZero()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04657">llvm::CombinerHelper::matchReassocPtrAdd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05131">llvm::CombinerHelper::matchUDivByConst()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01636">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00597">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04689">llvm::CombinerHelper::tryReassocBinOp()</a>, and <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00337">llvm::SSAUpdaterTraits&lt; MachineSSAUpdater &gt;::ValueIsPHI()</a>.</p>

</div>
</div>
<a id="aed28a3ee377374468972d5ba4e5cc15f" name="aed28a3ee377374468972d5ba4e5cc15f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed28a3ee377374468972d5ba4e5cc15f">&#9670;&#160;</a></span>getVRegName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::MachineRegisterInfo::getVRegName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00452">452</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00075">llvm::IndexedMap&lt; T, ToIndexT &gt;::inBounds()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00308">llvm::MIRPrinter::convert()</a>.</p>

</div>
</div>
<a id="a7a0d4a6526dc873f6af0b248247bc503" name="a7a0d4a6526dc873f6af0b248247bc503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0d4a6526dc873f6af0b248247bc503">&#9670;&#160;</a></span>hasAtMostUserInstrs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::hasAtMostUserInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaxUsers</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasAtMostUses - Return true if the given register has at most <code>MaxUsers</code> non-debug user instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00425">425</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l02485">llvm::hasNItemsOrLess()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00562">use_instr_nodbg_end()</a>.</p>

</div>
</div>
<a id="a92d46fa856af865f8c997f97596990ec" name="a92d46fa856af865f8c997f97596990ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d46fa856af865f8c997f97596990ec">&#9670;&#160;</a></span>hasOneDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::hasOneDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if there is exactly one operand defining the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00468">468</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00413">def_operands()</a>, and <a class="el" href="STLExtras_8h_source.html#l00322">llvm::hasSingleElement()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00403">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00761">llvm::InstrEmitter::EmitDbgInstrRef()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l01150">llvm::MachineFunction::finalizeDebugInstrRefs()</a>.</p>

</div>
</div>
<a id="a01bf72631b0bc836a8c07fe840b13233" name="a01bf72631b0bc836a8c07fe840b13233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bf72631b0bc836a8c07fe840b13233">&#9670;&#160;</a></span>hasOneNonDBGUse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::hasOneNonDBGUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">417</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l00322">llvm::hasSingleElement()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00550">use_nodbg_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00261">AMDGPUCombinerHelper::applyFoldableFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01168">llvm::CombinerHelper::matchCombineExtractedVectorLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05548">llvm::CombinerHelper::matchCombineFAddFMAFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05441">llvm::CombinerHelper::matchCombineFAddFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05739">llvm::CombinerHelper::matchCombineFSubFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05791">llvm::CombinerHelper::matchCombineFSubFNegFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05838">llvm::CombinerHelper::matchCombineFSubFpExtFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00730">llvm::CombinerHelper::matchCombineLoadWithAndMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02506">llvm::CombinerHelper::matchCombineTruncOfShift()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00418">AMDGPUCombinerHelper::matchExpandPromotedF16FMed3()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03881">llvm::CombinerHelper::matchExtendThroughPhis()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03980">llvm::CombinerHelper::matchExtractVecEltBuildVec()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00192">AMDGPUCombinerHelper::matchFoldableFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03444">llvm::CombinerHelper::matchFoldBinOpIntoSelect()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02981">llvm::CombinerHelper::matchHoistLogicOpWithSameOpcodeHands()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04804">llvm::CombinerHelper::matchNarrowBinopFeedingAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03249">llvm::CombinerHelper::matchNotCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00872">llvm::CombinerHelper::matchSextInRegOfLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01699">llvm::CombinerHelper::matchShiftOfShiftedLogic()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03358">llvm::CombinerHelper::matchXorOfAndWithSameReg()</a>, and <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>.</p>

</div>
</div>
<a id="a7dfb8467bcaf53e7e0215aa831985de6" name="a7dfb8467bcaf53e7e0215aa831985de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dfb8467bcaf53e7e0215aa831985de6">&#9670;&#160;</a></span>hasOneNonDBGUser()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::hasOneNonDBGUser </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register. </p>
<p>Said instruction may have multiple uses. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00421">421</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l00322">llvm::hasSingleElement()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00567">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="a600a2d410c09a9486e828ea34e5a9566" name="a600a2d410c09a9486e828ea34e5a9566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600a2d410c09a9486e828ea34e5a9566">&#9670;&#160;</a></span>hasOneUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::hasOneUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasOneUse - Return true if there is exactly one instruction using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00534">534</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l00322">llvm::hasSingleElement()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00493">use_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l02912">llvm::CombinerHelper::matchCombineInsertVecElts()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02274">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a id="a0c212d531fb6d95129ce86a5491bae06" name="a0c212d531fb6d95129ce86a5491bae06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c212d531fb6d95129ce86a5491bae06">&#9670;&#160;</a></span>insertVRegByName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::insertVRegByName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00456">456</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="StringSet_8h_source.html#l00051">llvm::StringSet&lt; AllocatorTy &gt;::contains()</a>, <a class="el" href="IndexedMap_8h_source.html#l00069">llvm::IndexedMap&lt; T, ToIndexT &gt;::grow()</a>, <a class="el" href="StringSet_8h_source.html#l00034">llvm::StringSet&lt; AllocatorTy &gt;::insert()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00077">Name</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>.</p>

</div>
</div>
<a id="a721b3ae1a20e295cc4f1143958ad3884" name="a721b3ae1a20e295cc4f1143958ad3884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721b3ae1a20e295cc4f1143958ad3884">&#9670;&#160;</a></span>invalidateLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::invalidateLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>invalidateLiveness - Indicates that register liveness is no longer being tracked accurately. </p>
<p>This should be called by late passes that invalidate the liveness information. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00220">220</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00807">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00203">llvm::MachineFunctionProperties::reset()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">llvm::MachineFunctionProperties::TracksLiveness</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRParser_8cpp_source.html#l00592">llvm::MIRParserImpl::parseRegisterInfo()</a>.</p>

</div>
</div>
<a id="a7f39116ef8979cff64ea1c666228e7d9" name="a7f39116ef8979cff64ea1c666228e7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f39116ef8979cff64ea1c666228e7d9">&#9670;&#160;</a></span>isAllocatable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isAllocatable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved. </p>
<p>Allocatable registers may show up in the allocation order of some virtual register, so a register allocator needs to track its liveness and availability. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">974</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00371">llvm::TargetRegisterInfo::isInAllocatableClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">isReserved()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00729">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00437">llvm::CriticalAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00185">llvm::PPCRegisterInfo::getCalleeSavedRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">isConstantPhysReg()</a>.</p>

</div>
</div>
<a id="aebff5fc2c4d35be2efe63688140a9aaa" name="aebff5fc2c4d35be2efe63688140a9aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebff5fc2c4d35be2efe63688140a9aaa">&#9670;&#160;</a></span>isArgumentRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isArgumentRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if a register can be used as an argument to a function. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00654">654</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00589">llvm::TargetRegisterInfo::isArgumentRegister()</a>.</p>

</div>
</div>
<a id="abe36a37a2974f73af12228bccbaef0b4" name="abe36a37a2974f73af12228bccbaef0b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe36a37a2974f73af12228bccbaef0b4">&#9670;&#160;</a></span>isConstantPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isConstantPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if PhysReg is unallocatable and constant throughout the function. </p>
<p>Writing to a constant register has no effect. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">517</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00450">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">isAllocatable()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00762">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00294">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, and <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>.</p>

</div>
</div>
<a id="a11cb9ee9974fb25fb4bba959762f531e" name="a11cb9ee9974fb25fb4bba959762f531e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11cb9ee9974fb25fb4bba959762f531e">&#9670;&#160;</a></span>isFixedRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isFixedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if a register is a fixed register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00659">659</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00595">llvm::TargetRegisterInfo::isFixedRegister()</a>.</p>

</div>
</div>
<a id="a6b4d454c1dab8299604c4d3dc742a518" name="a6b4d454c1dab8299604c4d3dc742a518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4d454c1dab8299604c4d3dc742a518">&#9670;&#160;</a></span>isGeneralPurposeRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isGeneralPurposeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if a register is a general purpose register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00664">664</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00601">llvm::TargetRegisterInfo::isGeneralPurposeRegister()</a>.</p>

</div>
</div>
<a id="a640f34062e7189756ce67e60d5dfd629" name="a640f34062e7189756ce67e60d5dfd629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640f34062e7189756ce67e60d5dfd629">&#9670;&#160;</a></span>isLiveIn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00440">440</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00997">liveins()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l03457">llvm::X86FrameLowering::adjustForHiPEPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l03149">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02262">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02684">getPrologueDeath()</a>, <a class="el" href="RISCVOptWInstrs_8cpp_source.html#l00384">isSignExtendedW()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05186">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l01092">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="M68kFrameLowering_8cpp_source.html#l00833">llvm::M68kFrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a id="af2a209ffefa8ca1df76b99fe3c2e2cc4" name="af2a209ffefa8ca1df76b99fe3c2e2cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a209ffefa8ca1df76b99fe3c2e2cc4">&#9670;&#160;</a></span>isPhysRegModified()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isPhysRegModified </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SkipNoReturnDef</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the specified register is modified in this function. </p>
<p>This checks that no defining machine operands exist for the register or any of its aliases. Definitions found on functions marked noreturn are ignored, to consider them pass 'true' for optional parameter SkipNoReturnDef. The register is also considered modified when it is set in the UsedPhysRegMask. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00574">574</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00408">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">def_end()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00556">isNoReturnDef()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00762">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="BitVector_8h_source.html#l00461">llvm::BitVector::test()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

</div>
</div>
<a id="afd23983bb9fb4af65e27b56cc506edbc" name="afd23983bb9fb4af65e27b56cc506edbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd23983bb9fb4af65e27b56cc506edbc">&#9670;&#160;</a></span>isPhysRegUsed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SkipRegMaskTest</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the specified register is modified or read in this function. </p>
<p>This checks that no machine operands exist for the register or any of its aliases. If SkipRegMaskTest is false, the register is considered used when it is set in the UsedPhysRegMask. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00589">589</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00762">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00401">reg_nodbg_empty()</a>, <a class="el" href="BitVector_8h_source.html#l00461">llvm::BitVector::test()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03226">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, and <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00053">llvm::GCNHazardRecognizer::GCNHazardRecognizer()</a>.</p>

</div>
</div>
<a id="a53ca7cff9e929ba372da9780fdd44b02" name="a53ca7cff9e929ba372da9780fdd44b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ca7cff9e929ba372da9780fdd44b02">&#9670;&#160;</a></span>isReserved()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isReserved </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isReserved - Returns true when PhysReg is a reserved register. </p>
<p>Reserved registers may belong to an allocatable register class, but the target has explicitly requested that they are not used. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">956</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00945">getReservedRegs()</a>, <a class="el" href="MCRegister_8h_source.html#l00079">llvm::MCRegister::id()</a>, and <a class="el" href="BitVector_8h_source.html#l00461">llvm::BitVector::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01320">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00462">llvm::RISCVFrameLowering::emitPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01506">llvm::X86FrameLowering::emitPrologue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00624">indirectCopyToAGPR()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">isAllocatable()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00731">llvm::SIRegisterInfo::isAsmClobberable()</a>.</p>

</div>
</div>
<a id="ada7de8e2cf4949a58445f955d4d98caa" name="ada7de8e2cf4949a58445f955d4d98caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7de8e2cf4949a58445f955d4d98caa">&#9670;&#160;</a></span>isReservedRegUnit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isReservedRegUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Unit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true when the given register unit is considered reserved. </p>
<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> units are considered reserved when for at least one of their root registers, the root register and all super registers are reserved. This currently iterates the register hierarchy and may be slower than expected. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00644">644</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00722">llvm::MCRegUnitRootIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

</div>
</div>
<a id="a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd" name="a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">&#9670;&#160;</a></span>isSSA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00198">198</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00807">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00194">llvm::MachineFunctionProperties::hasProperty()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">llvm::MachineFunctionProperties::IsSSA</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03297">llvm::PPCInstrInfo::materializeImmPostRA()</a>, and <a class="el" href="LiveVariables_8cpp_source.html#l00597">llvm::LiveVariables::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a3076649c65eeacac14b0aa8eaa75bcdf" name="a3076649c65eeacac14b0aa8eaa75bcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3076649c65eeacac14b0aa8eaa75bcdf">&#9670;&#160;</a></span>isUpdatedCSRsInitialized()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isUpdatedCSRsInitialized </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the updated CSR list was initialized and false otherwise. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00244">244</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00308">llvm::MIRPrinter::convert()</a>.</p>

</div>
</div>
<a id="a035f850aa2492716906dbb0610e98c90" name="a035f850aa2492716906dbb0610e98c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035f850aa2492716906dbb0610e98c90">&#9670;&#160;</a></span>leaveSSA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::leaveSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00204">204</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00807">llvm::MachineFunction::getProperties()</a>, <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">llvm::MachineFunctionProperties::IsSSA</a>, and <a class="el" href="MachineFunction_8h_source.html#l00203">llvm::MachineFunctionProperties::reset()</a>.</p>

</div>
</div>
<a id="ade38103c28d56389d7848497aae70bba" name="ade38103c28d56389d7848497aae70bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade38103c28d56389d7848497aae70bba">&#9670;&#160;</a></span>livein_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a> llvm::MachineRegisterInfo::livein_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00993">993</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00602">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="a1c9eecf2b6aa6f212610a87813955328" name="a1c9eecf2b6aa6f212610a87813955328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9eecf2b6aa6f212610a87813955328">&#9670;&#160;</a></span>livein_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::livein_empty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00995">995</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00602">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="aa5c135f0c45228e88b1927c069fc1d88" name="aa5c135f0c45228e88b1927c069fc1d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c135f0c45228e88b1927c069fc1d88">&#9670;&#160;</a></span>livein_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a> llvm::MachineRegisterInfo::livein_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00994">994</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00602">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="a74c5924111ebe86dd174fe793a52f327" name="a74c5924111ebe86dd174fe793a52f327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c5924111ebe86dd174fe793a52f327">&#9670;&#160;</a></span>liveins()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &gt; llvm::MachineRegisterInfo::liveins </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00997">997</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00308">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00449">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00458">getLiveInVirtReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00440">isLiveIn()</a>, <a class="el" href="FastISel_8cpp_source.html#l01216">llvm::FastISel::lowerDbgValue()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l01382">processIfEntryValueDbgDeclare()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a213df9204c030effa8d56a05564997a7" name="a213df9204c030effa8d56a05564997a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a213df9204c030effa8d56a05564997a7">&#9670;&#160;</a></span>markUsesInDebugValueAsUndef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::markUsesInDebugValueAsUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">536</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l00665">llvm::make_early_inc_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00509">use_instructions()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00110">UseMI</a>.</p>

</div>
</div>
<a id="a557ce2bfb3c946e43d65d750b2537987" name="a557ce2bfb3c946e43d65d750b2537987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557ce2bfb3c946e43d65d750b2537987">&#9670;&#160;</a></span>moveOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::moveOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Move NumOps operands from Src to Dst, updating use-def lists as needed. </p>
<p>The Dst range is assumed to be uninitialized memory. (Or it may contain operands that won't be destroyed, which is OK because the MO destructor is trivial anyway).</p>
<p>The Src and Dst ranges may overlap. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00333">333</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="adc037e4e3484a814f8258868db79c758" name="adc037e4e3484a814f8258868db79c758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc037e4e3484a814f8258868db79c758">&#9670;&#160;</a></span>noteCloneVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::noteCloneVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>NewReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00182">182</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">cloneVirtualRegister()</a>.</p>

</div>
</div>
<a id="aa8694a1d461a5b2c58bd83bf50c9f46f" name="aa8694a1d461a5b2c58bd83bf50c9f46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8694a1d461a5b2c58bd83bf50c9f46f">&#9670;&#160;</a></span>noteNewVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::noteNewVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00177">177</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00185">createGenericVirtualRegister()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">createVirtualRegister()</a>.</p>

</div>
</div>
<a id="a2f7b4a4d3bc5d9c524083b7cea0649ac" name="a2f7b4a4d3bc5d9c524083b7cea0649ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7b4a4d3bc5d9c524083b7cea0649ac">&#9670;&#160;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp; llvm::MachineRegisterInfo::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2786870c4807261593ac11e734db2f76" name="a2786870c4807261593ac11e734db2f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2786870c4807261593ac11e734db2f76">&#9670;&#160;</a></span>recomputeRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::recomputeRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg. </p>
<p>Returns true if Reg was upgraded.</p>
<p>This method can be used after constraints have been removed from a virtual register, for example after removing instructions or splitting the live range. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">121</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00829">llvm::TargetRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00663">getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00361">reg_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00057">setRegClass()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00496">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>.</p>

</div>
</div>
<a id="a3e9e89a17faecbca7d2409bf9817973e" name="a3e9e89a17faecbca7d2409bf9817973e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9e89a17faecbca7d2409bf9817973e">&#9670;&#160;</a></span>reg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> llvm::MachineRegisterInfo::reg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00305">305</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00347">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">reg_operands()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02274">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a id="aa7bac2504c6f8f8bf191f3d919426095" name="aa7bac2504c6f8f8bf191f3d919426095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bac2504c6f8f8bf191f3d919426095">&#9670;&#160;</a></span>reg_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00334">334</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00341">reg_bundles()</a>.</p>

</div>
</div>
<a id="ab05bea8bf7513acba82ca339c74de2de" name="ab05bea8bf7513acba82ca339c74de2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05bea8bf7513acba82ca339c74de2de">&#9670;&#160;</a></span>reg_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">337</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00341">reg_bundles()</a>.</p>

</div>
</div>
<a id="a38c62f1e9ddcab1cde851a3df8de377b" name="a38c62f1e9ddcab1cde851a3df8de377b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c62f1e9ddcab1cde851a3df8de377b">&#9670;&#160;</a></span>reg_bundle_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">387</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00395">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="a94275a1edd38ff90ce524665a268d71e" name="a94275a1edd38ff90ce524665a268d71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94275a1edd38ff90ce524665a268d71e">&#9670;&#160;</a></span>reg_bundle_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00390">390</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00395">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="a0e05a48717dda8a0ca99449587367660" name="a0e05a48717dda8a0ca99449587367660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e05a48717dda8a0ca99449587367660">&#9670;&#160;</a></span>reg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> &gt; llvm::MachineRegisterInfo::reg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00341">341</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00334">reg_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">reg_bundle_end()</a>.</p>

</div>
</div>
<a id="aecfd94e60d64656d8b19f2ea69bb02af" name="aecfd94e60d64656d8b19f2ea69bb02af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecfd94e60d64656d8b19f2ea69bb02af">&#9670;&#160;</a></span>reg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00347">347</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00305">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">reg_end()</a>.</p>

</div>
</div>
<a id="a1d8edf72c1d3e14e4d2396b98e07ad72" name="a1d8edf72c1d3e14e4d2396b98e07ad72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8edf72c1d3e14e4d2396b98e07ad72">&#9670;&#160;</a></span>reg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> llvm::MachineRegisterInfo::reg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">308</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00347">reg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">reg_operands()</a>.</p>

</div>
</div>
<a id="a29dbcf8b92514fc55ff83db9312dcec4" name="a29dbcf8b92514fc55ff83db9312dcec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29dbcf8b92514fc55ff83db9312dcec4">&#9670;&#160;</a></span>reg_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00318">318</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00326">reg_instructions()</a>.</p>

</div>
</div>
<a id="a45911f3aacb9b7ea62d1fa8fc8180039" name="a45911f3aacb9b7ea62d1fa8fc8180039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45911f3aacb9b7ea62d1fa8fc8180039">&#9670;&#160;</a></span>reg_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00321">321</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00326">reg_instructions()</a>.</p>

</div>
</div>
<a id="ae43ef10e056198d73d7c688d0649c9b2" name="ae43ef10e056198d73d7c688d0649c9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae43ef10e056198d73d7c688d0649c9b2">&#9670;&#160;</a></span>reg_instr_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00370">370</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00378">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="a29a1144eb9d753b6b682a933aa3f8f9f" name="a29a1144eb9d753b6b682a933aa3f8f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a1144eb9d753b6b682a933aa3f8f9f">&#9670;&#160;</a></span>reg_instr_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00373">373</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00378">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="aa7bc06ec30359044cffdc3ccd58bfacf" name="aa7bc06ec30359044cffdc3ccd58bfacf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bc06ec30359044cffdc3ccd58bfacf">&#9670;&#160;</a></span>reg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> &gt; llvm::MachineRegisterInfo::reg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00326">326</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00318">reg_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00321">reg_instr_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">clearVirtRegs()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00444">llvm::LiveIntervals::shrinkToUses()</a>.</p>

</div>
</div>
<a id="a04a5fd48b56cb883a30104fd811fd8c4" name="a04a5fd48b56cb883a30104fd811fd8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a5fd48b56cb883a30104fd811fd8c4">&#9670;&#160;</a></span>reg_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00353">353</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00401">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00361">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a52760341a18bcab24705161c498aa6f5" name="a52760341a18bcab24705161c498aa6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52760341a18bcab24705161c498aa6f5">&#9670;&#160;</a></span>reg_nodbg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::reg_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00395">395</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">reg_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00390">reg_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a id="a666dc30b9326da6b9e69740a241df89d" name="a666dc30b9326da6b9e69740a241df89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666dc30b9326da6b9e69740a241df89d">&#9670;&#160;</a></span>reg_nodbg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reg_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00401">401</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00353">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">reg_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00686">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00589">isPhysRegUsed()</a>.</p>

</div>
</div>
<a id="a728707da8d5c6832316ff91231f3c2ef" name="a728707da8d5c6832316ff91231f3c2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a728707da8d5c6832316ff91231f3c2ef">&#9670;&#160;</a></span>reg_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">356</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00401">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00361">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a id="ae916811c548f67c9ed178fa8a38ac7f1" name="ae916811c548f67c9ed178fa8a38ac7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae916811c548f67c9ed178fa8a38ac7f1">&#9670;&#160;</a></span>reg_nodbg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::reg_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00378">378</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00370">reg_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00373">reg_instr_nodbg_end()</a>.</p>

</div>
</div>
<a id="ac055593361bdcb9d0093f0881ce7f286" name="ac055593361bdcb9d0093f0881ce7f286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac055593361bdcb9d0093f0881ce7f286">&#9670;&#160;</a></span>reg_nodbg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::reg_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00361">361</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00353">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">reg_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">recomputeRegClass()</a>.</p>

</div>
</div>
<a id="a26ee456cc6716cfbc16261e544100b12" name="a26ee456cc6716cfbc16261e544100b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ee456cc6716cfbc16261e544100b12">&#9670;&#160;</a></span>reg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> &gt; llvm::MachineRegisterInfo::reg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">310</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00305">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">reg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

</div>
</div>
<a id="aea6bca2d194dea4aa5634cf5c394ebdc" name="aea6bca2d194dea4aa5634cf5c394ebdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6bca2d194dea4aa5634cf5c394ebdc">&#9670;&#160;</a></span>removeRegOperandFromUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::removeRegOperandFromUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove MO from its use-def list. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">304</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineOperand_8cpp_source.html#l00273">llvm::MachineOperand::ChangeToRegister()</a>.</p>

</div>
</div>
<a id="af16c39ee36e4633f821b6820f8bd52ef" name="af16c39ee36e4633f821b6820f8bd52ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16c39ee36e4633f821b6820f8bd52ef">&#9670;&#160;</a></span>replaceRegWith()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::replaceRegWith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FromReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>ToReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </p>
<p>This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well.</p>
<p>Note that it is usually necessary to first constrain ToReg's register class and register bank to match the FromReg constraints using one of the methods:</p>
<p>constrainRegClass(ToReg, getRegClass(FromReg)) constrainRegAttrs(ToReg, FromReg) <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC.">RegisterBankInfo::constrainGenericRegister</a>(ToReg, *MRI.getRegClass(FromReg), MRI)</p>
<p>These functions will return a falsy result if the virtual registers have incompatible constraints.</p>
<p>Note that if ToReg is a physical register the function will replace and apply sub registers to ToReg in order to obtain a final/proper physical register.</p>
<p>This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well. If ToReg is a physical register we apply the sub register to obtain the final/proper physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">380</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="Register_8h_source.html#l00095">llvm::Register::isPhysical()</a>, <a class="el" href="STLExtras_8h_source.html#l00665">llvm::make_early_inc_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">reg_operands()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00123">insertBitcasts()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01636">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00161">llvm::CombinerHelper::replaceRegWith()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01906">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>, and <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>.</p>

</div>
</div>
<a id="a5ecfe2828dd348fc0b23c8d1d73c4b75" name="a5ecfe2828dd348fc0b23c8d1d73c4b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecfe2828dd348fc0b23c8d1d73c4b75">&#9670;&#160;</a></span>reservedRegsFrozen()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reservedRegsFrozen </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00931">931</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">canReserveReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00945">getReservedRegs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l09511">llvm::AArch64InstrInfo::probedStackAlloc()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00920">reserveReg()</a>.</p>

</div>
</div>
<a id="ab490792bb2387856aeb83267a1bd55d2" name="ab490792bb2387856aeb83267a1bd55d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab490792bb2387856aeb83267a1bd55d2">&#9670;&#160;</a></span>reserveReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::reserveReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reserveReg &ndash; Mark a register as reserved so checks like isAllocatable will not suggest using it. </p>
<p>This should not be used during the middle of a function walk, or when liveness info is available. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00920">920</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00931">reservedRegsFrozen()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

</div>
</div>
<a id="a6208e23829aa84a5e95a1034c68c2fd6" name="a6208e23829aa84a5e95a1034c68c2fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6208e23829aa84a5e95a1034c68c2fd6">&#9670;&#160;</a></span>resetDelegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::resetDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00161">161</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00384">llvm::SmallPtrSetImpl&lt; PtrType &gt;::count()</a>, and <a class="el" href="SmallPtrSet_8h_source.html#l00380">llvm::SmallPtrSetImpl&lt; PtrType &gt;::erase()</a>.</p>

</div>
</div>
<a id="aaefaeb20cd3228ca22ecaff2fa385f9c" name="aaefaeb20cd3228ca22ecaff2fa385f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefaeb20cd3228ca22ecaff2fa385f9c">&#9670;&#160;</a></span>setCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>CSRs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the updated Callee Saved Registers list. </p>
<p>Notice that it will override ant previously disabled/saved CSRs. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00632">632</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l02047">llvm::append_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRParser_8cpp_source.html#l00592">llvm::MIRParserImpl::parseRegisterInfo()</a>, and <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00192">llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs()</a>.</p>

</div>
</div>
<a id="a8e27d94e24a9bc2d6c7d719bed9637e3" name="a8e27d94e24a9bc2d6c7d719bed9637e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e27d94e24a9bc2d6c7d719bed9637e3">&#9670;&#160;</a></span>setRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>setRegAllocationHint - Specify a register allocation hint for the specified virtual register. </p>
<p>This is typically used by target, and in case of an earlier hint it will be overwritten. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00794">794</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IndexedMap_8h_source.html#l00065">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, and <a class="el" href="COFFYAML_8cpp_source.html#l00391">Type</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00810">setSimpleHint()</a>.</p>

</div>
</div>
<a id="a81763ced27ec9b0c42f8848f4ebe5bd1" name="a81763ced27ec9b0c42f8848f4ebe5bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81763ced27ec9b0c42f8848f4ebe5bd1">&#9670;&#160;</a></span>setRegBank()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RegBank</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the register bank to <code>RegBank</code> for <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00062">62</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegBankSelect_8cpp_source.html#l00587">llvm::RegBankSelect::applyMapping()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00632">llvm::RegBankSelect::assignInstr()</a>, and <a class="el" href="CombinerHelper_8cpp_source.html#l00197">llvm::CombinerHelper::setRegBank()</a>.</p>

</div>
</div>
<a id="a965a15cef77a97f0e17f9f26fd5be53e" name="a965a15cef77a97f0e17f9f26fd5be53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965a15cef77a97f0e17f9f26fd5be53e">&#9670;&#160;</a></span>setRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>setRegClass - Set the register class of the specified virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00057">57</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00120">llvm::TargetRegisterClass::isAllocatable()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00460">llvm::buildAtomicInitInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00473">llvm::buildAtomicLoadInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00510">llvm::buildAtomicStoreInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00277">llvm::buildBoolRegister()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01699">llvm::generateEnqueueInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01187">llvm::generateImageMiscQueryInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01123">llvm::generateImageSizeQueryInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01337">llvm::generateWriteImageInst()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00420">llvm::SPIRVGlobalRegistry::getOrCreateConstNullPtr()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l01157">llvm::SPIRVGlobalRegistry::getOrCreateUndef()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01896">llvm::SPIRV::lowerBuiltin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">recomputeRegClass()</a>, and <a class="el" href="ModuloSchedule_8cpp_source.html#l01906">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>.</p>

</div>
</div>
<a id="a5ada07773b69dd6a5e99d47fe368d313" name="a5ada07773b69dd6a5e99d47fe368d313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ada07773b69dd6a5e99d47fe368d313">&#9670;&#160;</a></span>setRegClassOrRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegClassOrRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RCOrRB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00707">707</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l01985">llvm::CombinerHelper::applyCombineUnmergeMergeToPlainValues()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>.</p>

</div>
</div>
<a id="aa18b5ef8a2c55e42b08affe5d0323e12" name="aa18b5ef8a2c55e42b08affe5d0323e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18b5ef8a2c55e42b08affe5d0323e12">&#9670;&#160;</a></span>setSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Specify the preferred (target independent) register allocation hint for the specified virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00810">810</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00794">setRegAllocationHint()</a>.</p>

</div>
</div>
<a id="a8d65688eb3408e2f26bf75b83a1b3448" name="a8d65688eb3408e2f26bf75b83a1b3448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d65688eb3408e2f26bf75b83a1b3448">&#9670;&#160;</a></span>setType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the low-level type of <code>VReg</code> to <code>Ty</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00179">179</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00069">llvm::IndexedMap&lt; T, ToIndexT &gt;::grow()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02229">allocateVGPR32Input()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00342">llvm::buildBuiltinVariableLoad()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">cloneVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00185">createGenericVirtualRegister()</a>, and <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01896">llvm::SPIRV::lowerBuiltin()</a>.</p>

</div>
</div>
<a id="a7f2602cf77af82396115293302557ee0" name="a7f2602cf77af82396115293302557ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2602cf77af82396115293302557ee0">&#9670;&#160;</a></span>shouldTrackSubRegLiveness() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::shouldTrackSubRegLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00227">227</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00066">llvm::TargetRegisterClass::HasDisjunctSubRegs</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00235">subRegLivenessEnabled()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a4214f202c6a3b5b3933489a6edc49b6b" name="a4214f202c6a3b5b3933489a6edc49b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4214f202c6a3b5b3933489a6edc49b6b">&#9670;&#160;</a></span>shouldTrackSubRegLiveness() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::shouldTrackSubRegLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">230</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00680">getRegClassOrNull()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="Compiler_8h_source.html#l00240">LLVM_LIKELY</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00227">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a48ad9eedacb98923ab00074ec4760db2" name="a48ad9eedacb98923ab00074ec4760db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48ad9eedacb98923ab00074ec4760db2">&#9670;&#160;</a></span>subRegLivenessEnabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::subRegLivenessEnabled </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00235">235</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00686">llvm::LiveIntervals::addKillFlags()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00227">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a218bf4a49a8808ebb854ec9b89907904" name="a218bf4a49a8808ebb854ec9b89907904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218bf4a49a8808ebb854ec9b89907904">&#9670;&#160;</a></span>tracksLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::tracksLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>tracksLiveness - Returns true when tracking register liveness accurately. </p>
<p>(see MachineFUnctionProperties::Property description for details) </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00210">210</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00807">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00194">llvm::MachineFunctionProperties::hasProperty()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">llvm::MachineFunctionProperties::TracksLiveness</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00308">llvm::MIRPrinter::convert()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01645">findRenameRegForSameLdStRegPair()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08673">llvm::AArch64InstrInfo::getOutlinableRanges()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06230">llvm::ARMBaseInstrInfo::isMBBSafeToOutlineFrom()</a>, and <a class="el" href="MIRParser_8cpp_source.html#l00592">llvm::MIRParserImpl::parseRegisterInfo()</a>.</p>

</div>
</div>
<a id="af392a602d843857153b656823dad4d08" name="af392a602d843857153b656823dad4d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af392a602d843857153b656823dad4d08">&#9670;&#160;</a></span>updateDbgUsersToReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::updateDbgUsersToReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>OldReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>NewReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt;&#160;</td>
          <td class="paramname"><em>Users</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>updateDbgUsersToReg - Update a collection of debug instructions to refer to the designated register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00853">853</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00428">llvm::TargetRegisterInfo::regsOverlap()</a>, and <a class="el" href="IVUsers_8cpp_source.html#l00048">Users</a>.</p>

</div>
</div>
<a id="ab87a00eb296cb02039f5a5580a54efd1" name="ab87a00eb296cb02039f5a5580a54efd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab87a00eb296cb02039f5a5580a54efd1">&#9670;&#160;</a></span>use_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> llvm::MachineRegisterInfo::use_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00488">488</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00530">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00493">use_operands()</a>.</p>

</div>
</div>
<a id="aa40a0f52d1e6d37f89c8bfe4113e15b8" name="aa40a0f52d1e6d37f89c8bfe4113e15b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40a0f52d1e6d37f89c8bfe4113e15b8">&#9670;&#160;</a></span>use_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00517">517</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00524">use_bundles()</a>.</p>

</div>
</div>
<a id="a6d9cb3eb3b146477bb4a708a246607be" name="a6d9cb3eb3b146477bb4a708a246607be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9cb3eb3b146477bb4a708a246607be">&#9670;&#160;</a></span>use_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00520">520</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00524">use_bundles()</a>.</p>

</div>
</div>
<a id="a755b516aa2acc499e777c112a93a9f2f" name="a755b516aa2acc499e777c112a93a9f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755b516aa2acc499e777c112a93a9f2f">&#9670;&#160;</a></span>use_bundle_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00576">576</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00584">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="aacc6af82327a6f208f586e90cc48dbed" name="aacc6af82327a6f208f586e90cc48dbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc6af82327a6f208f586e90cc48dbed">&#9670;&#160;</a></span>use_bundle_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00579">579</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00584">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="aef898731887fc99f3a5e62710cb5bade" name="aef898731887fc99f3a5e62710cb5bade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef898731887fc99f3a5e62710cb5bade">&#9670;&#160;</a></span>use_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> &gt; llvm::MachineRegisterInfo::use_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00524">524</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00517">use_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00520">use_bundle_end()</a>.</p>

</div>
</div>
<a id="aeae86e9004476412ca754a7de4ee8a0c" name="aeae86e9004476412ca754a7de4ee8a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae86e9004476412ca754a7de4ee8a0c">&#9670;&#160;</a></span>use_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::use_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use_empty - Return true if there are no instructions using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00530">530</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00488">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00491">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="NVPTXFrameLowering_8cpp_source.html#l00032">llvm::NVPTXFrameLowering::emitPrologue()</a>, and <a class="el" href="PPCBranchSelector_8cpp_source.html#l00109">GetInitialOffset()</a>.</p>

</div>
</div>
<a id="ac8347c6938efe4d9a4426b92ef57851e" name="ac8347c6938efe4d9a4426b92ef57851e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8347c6938efe4d9a4426b92ef57851e">&#9670;&#160;</a></span>use_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> llvm::MachineRegisterInfo::use_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00491">491</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00530">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00493">use_operands()</a>.</p>

</div>
</div>
<a id="a489d8c4ed3ae8b1ca4f68e580b074bf1" name="a489d8c4ed3ae8b1ca4f68e580b074bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489d8c4ed3ae8b1ca4f68e580b074bf1">&#9670;&#160;</a></span>use_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00501">501</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l02912">llvm::CombinerHelper::matchCombineInsertVecElts()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00509">use_instructions()</a>.</p>

</div>
</div>
<a id="a7a73104304bf1f9d344ad495283561b5" name="a7a73104304bf1f9d344ad495283561b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a73104304bf1f9d344ad495283561b5">&#9670;&#160;</a></span>use_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00504">504</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00509">use_instructions()</a>.</p>

</div>
</div>
<a id="a741b5105cca6e98538c79acf275ca733" name="a741b5105cca6e98538c79acf275ca733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741b5105cca6e98538c79acf275ca733">&#9670;&#160;</a></span>use_instr_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">559</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00425">hasAtMostUserInstrs()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03881">llvm::CombinerHelper::matchExtendThroughPhis()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00567">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="afb1fd76e39ba4dfa2c428df88bbc82c2" name="afb1fd76e39ba4dfa2c428df88bbc82c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1fd76e39ba4dfa2c428df88bbc82c2">&#9670;&#160;</a></span>use_instr_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00562">562</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00425">hasAtMostUserInstrs()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00567">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="ab1c2de27f8d8c4a7de72d6415952473f" name="ab1c2de27f8d8c4a7de72d6415952473f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c2de27f8d8c4a7de72d6415952473f">&#9670;&#160;</a></span>use_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> &gt; llvm::MachineRegisterInfo::use_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00509">509</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00501">use_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00504">use_instr_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ModuloSchedule_8cpp_source.html#l01855">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00505">dumpUses()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01607">llvm::PeelingModuloScheduleExpander::filterInstructions()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00537">llvm::PhiLoweringHelper::lowerPhis()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">markUsesInDebugValueAsUndef()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02506">llvm::CombinerHelper::matchCombineTruncOfShift()</a>, and <a class="el" href="ModuloSchedule_8cpp_source.html#l01906">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>.</p>

</div>
</div>
<a id="a03ccda750131c296a86bd6dc10331a77" name="a03ccda750131c296a86bd6dc10331a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ccda750131c296a86bd6dc10331a77">&#9670;&#160;</a></span>use_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00542">542</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00590">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00550">use_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a5aa433099910dc844bc8466933779e58" name="a5aa433099910dc844bc8466933779e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa433099910dc844bc8466933779e58">&#9670;&#160;</a></span>use_nodbg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::use_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00584">584</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00576">use_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00579">use_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a id="a4ea277721b4e63804715a62de87e9a72" name="a4ea277721b4e63804715a62de87e9a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ea277721b4e63804715a62de87e9a72">&#9670;&#160;</a></span>use_nodbg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::use_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00590">590</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00542">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00545">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00468">EmitLiveInCopies()</a>, and <a class="el" href="CombinerHelper_8cpp_source.html#l02072">llvm::CombinerHelper::matchCombineUnmergeWithDeadLanesToTrunc()</a>.</p>

</div>
</div>
<a id="a355ba266da19094cc0948311c431768e" name="a355ba266da19094cc0948311c431768e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355ba266da19094cc0948311c431768e">&#9670;&#160;</a></span>use_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00545">545</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00590">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00550">use_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a8c1a48aa3d3155a0e942c785932d9723" name="a8c1a48aa3d3155a0e942c785932d9723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1a48aa3d3155a0e942c785932d9723">&#9670;&#160;</a></span>use_nodbg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::use_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00567">567</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00562">use_instr_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00421">hasOneNonDBGUser()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01315">llvm::CombinerHelper::matchCombineDivRem()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00548">llvm::CombinerHelper::matchCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04032">llvm::CombinerHelper::matchExtractAllEltsFromBuildVector()</a>, and <a class="el" href="CombinerHelper_8cpp_source.html#l01546">llvm::CombinerHelper::matchPtrAddImmedChain()</a>.</p>

</div>
</div>
<a id="a4361906d7698e8b1a912f6affc8e9151" name="a4361906d7698e8b1a912f6affc8e9151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4361906d7698e8b1a912f6affc8e9151">&#9670;&#160;</a></span>use_nodbg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::use_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00550">550</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00542">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00545">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="DetectDeadLanes_8cpp_source.html#l00453">llvm::DeadLaneDetector::computeSubRegisterLaneBitInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">hasOneNonDBGUse()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00655">llvm::LiveVariables::recomputeForSingleDefVirtReg()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00546">llvm::LiveIntervals::shrinkToUses()</a>.</p>

</div>
</div>
<a id="ade188fadae5a455fcc4bd8d70142851d" name="ade188fadae5a455fcc4bd8d70142851d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade188fadae5a455fcc4bd8d70142851d">&#9670;&#160;</a></span>use_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> &gt; llvm::MachineRegisterInfo::use_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00493">493</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00488">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00491">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00624">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00435">clearKillFlags()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00067">llvm::ModuloScheduleExpander::expand()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00534">hasOneUse()</a>, and <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>.</p>

</div>
</div>
<a id="a015233fe94a42e2294533334811ab899" name="a015233fe94a42e2294533334811ab899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015233fe94a42e2294533334811ab899">&#9670;&#160;</a></span>verifyUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the sanity of the use list for Reg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">217</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00908">llvm::errs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">llvm::printReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">reg_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">clearVirtRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a12fa9d44c84f7cadd81bf4758a22e1e9" name="a12fa9d44c84f7cadd81bf4758a22e1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fa9d44c84f7cadd81bf4758a22e1e9">&#9670;&#160;</a></span>verifyUseLists()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseLists </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the use list of all registers. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">255</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00786">getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">getTargetRegisterInfo()</a>, <a class="el" href="Register_8h_source.html#l00084">llvm::Register::index2VirtReg()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="a3b000c853733de927f22652f954eca68" name="a3b000c853733de927f22652f954eca68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b000c853733de927f22652f954eca68">&#9670;&#160;</a></span>defusechain_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00299">299</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a6aee9b8f6b0a4a4c26901e271fa6dfa7" name="a6aee9b8f6b0a4a4c26901e271fa6dfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aee9b8f6b0a4a4c26901e271fa6dfa7">&#9670;&#160;</a></span>defusechain_iterator</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00297">297</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 17:45:18 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
