{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718635377884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718635377884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 20:12:55 2024 " "Processing started: Mon Jun 17 20:12:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718635377884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635377884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FirstSOC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off FirstSOC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635377884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718635378712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718635378713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635390906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635390906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635390926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635390926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635390930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635390930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635390945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635390945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635390986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635390986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SoC_mm_interconnect_0_avalon_st_adapter" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SoC_mm_interconnect_0_rsp_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391041 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_demux " "Found entity 1: SoC_mm_interconnect_0_rsp_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SoC_mm_interconnect_0_cmd_mux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SoC_mm_interconnect_0_cmd_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718635391147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718635391147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_router_004_default_decode " "Found entity 1: SoC_mm_interconnect_0_router_004_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391148 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_router_004 " "Found entity 2: SoC_mm_interconnect_0_router_004" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718635391151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718635391152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_0_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391153 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_router_002 " "Found entity 2: SoC_mm_interconnect_0_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718635391156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718635391156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_0_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391157 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_router_001 " "Found entity 2: SoC_mm_interconnect_0_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718635391175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718635391175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391177 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_router " "Found entity 2: SoC_mm_interconnect_0_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer " "Found entity 1: SoC_timer" {  } { { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid " "Found entity 1: SoC_sysid" {  } { { "SoC/synthesis/submodules/SoC_sysid.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_onchip_mem " "Found entity 1: SoC_onchip_mem" {  } { { "SoC/synthesis/submodules/SoC_onchip_mem.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_led_out " "Found entity 1: SoC_led_out" {  } { { "SoC/synthesis/submodules/SoC_led_out.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_0_sim_scfifo_w " "Found entity 1: SoC_jtag_uart_0_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391341 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_0_scfifo_w " "Found entity 2: SoC_jtag_uart_0_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391341 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_0_sim_scfifo_r " "Found entity 3: SoC_jtag_uart_0_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391341 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_0_scfifo_r " "Found entity 4: SoC_jtag_uart_0_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391341 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_0 " "Found entity 5: SoC_jtag_uart_0" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu " "Found entity 1: SoC_cpu" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_cpu_register_bank_a_module " "Found entity 1: SoC_cpu_cpu_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_cpu_register_bank_b_module " "Found entity 2: SoC_cpu_cpu_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_cpu_nios2_oci_debug " "Found entity 3: SoC_cpu_cpu_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_cpu_nios2_oci_break " "Found entity 4: SoC_cpu_cpu_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_cpu_nios2_oci_xbrk " "Found entity 5: SoC_cpu_cpu_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_cpu_nios2_oci_dbrk " "Found entity 6: SoC_cpu_cpu_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_cpu_nios2_oci_itrace " "Found entity 7: SoC_cpu_cpu_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_cpu_nios2_oci_td_mode " "Found entity 8: SoC_cpu_cpu_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_cpu_nios2_oci_dtrace " "Found entity 9: SoC_cpu_cpu_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SoC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SoC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SoC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_cpu_nios2_oci_fifo " "Found entity 13: SoC_cpu_cpu_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_cpu_nios2_oci_pib " "Found entity 14: SoC_cpu_cpu_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_cpu_nios2_oci_im " "Found entity 15: SoC_cpu_cpu_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_cpu_nios2_performance_monitors " "Found entity 16: SoC_cpu_cpu_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_cpu_nios2_avalon_reg " "Found entity 17: SoC_cpu_cpu_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_cpu_ociram_sp_ram_module " "Found entity 18: SoC_cpu_cpu_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_cpu_nios2_ocimem " "Found entity 19: SoC_cpu_cpu_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_cpu_nios2_oci " "Found entity 20: SoC_cpu_cpu_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_cpu " "Found entity 21: SoC_cpu_cpu" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_cpu_debug_slave_sysclk " "Found entity 1: SoC_cpu_cpu_debug_slave_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_cpu_debug_slave_tck " "Found entity 1: SoC_cpu_cpu_debug_slave_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_cpu_debug_slave_wrapper " "Found entity 1: SoC_cpu_cpu_debug_slave_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_cpu_test_bench " "Found entity 1: SoC_cpu_cpu_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab01/COUNTER/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635391457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635391457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718635391588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst2 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "D:/SEM6/CO503/Lab01/COUNTER/TopLevel.bdf" { { 144 656 1168 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635391607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu SoC:inst2\|SoC_cpu:cpu " "Elaborating entity \"SoC_cpu\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\"" {  } { { "SoC/synthesis/SoC.v" "cpu" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635391651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu " "Elaborating entity \"SoC_cpu_cpu\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "cpu" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635391668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_test_bench SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_test_bench:the_SoC_cpu_cpu_test_bench " "Elaborating entity \"SoC_cpu_cpu_test_bench\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_test_bench:the_SoC_cpu_cpu_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_test_bench" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635391883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_register_bank_a_module SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a " "Elaborating entity \"SoC_cpu_cpu_register_bank_a_module\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "SoC_cpu_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635391912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392207 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718635392207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635392340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635392340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_a_module:SoC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_register_bank_b_module SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_b_module:SoC_cpu_cpu_register_bank_b " "Elaborating entity \"SoC_cpu_cpu_register_bank_b_module\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_register_bank_b_module:SoC_cpu_cpu_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "SoC_cpu_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 4118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci " "Elaborating entity \"SoC_cpu_cpu_nios2_oci\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 4614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_debug SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_debug:the_SoC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_debug\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_debug:the_SoC_cpu_cpu_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_debug:the_SoC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_debug:the_SoC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_debug:the_SoC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_debug:the_SoC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_debug:the_SoC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_debug:the_SoC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392536 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718635392536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_break SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_break:the_SoC_cpu_cpu_nios2_oci_break " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_break\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_break:the_SoC_cpu_cpu_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_xbrk SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_xbrk:the_SoC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_xbrk:the_SoC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_dbrk SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_dbrk:the_SoC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_dbrk:the_SoC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_itrace SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_itrace:the_SoC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_itrace:the_SoC_cpu_cpu_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_dtrace SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_dtrace:the_SoC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_dtrace:the_SoC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_td_mode SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_dtrace:the_SoC_cpu_cpu_nios2_oci_dtrace\|SoC_cpu_cpu_nios2_oci_td_mode:SoC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_dtrace:the_SoC_cpu_cpu_nios2_oci_dtrace\|SoC_cpu_cpu_nios2_oci_td_mode:SoC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "SoC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_fifo SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_fifo:the_SoC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_fifo:the_SoC_cpu_cpu_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_compute_input_tm_cnt SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_fifo:the_SoC_cpu_cpu_nios2_oci_fifo\|SoC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_fifo:the_SoC_cpu_cpu_nios2_oci_fifo\|SoC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_fifo_wrptr_inc SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_fifo:the_SoC_cpu_cpu_nios2_oci_fifo\|SoC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_fifo:the_SoC_cpu_cpu_nios2_oci_fifo\|SoC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_fifo_cnt_inc SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_fifo:the_SoC_cpu_cpu_nios2_oci_fifo\|SoC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_fifo:the_SoC_cpu_cpu_nios2_oci_fifo\|SoC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_pib SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_pib:the_SoC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_pib\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_pib:the_SoC_cpu_cpu_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_oci_im SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_im:the_SoC_cpu_cpu_nios2_oci_im " "Elaborating entity \"SoC_cpu_cpu_nios2_oci_im\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_oci_im:the_SoC_cpu_cpu_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_avalon_reg SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_avalon_reg:the_SoC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_avalon_reg:the_SoC_cpu_cpu_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_nios2_ocimem SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem " "Elaborating entity \"SoC_cpu_cpu_nios2_ocimem\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_ociram_sp_ram_module SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"SoC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "SoC_cpu_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635392951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635392951 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718635392951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635393036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635393036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_nios2_ocimem:the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram_module:SoC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635393037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_debug_slave_wrapper SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"SoC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "the_SoC_cpu_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635393063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_debug_slave_tck SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|SoC_cpu_cpu_debug_slave_tck:the_SoC_cpu_cpu_debug_slave_tck " "Elaborating entity \"SoC_cpu_cpu_debug_slave_tck\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|SoC_cpu_cpu_debug_slave_tck:the_SoC_cpu_cpu_debug_slave_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" "the_SoC_cpu_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635393079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_cpu_debug_slave_sysclk SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|SoC_cpu_cpu_debug_slave_sysclk:the_SoC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"SoC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|SoC_cpu_cpu_debug_slave_sysclk:the_SoC_cpu_cpu_debug_slave_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" "the_SoC_cpu_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635393141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" "SoC_cpu_cpu_debug_slave_phy" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635393234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635393242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635393242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635393242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635393242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635393242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635393242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635393242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635393242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635393242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635393242 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718635393242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635393245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635393256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635395045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SoC:inst2\|SoC_cpu:cpu\|SoC_cpu_cpu:cpu\|SoC_cpu_cpu_nios2_oci:the_SoC_cpu_cpu_nios2_oci\|SoC_cpu_cpu_debug_slave_wrapper:the_SoC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SoC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635395227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0 SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SoC_jtag_uart_0\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635395275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_w SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"SoC_jtag_uart_0_scfifo_w\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_w" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635395292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "wfifo" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635395835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635395844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635395844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635395844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635395844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635395844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635395844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635395844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635395844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635395844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635395844 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718635395844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/scfifo_kr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635395931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635395931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635395932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635395957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635395957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/scfifo_kr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635395958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635395979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635395979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635395980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635396073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635396073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635396162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635396162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635396249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635396249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_r SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"SoC_jtag_uart_0_scfifo_r\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_r" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "SoC_jtag_uart_0_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635396762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635396762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635396762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635396762 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718635396762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SoC:inst2\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_led_out SoC:inst2\|SoC_led_out:led_out " "Elaborating entity \"SoC_led_out\" for hierarchy \"SoC:inst2\|SoC_led_out:led_out\"" {  } { { "SoC/synthesis/SoC.v" "led_out" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_onchip_mem SoC:inst2\|SoC_onchip_mem:onchip_mem " "Elaborating entity \"SoC_onchip_mem\" for hierarchy \"SoC:inst2\|SoC_onchip_mem:onchip_mem\"" {  } { { "SoC/synthesis/SoC.v" "onchip_mem" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635396831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_mem.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635397170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_mem.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635397187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_onchip_mem.hex " "Parameter \"init_file\" = \"SoC_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718635397187 ""}  } { { "SoC/synthesis/submodules/SoC_onchip_mem.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718635397187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qag1 " "Found entity 1: altsyncram_qag1" {  } { { "db/altsyncram_qag1.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/altsyncram_qag1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635397326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635397326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qag1 SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qag1:auto_generated " "Elaborating entity \"altsyncram_qag1\" for hierarchy \"SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635397327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635399808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635399808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qag1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qag1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_qag1.tdf" "decode3" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/altsyncram_qag1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635399809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/mux_oob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635399912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635399912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qag1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"SoC:inst2\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_qag1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_qag1.tdf" "mux2" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/altsyncram_qag1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635399913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysid SoC:inst2\|SoC_sysid:sysid " "Elaborating entity \"SoC_sysid\" for hierarchy \"SoC:inst2\|SoC_sysid:sysid\"" {  } { { "SoC/synthesis/SoC.v" "sysid" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer SoC:inst2\|SoC_timer:timer " "Elaborating entity \"SoC_timer\" for hierarchy \"SoC:inst2\|SoC_timer:timer\"" {  } { { "SoC/synthesis/SoC.v" "timer" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "led_out_s1_translator" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635400994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router:router " "Elaborating entity \"SoC_mm_interconnect_0_router\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router:router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "router" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_default_decode SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router:router\|SoC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_router_default_decode\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router:router\|SoC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_001 SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SoC_mm_interconnect_0_router_001\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_001:router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "router_001" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_001_default_decode SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_001:router_001\|SoC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_001:router_001\|SoC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_002 SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SoC_mm_interconnect_0_router_002\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_002:router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "router_002" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_002_default_decode SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_002:router_002\|SoC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_002:router_002\|SoC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_004 SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SoC_mm_interconnect_0_router_004\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_004:router_004\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "router_004" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_router_004_default_decode SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_004:router_004\|SoC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_router_004:router_004\|SoC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_demux SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_demux\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_demux" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_demux_001 SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_mux SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_mux\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_mux" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_mux_002 SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SoC_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_demux SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_demux\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_demux" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_mux SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_mux\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_mux" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_mux_001 SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SoC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_avalon_st_adapter SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SoC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 2422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SoC:inst2\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst2\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst2\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst2\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/SoC.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635401606 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718635403585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.17.20:13:28 Progress: Loading sldb435d9f8/alt_sld_fab_wrapper_hw.tcl " "2024.06.17.20:13:28 Progress: Loading sldb435d9f8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635408956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635413849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635414009 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635422145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635422276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635422414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635422594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635422617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635422618 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718635423330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb435d9f8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb435d9f8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb435d9f8/alt_sld_fab.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/ip/sldb435d9f8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635423697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635423697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635423829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635423829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635423849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635423849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635423921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635423921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635424046 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635424046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635424046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/db/ip/sldb435d9f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718635424127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635424127 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718635430649 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2899 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 3917 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 3521 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_cpu_cpu.v" 2120 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "D:/SEM6/CO503/Lab01/COUNTER/SoC/synthesis/submodules/SoC_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718635430864 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718635430865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635432774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718635435519 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718635435757 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718635435757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635436016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab01/COUNTER/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab01/COUNTER/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635437130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718635441843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718635441843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2554 " "Implemented 2554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718635442441 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718635442441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2172 " "Implemented 2172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718635442441 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718635442441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718635442441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718635442536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 20:14:02 2024 " "Processing ended: Mon Jun 17 20:14:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718635442536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718635442536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718635442536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718635442536 ""}
