INFO: [VRFC 10-2263] Analyzing Verilog file "D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/vivado-proj/vivado-proj.sim/sim_1/synth/func/program_control_1_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_control_1
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-311] analyzing module glbl
