#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Sep 13 10:05:00 2023
# Process ID: 18208
# Current directory: C:/v23.1/FEB_test/FEB_test.runs/synth_1
# Command line: vivado.exe -log AFE_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AFE_test.tcl
# Log file: C:/v23.1/FEB_test/FEB_test.runs/synth_1/AFE_test.vds
# Journal file: C:/v23.1/FEB_test/FEB_test.runs/synth_1\vivado.jou
# Running On: CD-135239, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34286 MB
#-----------------------------------------------------------
source AFE_test.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1496.984 ; gain = 189.277
Command: read_checkpoint -auto_incremental -incremental C:/v23.1/FEB_test/FEB_test.srcs/utils_1/imports/synth_1/FEB.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/v23.1/FEB_test/FEB_test.srcs/utils_1/imports/synth_1/FEB.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top AFE_test -part xc7s50fgga484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50fgga484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2448.914 ; gain = 411.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AFE_test' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:65]
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst0' to cell 'OBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:144]
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst1' to cell 'OBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:148]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'DEBUG_1' to cell 'IBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:152]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'DEBUG_2' to cell 'IBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:162]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'DEBUG_3' to cell 'IBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:172]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'DEBUG_4' to cell 'IBUFDS' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:182]
INFO: [Synth 8-3491] module 'PLL_0' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/PLL_0_stub.vhdl:6' bound to instance 'PLL' of component 'PLL_0' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:192]
INFO: [Synth 8-638] synthesizing module 'PLL_0' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/PLL_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'PLL_AFE' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/PLL_AFE_stub.vhdl:6' bound to instance 'HF_PLL' of component 'PLL_AFE' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:204]
INFO: [Synth 8-638] synthesizing module 'PLL_AFE' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/PLL_AFE_stub.vhdl:17]
INFO: [Synth 8-3491] module 'AFE_debug' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:31' bound to instance 'AFEControl' of component 'AFE_debug' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:215]
INFO: [Synth 8-638] synthesizing module 'AFE_debug' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:56]
INFO: [Synth 8-3491] module 'spi_master' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/spi_master.vhd:32' bound to instance 'AFEspi' of component 'spi_master' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:113]
INFO: [Synth 8-638] synthesizing module 'spi_master' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/spi_master.vhd:54]
	Parameter slaves bound to: 2 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/spi_master.vhd:54]
INFO: [Synth 8-226] default block is never used [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:144]
WARNING: [Synth 8-614] signal 'startwrite' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:142]
WARNING: [Synth 8-614] signal 'resetFSM' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:142]
WARNING: [Synth 8-614] signal 'spi_busy' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:142]
INFO: [Synth 8-226] default block is never used [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:257]
INFO: [Synth 8-3491] module 'DAC_ila_0' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/DAC_ila_0_stub.vhdl:6' bound to instance 'DAC_ILA' of component 'DAC_ila_0' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:372]
INFO: [Synth 8-638] synthesizing module 'DAC_ila_0' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/DAC_ila_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'DAC_ila_1' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/DAC_ila_1_stub.vhdl:6' bound to instance 'DAC_ILA' of component 'DAC_ila_1' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:388]
INFO: [Synth 8-638] synthesizing module 'DAC_ila_1' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/DAC_ila_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/vio_0_stub.vhdl:6' bound to instance 'buttons' of component 'vio_0' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:400]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-18208-CD-135239/realtime/vio_0_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'AFE_debug' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AFE_test' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:65]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'AFEControl'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:215]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'AFEspi'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_debug.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element WRDL_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element RDDL_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element AddrReg_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element uRDDL_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element uAddrReg_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/AFE_test.vhd:129]
WARNING: [Synth 8-7129] Port ResetHi in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port CpldCS in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCWr in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[11] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[10] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[9] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[8] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[7] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[6] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[5] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[4] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[3] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[2] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[1] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[0] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[15] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[14] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[13] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[12] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[11] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[10] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[9] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[8] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[7] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[6] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[5] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[4] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[3] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[2] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[1] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[0] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port GA[1] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port GA[0] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uWRDL[1] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uWRDL[0] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[9] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[8] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[7] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_P[7] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_P[6] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_P[5] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_P[4] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_P[3] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_P[2] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_P[1] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_N[7] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_N[6] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_N[5] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_N[4] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_N[3] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_N[2] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE0Dat_N[1] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_P[7] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_P[6] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_P[5] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_P[4] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_P[3] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_P[2] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_P[1] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_N[7] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_N[6] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_N[5] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_N[4] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_N[3] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_N[2] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFE1Dat_N[1] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_P[1] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_P[0] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_N[1] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AFEDCLK_N[0] in module AFE_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCRd in module AFE_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.766 ; gain = 514.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2569.672 ; gain = 532.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2569.672 ; gain = 532.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2581.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc] for cell 'PLL'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc] for cell 'PLL'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'AFEControl/buttons'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'AFEControl/buttons'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE/PLL_AFE_in_context.xdc] for cell 'HF_PLL'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE/PLL_AFE_in_context.xdc] for cell 'HF_PLL'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_0/DAC_ila_0/DAC_ila_0_in_context.xdc] for cell 'AFEControl/generateILA0.DAC_ILA'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_0/DAC_ila_0/DAC_ila_0_in_context.xdc] for cell 'AFEControl/generateILA0.DAC_ILA'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_1/DAC_ila_1/DAC_ila_1_in_context.xdc] for cell 'AFEControl/generateILA1.DAC_ILA'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_1/DAC_ila_1/DAC_ila_1_in_context.xdc] for cell 'AFEControl/generateILA1.DAC_ILA'
Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_2/new/AFE_test.xdc]
WARNING: [Vivado 12-507] No nets matched 'CpldRst_IBUF'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_2/new/AFE_test.xdc:250]
Finished Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_2/new/AFE_test.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/v23.1/FEB_test/FEB_test.srcs/constrs_2/new/AFE_test.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/AFE_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/v23.1/FEB_test/FEB_test.srcs/constrs_2/new/AFE_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AFE_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AFE_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2676.312 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50fgga484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for VXO_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for VXO_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for VXO_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for VXO_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 8).
Applied set_property KEEP_HIERARCHY = SOFT for PLL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFEControl/buttons. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HF_PLL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFEControl/\generateILA0.DAC_ILA . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFEControl/\generateILA1.DAC_ILA . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'prev_state_reg' in module 'AFE_debug'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                 0000000000000001 |                             0000
                    idle |                 0000000000000010 |                             0001
                    init |                 0000000000000100 |                             0010
               softreset |                 0000000000001000 |                             0011
                waitspi1 |                 0000000000010000 |                             1000
                waitspi2 |                 0000000000100000 |                             1001
                enoutput |                 0000000001000000 |                             0100
                waitspi3 |                 0000000010000000 |                             1010
                waitspi4 |                 0000000100000000 |                             1011
             testpattern |                 0000001000000000 |                             0101
                waitspi5 |                 0000010000000000 |                             1100
                waitspi6 |                 0000100000000000 |                             1101
             serdatarate |                 0001000000000000 |                             0110
                waitspi7 |                 0010000000000000 |                             1110
                waitspi8 |                 0100000000000000 |                             1111
           adcresolution |                 1000000000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prev_state_reg' using encoding 'one-hot' in module 'AFE_debug'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 2     
	  16 Input   24 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 22    
	   2 Input    6 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 22    
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ResetHi in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port CpldCS in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCWr in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[11] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[10] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[9] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[8] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[7] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[6] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[5] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[4] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[3] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[2] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[1] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[0] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[15] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[14] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[13] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[12] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[11] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[10] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[9] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[8] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[7] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[6] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[5] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[4] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[3] in module AFE_debug is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[2] in module AFE_debug is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DAC_ila_0     |         1|
|2     |DAC_ila_1     |         1|
|3     |vio_0         |         1|
|4     |PLL_0         |         1|
|5     |PLL_AFE       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |DAC_ila_0_bbox |     1|
|2     |DAC_ila_1_bbox |     1|
|3     |PLL_0_bbox     |     1|
|4     |PLL_AFE_bbox   |     1|
|5     |vio_0_bbox     |     1|
|6     |CARRY4         |    13|
|7     |LUT1           |    30|
|8     |LUT2           |     9|
|9     |LUT3           |    50|
|10    |LUT4           |    17|
|11    |LUT5           |     9|
|12    |LUT6           |    15|
|13    |FDCE           |    41|
|14    |FDPE           |     3|
|15    |FDRE           |   121|
|16    |IBUF           |     2|
|17    |IBUFDS         |     4|
|18    |OBUF           |    12|
|19    |OBUFDS         |     2|
|20    |OBUFT          |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2676.312 ; gain = 639.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2676.312 ; gain = 532.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2676.312 ; gain = 639.125
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2676.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: aac9453b
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 2676.312 ; gain = 1017.207
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/AFE_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AFE_test_utilization_synth.rpt -pb AFE_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 13 10:06:18 2023...
