[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PE43614A-X production of PSEMI from the text:PE43614\nDocument Category: Product Specification\nUltraCMOS® RF Digital Step  Attenuator, 9 kHz–45 GHz\n©2019–2021, pSemi Corporation. All rights reserved. • He adquarters: 9369 Carroll Park Drive, San Diego, CA, 92121\nProduct Specification DOC-93670-3 – (02/2021)\nwww.psemi.comFeatures\n• Wideband support from 9 kHz to 45 GHz\n• Glitch-safe attenuation state transitions\n• Flexible attenuation steps of 0.5 dB and 1 dB up to \n31.5 dB \n• +105 °C operating temperature\n• Parallel and serial programming interfaces with \nserial addressability\n• High HBM ESD of 1 kV\n• Packaging – 24-lead 4 x 4 mm LGA\nApplications\n• Test and measurement (T&M)\n• Point-to-point communication systems\n• Very small aperture terminals (VSAT)\nProduct Description\nThe PE43614 is a 50 Ω, HaRP™ technology-enhanced, 6-bit RF digital step attenuator (DSA) that supports a \nwide frequency range from 9 kHz to 45 GHz. The PE43614 features glitch-safe attenuation state transitions, supports 1.8V control voltage and optional V\nSS_EXT  bypass mode to improve spurious performance, making this \ndevice ideal for test and measurement, point-to -point communication systems, and very small aperture \nterminals (VSAT).\nThe PE43614 provides an integrated digital control interf ace that supports both serial addressable and parallel \nprogramming of the attenuation. The PE43614 covers a 31.5 dB  attenuation range in 0.5 dB and 1 dB steps. It is \ncapable of maintaining 0.5 dB and 1 dB monotonicity thr ough 45 GHz. In addition, no external blocking capac-\nitors are required if 0 VDC is present on the RF ports.\nThe PE43614 is manufactured on pSemi’s UltraCMOS® process, a patented variation of silicon-on-insulator \n(SOI) technology.Figure 1 • PE43614 Functional Diagram\n6-bitRF\nInputRF\nOutput\nControl Logic InterfaceSwitched Attenuator Array\nVSS_EXT VDD P/S A0 A1 A2Parallel\nControl\nSerial In Serial Out\nCLK\n(optional)LE\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 2 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.compSemi’s HaRP technology enhancements deliver high linea rity and excellent harmonics performance. It is an \ninnovative feature of the UltraCMOS process, offeri ng the performance of GaAs with the economy and \nintegration of conventional CMOS.\nOptional External VSS Control\nFor proper operation, the VSS_EXT  control pin must be grounded or tied to the VSS voltage specified in Table 2 . \nWhen the VSS_EXT  control pin is grounded, FETs in the switch are biased with an internal negative voltage \ngenerator. For applications that require the lowest possible spur performance, VSS_EXT  can be applied externally \nto bypass the internal negative voltage generator.\nAbsolute Maximum Ratings\nExceeding absolute maximum ratings listed in Table 1  may cause permanent damage. Operation should be \nrestricted to the limits in Table 2 . Operation between operating range maximum and absolute maximum for \nextended periods may reduce reliability.\nESD Precautions\nWhen handling this UltraCMOS device, observe the same precautions as with any other ESD-sensitive devices. \nAlthough this device contains circuitry to protect it from damage due to ESD, precautions should be taken to \navoid exceeding the rating specified in Table 1 .\nLatch-up Immunity\nUnlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.\nTable 1 • Absolute Maximu m Ratings for the PE43614\nParameter/Condition Min Max Unit\nPositive supply voltage, VDD –0.3 5.5 V\nNegative supply voltage, VSS_EXT –3.6 0.3 V\nDigital input voltage –0.3 3.6 V\nMaximum junction temperature +150 °C\nStorage temperature range –65 +150 °C\nESD voltage HBM, all pins(1) 1000 V\nESD voltage CDM, all pins(2) 500 V\nNotes: \n1) Human body model (MIL–STD 883 Method 3015)2) Charged device model (JEDEC JESD22-C101).\nDOC-93670-3 – (02/2021) Page 3 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nRecommended Operating Conditions\nTable 2  lists the recommending operating condition for t he PE43614. Devices should not be operated outside \nthe recommended operating conditions listed below.\nTable 2 • Recommended Operating Condition for the PE43614  \nParameter Min Typ Max Unit\nNormal mode, VSS_EXT  = 0V(1)\nPositive supply voltage, VDD 2.3 3.3 5.5 V\nPositive supply current, IDD(3)170 260 µA\nBypass mode, VSS_EXT  = –3.0V(2)\nPositive supply voltage, VDD (VDD ≥ 3.4V. See Table 3  for full spec \ncompliance.)3.1 3.4 5.5 V\nPositive supply current, IDD(3)125 170 µA\nNegative supply voltage, VSS_EXT –3.3 –3.0 –2.7 V\nNegative supply current, ISS -40 -16 µA\nNormal or bypass mode\nDigital input high 1.17 3.60 V\nDigital input low –0.3 0.6 V\nDigital input current(4) 10 20 µA\nRF input power, CW(5) (7) 28 dBm\nRF input power, pulsed(6) (7) 31 dBm\nOperating temperature range –40 +25 +105 °C\nNotes: \n1) Normal mode: Connect VSS_EXT  (pin 2) to GND (VSS_EXT  = 0V) to enable internal negative voltage generator.\n2) Bypass mode: Use VSS_EXT  (pin 2) to bypass and disable internal negative voltage generator.\n3) Due to startup inrush current, a minimum current limit of 600 µA is allowed for normal operation of the DSA.\n4) Applies to all pins except pins 18, 22, 23 and 24. P /S (pin 18), A0/D4 (pin 22), A1/D5 (pin 23), and A2/D6 (pin 24) have internal 1.5 M Ω pull-up \nresistor to internal 1.8V VDD.\n5) 100% duty cycle, all bands, 50 Ω.\n6)≤ 5% duty cycle, 50 Ω.\n7) The maximum peak envelope of any OFDM complex waveform signal, such as CP-OFDM, should not exceed the maximum peak RF input \npower in Table 1 . The maximum average power of any complex waveform should not exceed the operating maximum RF input power, CW.\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 4 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.comElectrical Specifications\nTable 3  provides the PE43614 key electrical specifications at 25 °C, ZS = ZL = 50Ω, unless otherwise specified. \nNormal mode is at VDD = 3.3V and VSS_EXT  = 0V. Bypass mode is at VDD = 3.4V and VSS_EXT  = –3.0V.\nTable 3 • PE43614 Elec trical Specifications\nParameter Condition Min Typ Max Unit\nOperation Frequency 9 kHz min frequency 9 kHz  45.00 GHz\nAttenuation Range5-bit, 1.0 dB step programming 0.00  31.00 dB\n6-bit, 0.5 dB step programming 0.00  31.50 dB\nAttenuation Error0.5 dB step, 0–31.5 dB, 9 kHz–13.0 GHz   +(1.00+4.5% of \nattenuation set-\nting) / -1dB\n0.5 dB step, 0–31.5 dB, 13.0–26.5 GHz   +(1.15+4.5% of \nattenuation set-\nting) / -1dB\n0.5 dB step, 0–15.5 dB, 26.5–40.0 GHz   +(1.00+4.5% of \nattenuation set-\nting) / -1dB\n0.5 dB step, 16–31.5 dB, 26.5–40.0 GHz   +(1.60+8.5% of \nattenuation set-\nting) / -1dB\n0.5 dB step, 0–15.5 dB, 40–43.5 GHz   +(1.00+4.5% of \nattenuation set-\nting) / -1dB\n0.5 dB step, 16–31.5 dB, 40–43.5 GHz   +(1.60+12.5% of \nattenuation set-\nting) / -1dB\n0.5 dB step, 0–15.5 dB, 43.5–45.0 GHz   +(1.00+4.5% of \nattenuation set-\nting) / -1dB\n0.5 dB step, 16–31.5 dB, 43.5–45.0 GHz   +(1.80+15% of \nattenuation set-\nting) / -1dB\nDOC-93670-3 – (02/2021) Page 5 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nAttenuation Error1 dB step, 0–31 dB, 9 kHz–13.0 GHz   +(1.0+4.5% of \nattenuation set-\nting) / -1dB\n1 dB step, 0–31 dB, 13.0–26.5 GHz   +(1.15+4.5% of \nattenuation set-\nting) / -1dB\n1dB step, 0–15 dB, 26.5–40.0 GHz   +(1.0+4.5% of \nattenuation set-\nting) / -1dB\n1dB step, 16–31 dB, 26.5–40.0 GHz   +(1.60+8.5% of \nattenuation set-\nting) / -1dB\n1dB step, 0–15 dB, 40–43.5 GHz   +(1.0+4.5% of \nattenuation set-\nting) / -1dB\n1dB step, 16–31 dB, 40–43.5 GHz   +(1.6+12.5% of \nattenuation set-\nting) / -1dB\n1dB step, 0–15 dB, 43.5–45.0 GHz   +(1.0+4.5% of \nattenuation set-\nting) / -1dB\n1dB step, 16–31 dB, 43.5–45.0 GHz   +(1.80+15% of \nattenuation set-\nting) / -1dB\nInsertion Loss9 kHz–13.0 GHz  2.50 3.00 dB\n13.0–26.5 GHz  4.30 4.60 dB\n26.5–40.0 GHz  4.90 5.25 dB\n40.0–43.5 GHz  4.50 5.00 dB43.5–45.0 GHz  5.40 5.80 dB\nReturn LossAll States, 9 kHz–13.0 GHz  13.00  dB\nAll States, 13.0–26.5 GHz  13.00  dBAll States, 26.5–40.0 GHz  13.00  dB\nAll States, 40.0–43.5 GHz  13.00  dB\nAll States, 43.5–45.0 GHz  13.00  dB\nRelative PhaseAll States, 9 kHz–13.0 GHz  20.00  deg\nAll States, 13.0–26.5 GHz  43.00  deg\nAll States, 26.5–40.0 GHz  70.00  degAll States, 40.0–43.5 GHz  63.00  deg\nAll States, 43.5–45.0 GHz  83.00  degTable 3 • PE43614 Electrical Specifications  (Cont.)\nParameter Condition Min Typ Max Unit\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 6 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.comInput IP2 18 dBm tone @ 13 GHz 95.00   dBm\nInput IP318 dBm per tone, 20 MHz spacing @ 13 \nGHz50.00 dBm\nInput 1dB Compression \nPt.Bi-directional 32.00 34.00  dBm\nInput 0.1dB Compres-\nsion Pt. Bi-directional 25.00 28.00  dBm\nRF Rise and Fall Time 10%/90% RF  250.00  ns\nSettling Time RF settled to within 0.05 dB of final value  500.00  nsSwitching Time 50% CTRL to 90% or 10% RF  330.00 430.00 ns\nAttenuation Transient Any state change  -7.50  dBTable 3 • PE43614 Electrical  Specifications  (Cont.)\nParameter Condition Min Typ Max Unit\nDOC-93670-3 – (02/2021) Page 7 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nSwitching Frequency\nThe PE43614 has a maximum 400 kHz switching rate \nin normal mode (pin 2 tied to ground). A faster switching rate is available in bypass mode (pin 2 tied \nto V\nSS_EXT ). The rate at which the PE43614 can be \nswitched is then limited to the switching time as \nspecified in Table 3 .\nSwitching frequency is defined to be the speed at \nwhich the DSA can be toggled across attenuation \nstates. Switching time is the time duration between \nthe point the control signal reaches 50% of the final value and the point the output signal reaches within \n10% or 90% of its target value.\nSpur-free Performance\nThe PE43614 spur fundamental occurs around 4 MHz. Typical spurious performance in normal mode is \n–168 dBm/Hz (pin 2 tied to ground), with 30 kHz bandwidth. If spur-free performance is desired, the \ninternal negative voltage generator can be disabled \nby applying a negative voltage to V\nSS_EXT  (pin 2).\nGlitch-safe Attenuation State\nThe PE43614 features a novel architecture to provide \nsafe transition behavior when changing attenuation \nstates. When RF input power is applied, positive out-\nput power spikes are prevented during attenuation state changes by optimized internal timing control.\nTruth Tables\nTable 4 –Table 6  provide the truth tables for the \nPE43614.\nTable 4 • Parallel Truth Table\nParallel Control SettingAttenuation \nSetting \nRF1–RF2D6\n(MSB)D5 D4 D3 D2D1\n(LSB)\nL L L L L L Reference IL\nL L L L L H 0.5 dB\nL L L L H L 1 dB\nL L L H L L 2 dBL L H L L L 4 dBL H L L L L 8 dB\nHL L L LL 1 6  d BH H H H H H 31.5 dB\nTable 5 • Serial Address Word Truth Table\nAddress Word\nAddress\nSetting A7\n(MSB)A6A5A4A3A2A1A0\n(LSB)\nL LLLLLL L 0 0 0\nL LLLLLL H 0 0 1L L L L L L H L 010\nLL L L L L H H 0 1 1\nL L L L L H L L 100L L L L L H L H 101\nLL L L L H HL 1 1 0\nLL L L L H H H 1 1 1\nTable 6 • Serial Attenuation Word Truth Table\nAttenuation WordAttenuatio\nn Setting \nRF1–RF2D7\n(MSB)D6D5D4D3D2D1D0\n(LSB)\nL LLLLLL L R e f e r e n c e  I L\nL LLLLLH L 0 . 5  d B\nL L L L L H L L 1 dB\nL L L L H L L L 2 dBL LLHLLL L 4  d B\nL LHLLLL L 8  d B\nL HLLLLL L 1 6  d BL H H H H H H L 31.5 dBTable 4 • Parallel Truth Table  (Cont.)\nParallel Control SettingAttenuation \nSetting \nRF1–RF2D6\n(MSB)D5 D4 D3 D2D1\n(LSB)\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 8 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.comSerial Addressable Register Map\nFigure 2  provides the serial addressable register map for the PE43614.\nFigure 2 • Serial Addressable Register Map\nAttenuation Word LSB (first in) MSB (last in) \nQ7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 \nD[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] Q15 Q14 Q13 Q12 Q11 Q10 Q9 Q8 \nA[6] A[7] A[5] A[4] A[3] A[2] A[1] A[0] \nAddress Word Must be set to logic low\n      \n4 × 18.5 = 74  \n74 → 01001010 \nAddress Word: 00000011\nAttenuation Word: 01001010\nSerial Input: 00000011 01001010 For example, to program the 18.5 dB state at address 3: The attenuation word is derived directly from the value of the attenuation state. To find \nthe attenuation word, multiply the value of the state by four, then convert to binary.\nDOC-93670-3 – (02/2021) Page 9 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nProgramming Options\nParallel/Serial Selection\nEither a parallel or serial addressable interface can be \nused to control the PE43614. The P /S bit provides this \nselection, with P /S = LOW selecting the parallel \ninterface and P /S = HIGH selecting the serial \ninterface. The P /S pin has an internal tie HIGH \n(namely, the pin is internally tied to the 1.8V VDD), so if \nthis is left floating, the part defaults to serial mode. If \nthere is a need to put this part in parallel mode, a \nLOW logic should be applied to this pin.\nParallel Mode Interface\nThe parallel interface consists of six CMOS-compatible control lines that select the desired attenu-\nation state, as shown in Table 4 .\nThe parallel interface timing requirements are defined \nby Figure 4  (Latched-Parallel/Direct-Parallel Timing \nDiagram), Table 10  (Parallel and Direct Interface AC \nCharacteristics) and  switching time ( Table 3 ).\nFor latched parallel programming, the latch enable \n(LE) should be held LOW while changing attenuation state control values then pulse LE HIGH to LOW (per \nFigure 4 ) to latch new attenuation state into the \ndevice.\nFor direct parallel programming, the LE line should be \npulled HIGH. Changing attenuation state control val-\nues changes the device state to new attenuation. Direct mode is ideal for manual control of the device \n(using hardwire, switches, or jumpers).\nSerial-Addressable Interface\nThe serial-addressable interface is a 16-bit serial-in, \nparallel-out shift register buffered by a transparent \nlatch. The 16-bits make up two words comprised of 8-bits each. The first word is the attenuation word, \nwhich controls the state of the DSA. The second word \nis the address word, which is compared to the static (or programmed) logical states of the A0, A1 and A2 \ndigital inputs. If there is an address match, the DSA \nchanges state; otherwise its current state remains unchanged. Figure 3  illustrates an example timing \ndiagram for programming a state.\nThe serial-addressable interface is controlled using \nthree CMOS-compatible signals: SDI, CLK, and LE. The SDI and CLK inputs allow data to be serially entered into the shift register. Serial data is clocked in \nLSB first. The serial interface data output, SDO, \noutputs serial in put data delayed by 16 clock cycles to \ncontrol the cascaded attenuator using a single serial \nperipheral interface (SPI) bus.\nThe shift register must be loaded while LE is held \nLOW to prevent the attenuator value from changing as data is entered. The LE input should then be \ntoggled HIGH and brought LOW again, latching the \nnew data into the DSA. The Address Word truth table is listed in Table 5 . The address pins A0 (pin 22), A1 \n(pin 23), and A2 (pin 24) can either be grounded logic \nLOW or left floating (logic HIGH due to internal pull-up to 1.8V V\nDD) depending upon what fixed address the \nuser wants the DSA to be set at.The Attenuation Word \ntruth table is listed in Table 6 . A programming \nexample of the serial register is illustrated in Figure 2 . \nThe serial timing diagram is illustrated in Figure 3 .\nPower-up Control Settings\nThe PE43614 always initializes to the maximum atten-\nuation setting (31.5 dB) on power-up for both the \nserial addressable and latched parallel modes of operation (as long as the LE pin is logic LOW during \nstart up) and it remains in this setting until the user \nlatches in the next programming word.\nIn direct parallel mode  (P\n/S = LOW and logic HIGH \npresent on the LE pin during the power-up), the DSA \ncan be preset to any state within the 31.5 dB range by \npre-setting the parallel control pins D[6:1] prior to power-up. In this mode, there is a 4 µs delay between the time the DSA is powered-up to the time the \ndesired state is set. If the c ontrol pins are left floating \nin this mode during power-up, the device defaults to the 28dB attenuation setting.\nIn latched parallel mode  (P\n/S = LOW), if the LE pin \nis kept LOW during power-up, the part should default \nto maximum attenuation state (31.5 dB). Logic LOW should be present on the LE pin during power-up and \nthen logic HIGH should be written on the LE pin when \nthe user wants to program the part. If the LE is kept floating during power-up, the part should default to \nmaximum attenuation state (31.5 dB).\nIn serial mode  (P\n/S = HIGH or left floating) logic \nHIGH on the LE pin during the power up: The part should default to minimum attenuation state \nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 10 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.com(reference state). But a logic LOW on the LE pin \nduring the power up, the part should default to maximum attenuation state.\nDynamic operation between serial and parallel \nprogramming modes is not supported.\nIf the DSA powers up in serial mode (P\n/S = HIGH), \nprior to toggling to para llel mode, the user must ensure that the pins LE, SDI/D1, CLK/D2, A0/D4, A1/\nD5, and A2/D6 are set to logic LOW.\nIf the DSA powers up in either latched or direct \nparallel mode, the pins LE, SDI/D1, CLK/D2, A0/D4, \nA1/D5, and A2/D6 must be set to logic LOW and the \npin SDO/D3 set to high impedance prior to toggling to serial addressable mode (P\n/S = HIGH).\nTable 7 • Summary of Power-up  Functionality of the PE43614\nMode P/S LE During Power-up D[6:1] Pin Status DSA State at Power-up\nSerial mode1 0 Maximum attenuation\n1 1 Reference state\n1 Floating Maximum attenuation\nLatch parallel mode0 0 Don’t care Maximum attenuation\n0 Floating Don’t care Ma ximum attenuation\nDirect parallel mode 0 1Data present on the D[6:1] linesAttenuation state depends \nupon the logic present on the \npins D[6:1]\nD[6:1] lines floating 28 dB attenuation state\nFigure 3 • Serial Addressable Timing Diagram\nNotes:\n1.  SPI mode 0:           - SDI data is captured on the CLK’s rising edge            - SDO data is valid on CLK falling edge2. CLK shared pin with 1 dB parallel control bit D23. SDI shared pin with 0.5 dB parallel control bit D14. SDO shared pin with 2 dB parallel control bit D35. A0 shared pin with 4 dB parallel control bit D46. A1 shared pin with 8 dB parallel control bit D57. A2 shared pin with 16 dB parallel control bit D68. Serial data bits D[7], D[0], and A[7:3] must be set to logic low9. X = UndefinedCLKLETSISU\nTLESUTSIH TCLK TCLKH TCLKL\nTLEPW\nD[4] D[6] D[7] A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7]\nSDOXXX\nD[2] D[3] D[0] D[1]TSDOPD\nD[1] D[2] D[3] D[4] D[6] D[7] A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7]\nSDID[0] D[5]\nD[5]P/SA[2:0]\n0 00000\n000000\n0 0\nDOC-93670-3 – (02/2021) Page 11 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nTable 8 • Serial Interface AC Characteristics(1)\nParameter/Condition Min Max Unit\nSerial clock frequency, FCLK 10 MHz\nSerial clock time period, TCLK 100 ns\nSerial clock HIGH time, TCLKH 30 ns\nSerial clock LOW time, TCLKL 30 ns\nLast serial clock rising edge setup time to latch enable rising edge, TLESU 10 ns\nLatch enable minimum pulse width, TLEPW 30 ns\nSerial data setup time, TSISU 10 ns\nSerial data hold time, TSIH 10 ns\nSerial interface data output  (SDO) propagation delay, TSDOPD 30(2) ns\n1) VDD = 3.3V or 5.5V, –40 °C, < TA < +105 °C, unless otherwise specified.\n2) Measured with 10 pF SDO load capacitance.\nTable 9 • Latch and Clock Specifications\nLatch \nEnable (LE)Clock (CLK) Function\n0 ↑ Shift register clocked\n↑\n(rising edge)XContents of shift register \ntransferred to attenuator core\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 12 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.comFigure 4 • Latched-Parallel/D irect-Parallel Timing Diagram\nNotes:\n1. D1 is shared with serial interface data input SDI\n2. D2 is shared with serial interface clock input CLK\n3. D3 is shared with serial interface data output SDO\n4. D4 is shared with serial address bit A05. D5 is shared with serial address bit A1\n6. D6 is shared with serial address bit A2\n7. X = UndefinedLE TLEPWD[1]\nD[2]\nD[3]X\nX\nX\nX\nX\nXX\nX\nX\nX\nX\nXD[4]\nD[5]\nD[6]\nP/S TDISUTDIH\nTable 10 • Parallel and Direct Interface AC Characteristics(*)\nParameter/Condition Min Max Unit\nLatch enable minimum pulse width, TLEPW 30 ns\nParallel data setup time, TDISU 100 ns\nParallel data hold time, TDIH 100 ns\nNote: * VDD = 3.3V or 5.5V, –40 °C < TA < +105 °C, unless otherwise specified.\nDOC-93670-3 – (02/2021) Page 13 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nThe following example shows a scenario where two DSAs are connected in series.\nThe following table provides the complete SDI and SDO content for the example shown in Figure 5 .Figure 5 • Serial Addressable Cascaded Devices Example\nExample Scenario: 2 DSAs connected in series (SDO to SDI).\nFirst write after power upSignals from first DSA in chainX = Undefined                                   0 1 0 0CLK\nSDI          XLE\n0D[7] A[0] A[7] D[1] D[0]\nX X X X X SDO X XD[6] D[7] A[0] A[6] A[7] D[1] D[0]P/S   X\nD[7] A[0] A[7] D[1] D[0]\n0 1 0 0 0 0 0D[6] D[7] A[0] A[6] A[7] D[1] D[0]0 0 0 0 0A[2:0]X \n31 25 24 18 17 16 9 8 1 0\nFigure 6 • Serial Addressable Cascaded Devices Table\nD[0] D[1] D[2] D[3] D[4] D[5] D[6] D[7] A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] D[0] D[1] D[2] D[3] D[4] D[5] D[6] D[7] A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7 ]\nC L K0 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 42 52 62 72 82 93 03 1\nS D I 01100000000000000000000000000000\nS D O XXXXXXXXXXXXXXXX0110000000000000\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 14 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.comTypical Performance Data\nFigure 7 –Figure 36  show the typical performance data at 25 °C, ZS = ZL = 50Ω, unless otherwise specified.\nFigure 7 • Insertion Loss vs. Temperature @VDD 3.3 V \n-9-8-7-6-5-4-3-2-10\n0 1 02 03 04 05 0Insertion Loss (dB)\nFrequency (GHz)\n-40 deg C +25 deg C +105 deg CFigure 8 • Input Return Loss (Ref State) vs. \nTemperature \n-35-30-25-20-15-10-50\n0 1 02 03 04 05 0Return Loss (dB)\nFrequency (GHz)\n-40 deg C +25 deg C +105 deg C\nFigure 9 • Input Return Loss (31.5dB Attn) vs. \nTemperature\n-50-45-40-35-30-25-20-15-10-50\n0 1 02 03 04 05 0Return Loss (dB)\nFrequency (GHz)\n-40 deg C +25 deg C +105 deg C-35-30-25-20-15-10-50\n0 1 02 03 04 05 0Return Loss (dB)\nFrequency (GHz)\n-40 deg C +25 deg C +105 deg CFigure 10 • Output Return Loss (Ref State) vs. \nTemperature \nFigure 11 • Output Return Loss (Ref State) vs. \nTemperature \n-45-40-35-30-25-20-15-10-50\n01 0 2 0 3 0 4 0 5 0Return Loss (dB)\nFrequency (GHz)\n-40 deg C +25 deg C +105 deg C-50-45-40-35-30-25-20-15-10-50\n01 0 2 0 3 0 4 0 5 0Return Loss (dB)\nFrequency (GHz)\n0dB 0.5dB 1dB 2dB 4dB 8dB 16dB 31.5dBFigure 12 • Input Return Loss (Major Attenuation \nStates)\nDOC-93670-3 – (02/2021) Page 15 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nFigure 13 • Input Return Loss (All Attenuation States)\n-50-40-30-20-100\n01 0 2 0 3 0 4 0 5 0Return Loss (dB)\nFrequency (GHz)Figure 14 • Output Return Loss (Major Attenuation \nStates)\n-50-45-40-35-30-25-20-15-10-50\n0 1 02 03 04 05 0Return Loss (dB)\nFrequency (GHz)\n0dB 0.5dB 1dB 2dB 4dB 8dB 16dB 31.5dB\nFigure 15 • Output Return Loss (All Attenuation \nStates)\n-50-40-30-20-100\n0 1 02 03 04 05 0Return Loss (dB)\nFrequency (GHz)-100102030405060708090100\n0 1 02 03 04 05 0Relative Phase Error (deg)\nFrequency (GHz)\n0dB 0.5dB 1dB 2dB 4dB 8dB 16dB 31.5dBFigure 16 • Relative Phase Error vs. Frequency [GHz]\nFigure 17 • Relative Phase Error (31.5 dB Attn State) vs \nTemperature\n020406080100\n-60 -40 -20 0 20 40 60 80 100 120Phase Error (degrees)\nTemperature (deg C)\n1 GHz 6 GHz 8 GHz 13 GHz\n26.5 GHz 43.5 GHz 44.5 GHz 50 GHz-1.5-1-0.500.511.52\n0 5 10 15 20 25 30 35Attenuation Error (dB)\nAttenuation State (dB)\n-40 deg C +25 deg C +105 deg CFigure 18 • Attenuation Error @ 1 GHz vs. \nTemperature\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 16 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.comFigure 19 • Attenuation Error @ 6 GHz vs. \nTemperature\n-1.5-1-0.500.511.52\n0 5 10 15 20 25 30 35Attenuation Error (dB)\nAttenuation State (dB)\n-40 deg C +25 deg C +105 deg CFigure 20 • Attenuation Error @ 8 GHz vs. \nTemperature\n-1.5-1-0.500.511.52\n0 5 10 15 20 25 30 35Attenuation Error (dB)\nAttenuation State (dB)\n-40 deg C +25 deg C +105 deg C\nFigure 21 • Attenuation Error @ 13 GHz vs. \nTemperature\n-1.5-1-0.500.511.5\n0 5 10 15 20 25 30 35Attenuation Error (dB)\nAttenuation State (dB)\n-40 deg C +25 deg C +105 deg C-1-0.500.511.522.5\n0 5 10 15 20 25 30 35Attenuation Error (dB)\nAttenuation State (dB)\n-40 deg C +25 deg C +105 deg CFigure 22 • Attenuation Error @ 26.5 GHz vs. \nTemperature\nFigure 23 • Attenuation Error @ 40 GHz vs. \nTemperature\n-101234\n0 5 10 15 20 25 30 35Attenuation Error (dB)\nAttenuation State (dB)\n-40 deg C +25 deg C +105 deg C-10123456\n0 5 10 15 20 25 30 35Attenuation Error (dB)\nAttenuation State (dB)\n-40 deg C +25 deg C +105 deg CFigure 24 • Attenuation Error @ 43.5 GHz vs. \nTemperature\nDOC-93670-3 – (02/2021) Page 17 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nFigure 25 • Attenuation Error @ 45 GHz vs. \nTemperature\n-10123456\n0 5 10 15 20 25 30 35Attenuation Error (dB)\nAttenuation State (dB)\n-40 deg C +25 deg C +105 deg CFigure 26 • 0.5 dB Setup Attenuation vs Frequency\n00.511.52\n0 5 10 15 20 25 30 35Step Attenuation (dB)\nAttenuation State (dB)\n1 GHz 6 GHz 8 GHz 13 GHz\n26.5 GHz 40 GHz 43.5 GHz 45 GHz\nFigure 27 • 1 dB Step Attenuation vs. Frequency\n00.511.52\n0 5 10 15 20 25 30 35Step Attenuation (dB)\nAttenuation State (dB)\n1 GHz 6 GHz 8 GHz 13 GHz\n26.5 GHz 40 GHz 43.5 GHz 45 GHz0510152025303540\n0 5 10 15 20 25 30 35Actual Attenuation (dB)\nIdeal Attenuation (dB)\n1 GHz 6 GHz 8 GHz 13 GHz\n26.5 GHz 40 GHz 43.5 GHz 45 GHzFigure 28 • 0.5 dB Step Actual vs. Frequency\nFigure 29 • 0.5 dB Step Actual vs. Frequency\n0510152025303540\n0 5 10 15 20 25 30 35Actual Attenuation (dB)\nIdeal Attenuation (dB)\n1 GHz 6 GHz 8 GHz 13 GHz\n26.5 GHz 40 GHz 43.5 GHz 45 GHz-10123456\n0 1 02 03 04 05 0Attenuation Error (dB)\nFrequency (GHz)\n0dB 0.5dB 1dB 2dB 4dB 8dB 16dB 31.5dBFigure 30 • 0.5 dB Major State Bit Error vs. Attenu-\nation State\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 18 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.comFigure 31 • 0.5 dB Attenuation Error vs. Frequency\n-10123456\n0 5 10 15 20 25 30 35Step Attenuation (dB)\nAttenuation State (dB)\n1 GHz 6 GHz 8 GHz 13 GHz\n26.5 GHz 40 GHz 43 GHz 45 GHzFigure 32 • 1 dB Attenuation Error vs. Frequency\n-10123456\n0 5 10 15 20 25 30 35Step Attenuation (dB)\nAttenuation State (dB)\n1 GHz 6 GHz 8 GHz 13 GHz\n26.5 GHz 40 GHz 43.5 GHz 45 GHz\nFigure 33 • Attenuation Transient (23.5 dB to 24 dB)\n-10-8-6-4-202\n-6 -4 -2 0 2 4 6 Envelop Power (dB)\nTime (μsec)Glitch ≈ 7 dB\n(prevents excess\noutput power)Glitch  duration ≈ 250 nsec\n-10-8-6-4-202\n-6 -4 -2 0 2 4 6 Envelop Power (dB)\nTime (μsec)Glitch ≈ 7 dB\n(prevents excess\noutput power)Glitch  duration ≈ 250 nsecFigure 34 • Attenuation Transient (24 dB to 23.5 dB)\nFigure 35 • IIP2\n80.0085.0090.0095.00100.00105.00110.00\n0 5 10 15 20IIP2 (dBm)\nFrequency (GHz)\n0dB 31.5dB0.0010.0020.0030.0040.0050.0060.0070.00\n0 5 10 15 20IIP3 (dBm)\nFrequency (GHz)\n0 dB 31.5 dBFigure 36 • IIP3\nDOC-93670-3 – (02/2021) Page 19 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nPin Configuration\nThis section provides pin information for the \nPE43614. Figure 37  shows the pin configuration of \nthis device. Table 11  provides a description for each \npin.\nFigure 37 • Pin Configuration (Top View) for the PE43614 \n24 23 22 21 20 19\n1\nExposed\nGND\nPad18\n2 17\n3 16\n4 15\n5 14\n6 13\n7 8 9 10 11 12VDD\nVSS_EXT\nGNDGND\nRF2\nGNDP/S\nLEGNDGNDRF1GNDGND A2/D6\nA1/D5\nA0/D4SDO/D3SDI/D1CLK/D2GND\nGNDGNDGNDGND\nEx\npo\nse\nd\nGND\nPa\ndTable 11 • Pin Descriptions for the PE43614\nPin No. Pin Name Description\n3–4, 6–13, \n15–16GND Ground\n1 VDD Supply voltage\n2 VSS_EXT(3)External VSS negative voltage \ncontrol\n5 RF2(1) RF2 port\n14 RF1(1) RF1 port\n17 LESerial/parallel interface latch \nenable input\n18 P/S(2) Serial/parallel mode select\n19 CLK/D2Serial interface clock input/par-\nallel control bit, 1 dB\n20 SDI/D1Serial interface data input/paral-\nlel control bit, 0.5 dB\n21 SDO/D3Serial interface data output/par-\nallel control bit, 2 dB\n22 A0/D4(2)Address bit A0 connection/par-\nallel control bit, 4 dB\n23 A1/D5(2)Address bit A1 connection/par-\nallel control bit, 8 dB\n24 A2/D6(2)Address bit A2 connection/par-\nallel control bit, 16 dB\nNotes: \n1) RF pins 14 and 5 must be at 0 VDC. The RF pins do not require \nDC blocking capacitors for proper operation if the 0 VDC \nrequirement is met.\n2) P/S (pin 18), A0/D4 (pin 22), A1/D5 (pin 23) and A2/D6 (pin 24) \nhave internal 1.5 M Ω pull-up resistor to internal 1.8V VDD. These \npins will have an internal logic HIGH  on them if they are left float-\ning by the user. In serial mode, the user can leave the P /S pin \nfloating and the part will default to serial mode.\n3) Use VSS_EXT (pin 2) to bypass and disable internal negative volt-\nage generator. Connect VSS_EXT (pin 2) to GND (VSS_EXT = 0V) \nto enable internal negative voltage generator.\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 20 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.comPackaging Information\nThis section provides packaging data including the mois ture sensitivity level, package drawing, package \nmarking and tape-and-reel information.\nMoisture Sensitivity Level\nThe moisture sensitivity level rating for the PE43614 in the 24-lead 4 x 4 mm LGA package is MSL 3.\nPackage Drawing\nFigure 38 • Package Mechanical Drawing for 24-lead 4 x 4 mm LGA\nThird Angle\nProjection\nUnless otherwise specified\ndimensions are in millimeters\nRefer to comment for\noverall tolerance\nDOC-93670-3 – (02/2021) Page 21 of 23\nwww.psemi.comPE43614\nUltraCMOS® RF Digital Step Attenuator\nTop-Marking Specification\nFigure 39 • Package Marking Specifications for PE43614\n=\nPPPPP =\nYY =\nWW =\nZZZZZZ =Pin 1 indicator\nProduct part number \nLast two digits of assembly year (2020 = 20)\nWork week of assembly lot start date (01, ..., 52)Assembly lost code (max six characters)\nDOC-93717-1\nPPPPP\nYYWW\nZZZZZZ\nPE43614\nUltraCMOS® RF Digital Step Attenuator\nPage 22 of 23 DOC-93670-3 – (02/2021)\nwww.psemi.comTape and Reel Specification\nFigure 40 • Tape and Reel Specifications for 24-lead 4 x 4 mm LGA\nDevice Orientation in TapePin 1Direction of Feed \n T\nP1\nPE43614\nProduct Specification www.psemi.com DOC-93670-3 – (02/2021)Document Categories\nAdvance Information\nThe product is in a formative or design st age. The datasheet contains design target specifications for pr oduct development. Spe cifications and\nfeatures may change in any manner without notice.\nPreliminary Specification\nThe datasheet contains preliminar y data. Additional data may be added at a later date. pSemi reserves the right to change speci fications at any\ntime without notice in order to supply the best possible product.\nProduct Specification\nThe datasheet contains final data. In the event pSemi decides to  change the specifications, pSem i will notify customers of the intended changes by\nissuing a CNF (Customer Notification Form). \nSales Contact\nFor additional information, cont act Sales at sales@psemi.com.\nDisclaimers\nThe information in this document is believed to be reliable. Ho wever, pSemi assumes no liability for the use of this informatio n. Use shall be entirely\nat the user’s own risk. No patent rights or  licenses to any circui ts described in this document ar e implied or granted to any t hird party. pSemi’s\nproducts are not designed or intended for use in devices or syst ems intended for surgical implant, or in other applications int ended to support or\nsustain life, or in any application in which the failure of t he pSemi product could create a si tuation in which personal injury  or death might occur.\npSemi assumes no liability for damages, including consequential or  incidental damages, arising out of  the use of its products i n such applications.\nPatent Statement\npSemi products are protected under one or more of the following U.S. patents: patents.psemi.com\nCopyright and Trademark\n©2019–2021, pSemi Corporation. All rights reserved. The Peregrine Semiconductor name, Peregrine Se miconductor logo and UltraCMO S are\nregistered trademarks and the pSemi name, pSemi logo, HaRP and DuNE  are trademarks of pSemi Corporation in the U.S. and other c ountries. UltraCMOS® RF Digital Step\nAttenuator\nOrdering Information\nTable 12  lists the available ordering code for the PE4 3614 as well as the available shipping method.\n \nTable 12 • Order Code for the PE43614\nOrder Codes Description Packaging Shipping Method\nPE43614A–X PE43614 Digital step att enuator 24-lead 4 x 4 mm LGA 500/T&R\nEK43614-01 PE43614 Evaluation Kit Evaluation kit 1/box\n'}]
!==============================================================================!
### Component Summary: PE43614A-X

**Description:**
The PE43614 is an UltraCMOS® RF Digital Step Attenuator (DSA) designed for high-frequency applications, operating within a frequency range of 9 kHz to 45 GHz. It utilizes pSemi's HaRP™ technology to enhance performance, providing glitch-safe transitions between attenuation states. The device is suitable for various applications, including test and measurement, point-to-point communication systems, and very small aperture terminals (VSAT).

### Key Specifications:
- **Voltage Ratings:**
  - Positive Supply Voltage (VDD): 2.3 V to 5.5 V
  - Negative Supply Voltage (VSS_EXT): -3.6 V to 0.3 V

- **Current Ratings:**
  - Positive Supply Current (IDD): 170 µA (typical) at VDD = 3.3 V
  - Negative Supply Current (ISS): -40 µA (typical) at VSS_EXT = -3.0 V

- **Power Consumption:**
  - Power consumption varies based on operating mode, with typical values around 170 µA in normal mode and 125 µA in bypass mode.

- **Operating Temperature Range:**
  - -40 °C to +105 °C

- **Package Type:**
  - 24-lead 4 x 4 mm LGA (Land Grid Array)

- **Special Features:**
  - Glitch-safe attenuation state transitions
  - Flexible attenuation steps of 0.5 dB and 1 dB up to 31.5 dB
  - Integrated digital control interface with serial addressability
  - High HBM ESD protection of 1 kV
  - No external blocking capacitors required if 0 VDC is present on RF ports

- **Moisture Sensitive Level (MSL):**
  - MSL 3 (according to JEDEC J-STD-020E)

### Typical Applications:
- **Test and Measurement (T&M):** Used in laboratory settings for precise signal attenuation and measurement.
- **Point-to-Point Communication Systems:** Ideal for applications requiring reliable signal transmission over distances.
- **Very Small Aperture Terminals (VSAT):** Utilized in satellite communication systems where compact and efficient signal management is crucial.

### Conclusion:
The PE43614A-X is a versatile RF digital step attenuator that combines high-frequency performance with advanced features suitable for a range of demanding applications. Its robust design and flexible programming options make it an excellent choice for engineers looking to implement precise signal control in their systems.