Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/23.1std/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/23.1std/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  clockPractice.vho
Sim SDF file          :  clockPractice__vhdl.sdo
Sim dir               :  simulation\questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File clockPractice_run_msim_gate_vhdl.do already exists - backing up current file as clockPractice_run_msim_gate_vhdl.do.bak2
Probing transcript
Questa Intel FPGA Info: # Reading pref.tcl
Info: NativeLink simulation flow was successful
