// Seed: 2261345157
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output tri0 id_3;
  inout supply0 id_2;
  input wire id_1;
  always disable id_13;
  final $unsigned(28);
  ;
  wire id_14;
  assign id_5 = id_1;
  wire id_15;
  assign id_3 = 1;
  always @(negedge 1, id_11) begin : LABEL_0
    id_13 <= -1;
  end
  assign id_2 = 1;
  wire id_16;
  assign id_8 = -1;
  assign id_4 = id_7;
endprogram
module module_1 #(
    parameter id_1  = 32'd49,
    parameter id_10 = 32'd35
) (
    output wand id_0,
    input tri1 _id_1,
    output wand id_2
    , id_16,
    input uwire id_3,
    output wand id_4,
    input wand id_5,
    output supply0 id_6,
    input tri1 id_7,
    output wor id_8,
    input supply1 id_9,
    output tri1 _id_10,
    output supply1 id_11,
    input supply1 id_12,
    output wire id_13,
    input tri id_14
);
  logic [id_10 : -1  -  id_1] id_17;
  ;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17
  );
endmodule
