
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12264
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'divide' [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/divide.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divide' (1#1) [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/divide.v:23]
INFO: [Synth 8-6157] synthesizing module 'type_state2' [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/type_state2.v:23]
	Parameter GAP bound to: 2'b00 
	Parameter DOT bound to: 2'b01 
	Parameter DASH bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'type_state2' (2#1) [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/type_state2.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_traversal' [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/state_traversal.v:23]
	Parameter GAP bound to: 2'b00 
	Parameter DOT bound to: 2'b01 
	Parameter DASH bound to: 2'b10 
	Parameter NOTHING bound to: 2'b11 
	Parameter BLANK bound to: 6'b111111 
	Parameter ZERO bound to: 6'b000000 
	Parameter ONE bound to: 6'b000001 
	Parameter TWO bound to: 6'b000010 
	Parameter THREE bound to: 6'b000011 
	Parameter FOUR bound to: 6'b000100 
	Parameter FIVE bound to: 6'b000101 
	Parameter SIX bound to: 6'b000110 
	Parameter SEVEN bound to: 6'b000111 
	Parameter EIGHT bound to: 6'b001000 
	Parameter NINE bound to: 6'b001001 
	Parameter A bound to: 6'b001010 
	Parameter B bound to: 6'b001011 
	Parameter C bound to: 6'b001100 
	Parameter D bound to: 6'b001101 
	Parameter E bound to: 6'b001110 
	Parameter F bound to: 6'b001111 
	Parameter G bound to: 6'b010000 
	Parameter H bound to: 6'b010001 
	Parameter I bound to: 6'b010010 
	Parameter J bound to: 6'b010011 
	Parameter K bound to: 6'b010100 
	Parameter L bound to: 6'b010101 
	Parameter M bound to: 6'b010110 
	Parameter N bound to: 6'b010111 
	Parameter O bound to: 6'b011000 
	Parameter P bound to: 6'b011001 
	Parameter Q bound to: 6'b011010 
	Parameter R bound to: 6'b011011 
	Parameter S bound to: 6'b011100 
	Parameter T bound to: 6'b011101 
	Parameter U bound to: 6'b011110 
	Parameter V bound to: 6'b011111 
	Parameter W bound to: 6'b100000 
	Parameter X bound to: 6'b100001 
	Parameter Y bound to: 6'b100010 
	Parameter Z bound to: 6'b100011 
	Parameter N1 bound to: 6'b100100 
	Parameter N2 bound to: 6'b100101 
	Parameter N3 bound to: 6'b100110 
	Parameter NULL bound to: 6'b100111 
INFO: [Synth 8-6155] done synthesizing module 'state_traversal' (3#1) [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/state_traversal.v:23]
INFO: [Synth 8-6157] synthesizing module 'translator' [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/translator.v:23]
	Parameter ZERO bound to: 6'b000000 
	Parameter ONE bound to: 6'b000001 
	Parameter TWO bound to: 6'b000010 
	Parameter THREE bound to: 6'b000011 
	Parameter FOUR bound to: 6'b000100 
	Parameter FIVE bound to: 6'b000101 
	Parameter SIX bound to: 6'b000110 
	Parameter SEVEN bound to: 6'b000111 
	Parameter EIGHT bound to: 6'b001000 
	Parameter NINE bound to: 6'b001001 
	Parameter A bound to: 6'b001010 
	Parameter B bound to: 6'b001011 
	Parameter C bound to: 6'b001100 
	Parameter D bound to: 6'b001101 
	Parameter E bound to: 6'b001110 
	Parameter F bound to: 6'b001111 
	Parameter G bound to: 6'b010000 
	Parameter H bound to: 6'b010001 
	Parameter I bound to: 6'b010010 
	Parameter J bound to: 6'b010011 
	Parameter K bound to: 6'b010100 
	Parameter L bound to: 6'b010101 
	Parameter M bound to: 6'b010110 
	Parameter N bound to: 6'b010111 
	Parameter O bound to: 6'b011000 
	Parameter P bound to: 6'b011001 
	Parameter Q bound to: 6'b011010 
	Parameter R bound to: 6'b011011 
	Parameter S bound to: 6'b011100 
	Parameter T bound to: 6'b011101 
	Parameter U bound to: 6'b011110 
	Parameter V bound to: 6'b011111 
	Parameter W bound to: 6'b100000 
	Parameter X bound to: 6'b100001 
	Parameter Y bound to: 6'b100010 
	Parameter Z bound to: 6'b100011 
	Parameter N1 bound to: 6'b100100 
	Parameter N2 bound to: 6'b100101 
	Parameter N3 bound to: 6'b100110 
	Parameter NULL bound to: 6'b100111 
INFO: [Synth 8-6155] done synthesizing module 'translator' (4#1) [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/translator.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/imports/morse/vga_sync.v:23]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (5#1) [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/imports/morse/vga_sync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/sources_1/new/top_module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1012.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/constrs_1/imports/morse/Basys3_Master.xdc]
Finished Parsing XDC File [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/constrs_1/imports/morse/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.srcs/constrs_1/imports/morse/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state_traversal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   BLANK |                           000000 |                           111111
                       E |                           000001 |                           001110
                       I |                           000010 |                           010010
                       S |                           000011 |                           011100
                       H |                           000100 |                           010001
                    FIVE |                           000101 |                           000101
                    FOUR |                           000110 |                           000100
                       V |                           000111 |                           011111
                   THREE |                           001000 |                           000011
                       U |                           001001 |                           011110
                       F |                           001010 |                           001111
                      N1 |                           001011 |                           100100
                     TWO |                           001100 |                           000010
                       A |                           001101 |                           001010
                       R |                           001110 |                           011011
                       L |                           001111 |                           010101
                       W |                           010000 |                           100000
                       P |                           010001 |                           011001
                       J |                           010010 |                           010011
                     ONE |                           010011 |                           000001
                       T |                           010100 |                           011101
                       N |                           010101 |                           010111
                       D |                           010110 |                           001101
                       B |                           010111 |                           001011
                     SIX |                           011000 |                           000110
                       X |                           011001 |                           100001
                       K |                           011010 |                           010100
                       C |                           011011 |                           001100
                       Y |                           011100 |                           100010
                       M |                           011101 |                           010110
                       G |                           011110 |                           010000
                       Z |                           011111 |                           100011
                   SEVEN |                           100000 |                           000111
                       Q |                           100001 |                           011010
                       O |                           100010 |                           011000
                      N2 |                           100011 |                           100101
                   EIGHT |                           100100 |                           001000
                      N3 |                           100101 |                           100110
                    NINE |                           100110 |                           001001
                    ZERO |                           100111 |                           000000
                    NULL |                           101000 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'state_traversal'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	 166 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  41 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 40    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	  41 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|translator  | seg                 | 64x14         | LUT            | 
|translator  | seg1                | 64x7          | LUT            | 
|top_module  | nolabel_line51/seg  | 64x14         | LUT            | 
|top_module  | nolabel_line51/seg1 | 64x7          | LUT            | 
+------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1012.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1014.918 ; gain = 2.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1014.918 ; gain = 2.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1014.918 ; gain = 2.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1014.918 ; gain = 2.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1014.918 ; gain = 2.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1014.918 ; gain = 2.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1014.918 ; gain = 2.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     4|
|4     |LUT2   |    31|
|5     |LUT3   |    33|
|6     |LUT4   |    44|
|7     |LUT5   |    89|
|8     |LUT6   |   339|
|9     |MUXF7  |     1|
|10    |FDCE   |    24|
|11    |FDRE   |    94|
|12    |FDSE   |     4|
|13    |IBUF   |     4|
|14    |OBUF   |    37|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1014.918 ; gain = 2.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.918 ; gain = 2.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1014.918 ; gain = 2.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1014.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1014.918 ; gain = 2.406
INFO: [Common 17-1381] The checkpoint 'D:/university work/Year2/cpe223/final project/BruhV.1/morseV.2/morse.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 00:22:31 2020...
