riscv_hal/syscall.o: ../riscv_hal/syscall.c \
 C:\Users\Chris\Documents\2020\ Spring\ECEN\ 499\Git\ Stuff\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\uart_test_files\uart_test_routine.h \
 C:\Users\Chris\Documents\2020\ Spring\ECEN\ 499\Git\ Stuff\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\drivers\CoreUARTapb/core_uart_apb.h \
 c:\users\chris\documents\2020\ spring\ecen\ 499\git\ stuff\softconsole\nasa_risc-v_tmr_test_prog\hal\cpu_types.h \
 ../riscv_hal/encoding.h

C:\Users\Chris\Documents\2020\ Spring\ECEN\ 499\Git\ Stuff\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\uart_test_files\uart_test_routine.h:

C:\Users\Chris\Documents\2020\ Spring\ECEN\ 499\Git\ Stuff\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\drivers\CoreUARTapb/core_uart_apb.h:

c:\users\chris\documents\2020\ spring\ecen\ 499\git\ stuff\softconsole\nasa_risc-v_tmr_test_prog\hal\cpu_types.h:

../riscv_hal/encoding.h:
